



1995 SPECIALIZED MEMORIES & MODULES DATA BOOK

2975 Stender Way, Santa Clara, California 95054
Telephone: (408) 727-6116 • TWX: 910-338-2070 • FAX: (408) 492-8674
Printed in U.S.A.

©1995 Integrated Device Technology, Inc.



GENERAL INFORMATION

SUBSYSTEMS PRODUCTS

TECHNOLOGY AND CAPABILITIES
QUALITY AND RELIABILITY
PACKAGE DIAGRANI OUTLINES
FIFO PRODUCTS
SPECIALITY MEMORY PRODUCTS

CONTENTS OVERVIEW

For ease of use for our customers, Integrated Device Technology provides four separate data books — Logic, Specialized Memories and Modules, RISC and RISC SubSystems, and Static RAM.

IDT's 1995 Specialized Memories and Modules Data Book is comprised of new and revised data sheets for the FIFO, Specialty Memory and Subsystem product groups. Also included is a current packaging section for the products included in this book. This section will be updated in each subsequent data book to reflect packages offered for products included in that book.

The 1995 Specialized Memories and Modules Data Book's Table of Contents contains a listing of the products contained in that data book only. In the past we have included products that appeared in other IDT data books. The numbering scheme for the book is consistent with the 1990-91 data books. The number in the bottom center of the page denotes the section number and the sequence of the data sheet within that section, (i.e. 5.5 would be the fifth data sheet in the fifth section). The number in the lower right hand corner is the page number of that particular data sheet.

Integrated Device Technology, a recognized leader in high-speed CMOS technology, produces a broad line of products. This enables us to provide a complete CMOS solution to designers of high-performance digital systems. Not only do our product lines include industry standard devices, they also feature products with 3.3V technology, faster speed, lower power, and package and/or architectural benefits that allow the designer to achieve significantly improved system performance.

To find ordering information: Ordering Information for all products in this book appears in Section 1, along with the Package Outline Index, Product Selector Guides, and Cross Reference Guides. Reference data on our Technology Capabilities and Quality Commitments is included in separate sections (2 and 3, respectively).

To find product data: Start with the Table of Contents, organized by product line (page 1.2), or with the Numeric Table of Contents (page 1.4). These indexes will direct you to the page on which the complete technical data sheet can be found. Data sheets may be of the following type:

ADVANCE INFORMATION — contain initial descriptions, subject to change, for products that are in development, including features and block diagrams.

PRELIMINARY — contain descriptions for products soon to be, or recently, released to production, including features, pinouts and block diagrams. Timing data are based on simulation or initial characterization and are subject to change upon full characterization.

FINAL — contain minimum and maximum limits specified over the complete supply and temperature range for full production devices.

New products, product performance enhancements, additional package types and new product families are being introduced frequently. Please contact your local IDT sales representative to determine the latest device specifications, package types and product availability.

LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

- 1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected
 to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Note: Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

The IDT logo is a registered trademark and BiCameral, BurstRAM, BUSMUX, CacheRAM, DECnet, Double-Density, FASTX, Four-Port, FLEXI-CACHE, Flexi-PAK, Flow-thruEDC, IDT/c, IDTenvY, IDT/sae, IDT/sim, IDT/ux, MacStation, MICROSLICE, NICStAR, Orion, PalatteDAC, REAL8, R3041, R3051, R3052, R3081, R3721, R4600, RISCompiler, RISCortroller, RISCard, RISCore, RISC Subsystem, RISC Windows, SARAM, SmartLogic, SolutionPak, SyncFIFO, SyncBiFIFO, SPC, and TargetSystem are trademarks of Integrated Device Technology, Inc.

MIPS is a registered trademark of MIPS Computer Systems, Inc
All others are trademarks of their respective companies.

1995 SPECIALIZED MEMORIES & MODULES DATA BOOK TABLE OF CONTENTS

		PAGE
GENERAL INFOR	MATION	
Contents Overview		1.1
	ents	
	Description	
	Guide	
Specialty Memory Proc	duct Selector Guide	1.7
Subsystems Product S	elector Guide	1.8
	Guide	
Specialty Memory Cros	ss Reference Guide	1.10
Subsystems Cross Ref	ference Guide	1.11
TECHNOLOGY AN	ND CAPABILITIES	
IDTLeading the CMO	OS Future	2.1
	-SMD Program	
Radiation Hardened Te	echnology	2.3
	OS Technology	
State-of-the-Art Facilitie	es and Capabilities	2.5
	eliability	
,	•	
QUALITY AND RE		
Quality, Service and Pe	erformance	3.1
IDT Quality Conforman	nce Program	3.2
Radiation Tolerant/Enh	nanced/Hardened Products for Radiation Environments	3.3
PACKAGE DIAGR		
Thermal Performance	Calculations for IDT's Packages	4.1
Package Diagram Outl	ine Index	4.2
Monolithic Package Dia	agram Outlines	4.3
FIFO PRODUCTS		
IDT77201	155bps ATM SAR Controller for PCI-Based Networking Applications	5.1
IDT72261	CMOS SuperSync™ FIFO 16,384 x 9-bit	
IDT72271	CMOS SuperSync FIFO 32,768 x 9-bit	5.2
IDT72255	CMOS SuperSync FIFO 8,192 x 18-bit	
IDT72265	CMOS SuperSync FIFO 16,384 x 18-bit	
IDT72423	CMOS Single Bit SyncFIFO™ 64 x 1-bit	
IDT72203	CMOS Single Bit SyncFIFO 256 x 1-bit	
IDT72213	CMOS Single Bit SyncFIFO 512 x 1-bit	
IDT72420	CMOS SyncFIFO 64 x 8-bit	
IDT72200	CMOS SyncFIFO 256 x 8-bit	
IDT72210	CMOS SyncFIFO 512 x 8-bit	
IDT72220	CMOS SyncFIFO 1,024 x 8-bit	
IDT72230	CMOS SyncFIFO 2,048 x 8-bit	
IDT72240	CMOS SyncFIFO 4,096 x 8-bit	
IDT72421	CMOS SyncFIFO 64 x 9-bit	
IDT72201	CMOS SyncFIFO 256 x 9-bit	
IDT72211	CMOS SyncFIFO 512 x 9-bit	
IDT72221	CMOS SyncFIFO 1,024 x 9-bit	
	· · · · · · · · · · · · · · · · · · ·	

1995 SPECIALIZED	MEMORIES & MODULES DATA BOOK (CONTINUED)P	AGE
FIFO PRODUCTS (CONT	INUED)	
IDT72231	CMOS SyncFIFO 2,048 x 9-bit	5.6
IDT72241	CMOS SyncFIFO 4,096 x 9-bit	5.6
IDT72801	Dual CMOS SyncFIFO 256 x 9 x 2	5.7
IDT72811	Dual CMOS SyncFIFO 512 x 9 x 2	5.7
IDT72821	Dual CMOS SyncFiFO 1,024 x 9 x 2	5.7
IDT72831	Dual CMOS SyncFIFO 2,048 x 9 x 2	5.7
IDT72841	Dual CMOS SyncFIFO 4,096 x 9 x 2	5.7
IDT72205	CMOS SyncFIFO 256 x 18-bit	5.8
IDT72215	CMOS SyncFIFO 512 x 18-bit	5.8
IDT72215	CMOS SyncFIFO 1,024 x 18-bit	5.8
IDT72235	CMOS SyncFIFO 2,048 x 18-bit	5.8
IDT72245	CMOS SyncFIFO 4,096 x 18-bit	5.8
	CMOS Dual SyncFiFO 256 x 18 x 2	5.09
IDT72805		5.09
IDT72815	CMOS Dual SyncFIFO 1024 x 18 x 2	
IDT72825	CMOS Dual SyncFIFO 1,024 x 18 x 2	5.09 5.10
IDT723611	BiCMOS SyncFIFO 64 x 36-bit	
IDT723613	CMOS SyncFIFO with Bus Matching and Byte Swapping 64 x 36-bit	5.11
IDT723631	CMOS SyncFIFO 512 x 36-bit	5.12
IDT723641	CMOS SyncFIFO 1,024 x 36-bit	5.12
IDT723651	CMOS SyncFIFO 2,048 x 36-bit	5.12
IDT72605	CMOS SyncBiFIFO™ 256 x 18 x 2	5.13
IDT72615	CMOS SyncBiFIFO™ 512 x 18 x 2	5.13
IDT723612	BiCMOS SyncFIFO 64 x 36 x 2	5.14
IDT723614	CMOS SyncBiFIFO with Bus Matching and Byte Swapping 64 x 36 x 2	5.15
IDT723622	CMOS SyncBiFIFO 256 x 36 x 2	5.16
IDT723632	CMOS SyncBiFIFO 512 x 36 x 2	5.16
IDT723642	CMOS SyncBiFIFO 1024 x 36 x 2	5.16
IDT72401	CMOS Parallel FIFO 64 x 4-bit	5.17
IDT72402	CMOS Parallel FIFO 64 x 5-bit	5.17
IDT72403	CMOS Parallel FIFO 64 x 4-bit	5.17
IDT72404	CMOS Parallel FIFO 64 x 5-bit	5.17
IDT72413	CMOS Parallel FIFO with Flags 64 x 5-bit	5.18
IDT7200	CMOS Asynchronous FIFO 256 x 9-bit	5.19
IDT7201	CMOS Asynchronous FIFO 512 x 9-bit	5.19
IDT7202	CMOS Asynchronous FIFO 1,024 x 9-bit	5.19
IDT7203	CMOS Asynchronous FIFO 2,048 x 9-bit	5.20
IDT7204	CMOS Asynchronous FIFO 4,096 x 9-bit	5.20
IDT7205	CMOS Asynchronous FIFO 8,192 x 9-bit	5.20
IDT7206	CMOS Asynchronous FIFO 16,384 x 9-bit	5.20
IDT7207	CMOS Asynchronous FIFO 32,768 x 9-bit	5.21
IDT72V01	3.3V CMOS Asynchronous FIFO 512 x 9-bit	5.22
IDT72V02	3.3V CMOS Asynchronous FIFO 1,024 x 9-bit	5.22
IDT72V03	3.3V CMOS Asynchronous FIFO 2,048 x 9-bit	5.22
IDT72V04	3.3V CMOS Asynchronous FIFO 4,096 x 9-bit	5.22
IDT72510	Bus-Matching BiDirectional FIFO 512 x 18-bit—1,024 x 9-bit	5.23
IDT72520	Bus-Matching BiDirectional FIFO 1,024 x 18-bit—2,048 x 9-bit	5.23
IDT72521	Parallel BiDirectional FIFO 512 x 18-bit	5.24
IDT72521	Parallel BiDirectional FIFO 1024 x 18-bit	5.24
IDT72021	CMOS Asynchronous FIFO with Retransmit 1,024 x 9-bit	5.25
IDT72031	CMOS Asynchronous FIFO with Retransmit 2,048 x 9-bit	5.25
IDT72041	CMOS Asynchronous FIFO with Retransmit 4,096 x 9-bit	5.25
IDT72103	CMOS Parallel-to-Serial FIFO 2,048 x 9-bit	5.26
IDT72104	CMOS Parallel-to-Serial FIFO 4,096 x 9-bit	5.26
IDT72105	CMOS Parallel-to-Serial FIFO 256 x 16-bit	5.27

1.2

1995 SPECIALIZED I	MEMORIES & MODULES DATA BOOK (CONTINUED)	PAGE
IDT7115	CMOS Parallel-to-Serial FIFO 512 x 16-bit	5.27
IDT7125	CMOS Parallel-to-Serial FIFO 1,024 x 16-bit	5.27
IDT72131	CMOS Parallel-to-Serial FIFO 2,048 x 9-bit	5.28
IDT72141	CMOS Parallel-to-Serial FIFO 4,096 x 9-bit	5.28
IDT72132	CMOS Serial-to-Parallel FIFO 2,048 x 9-bit	5.29
IDT72142	CMOS Serial-to-Parallel FIFO 4,096 x 9-bit	5.29
FIFO MODULES		
	s Products listing for FIFO Modules.	
SPECIALTY MEMOR	Y PRODUCTS	
IDT7130SA/LA	8K (1K x 8) Dual-Port RAM (Master)	6.1
IDT7140SA/LA	8K (1K x 8) Dual-Port RAM (Slave)	6.1
IDT7132SA/LA	16K (2K x 8) Dual-Port RAM (Master)	6.2
IDT7142SA/LA	16K (2K x 8) Dual-Port RAM (Slave)	6.2
IDT71321SA/LA	16K (2K x 8) Dual-Port RAM (Master with Interrupts)	6.3
IDT71421SA/LA	16K (2K x 8) Dual-Port RAM (Slave with Interrupts)	6.3
IDT7134SA/LA	32K (4K x 8) Dual-Port RAM	6.4
IDT71342SA/LA	32K (4K x 8) Dual-Port RAM (with Semaphore)	6.5
IDT7005S/L	64K (8K x 8) Dual-Port RAM	6.6
IDT7006S/L	128K (16K x 8) Dual-Port RAM	6.7
IDT7007S/L	256K (32K x 8) Dual-Port RAM	6.8
IDT7008S/L	512K (64K x 8) Dual-Port RAM	6.9
IDT70121S/L	18K (2K x 9) Dual-Port RAM (Master with Busy and Interrupt)	6.10
IDT70125S/L	18K (2K x 9) Dual-Port RAM (Slave with Busy and Interrupt)	6.10
IDT7014S	36K (4K x 9-Bit) Dual-Port RAM	6.11
IDT7015S/L	72K (8K x 9-Bit) Dual-Port RAM	6.12
IDT7016S/L	144K (16K x 9-Bit) Dual-Port RAM	6.13
IDT7133SA/LA	32K (2K x 16-Bit) Dual-Port RAM (Master)	6.14
IDT7143SA/LA	32K (2K x 16-Bit) Dual-Port RAM (Slave)	6.14
IDT7024S/L	64K (4K x 16-Bit) Dual-Port RAM	6.15
IDT7025S/L	128K (8K x 16-Bit) Dual-Port RAM	6.16
IDT7026S/L	256K (16K x 16-Bit) Dual-Port RAM	6.17
IDT70261S/L	256K (16K x 16-Bit) High-Speed Dual-Port RAM	6.18
IDT7027S/L	512K (32K x 16-Bit) High-Speed Dual-Port RAM	6.19
IDT7099S	36K (4K x 9) Synchronous Dual-Port RAM	6.20
IDT70908S/L	512K (64K x 8-Bit) Synchronous Dual-Port RAM	6.21
IDT70927S/L	512K (32K x 16) Synchronous Dual-Port RAM	6.22
IDT7052S/L	16K (2K x 8) FourPort™ Static RAM	6.23
IDT70824S/L	64K (4K x 16-Bit) Sequential-Access/Random Access Memory (SARAM™)	6.24
IDT70825S/L	128K (8K x 16-Bit) Sequential-Access/Random Access Memory (SARAM™)	6.25
IDT71V321S/L	16K (2K x 8-Bit) 3.3V CMOS Dual-Port RAM with Interrupts	6.26
IDT70V05S/L	64K (8K x 8-Bit) 3.3V Dual-Port RAM	6.27
IDT70V06S/L	128K (16K x 8-Bit) 3.3V Dual-Port RAM	6.28
IDT70V07S/L	256K (32K x 8-Bit) 3.3V Dual-Port RAM	6.29
IDT70V24S/L	64K (4K x 16-Bit) 3.3V Dual-Port RAM	6.30
IDT70V25S/L	128K (8K x 16-Bit) 3.3V Dual-Port RAM	6.31
IDT70V26S/L	256K (16K x 16-Bit) 3.3V Dual-Port RAM	6.32
IDT70V261S/L	256K (16K x 16-Bit) 3.3V Dual-Port RAM	6.33

MULTI-PORT MODULES

Please refer to Subsystems Products listing for Multi-Port Modules

1995 SPECIALIZE	D MEMORIES & MODULES DATA BOOK (CONTINUED)	PAGE
SUBSYSTEMS PR	ODUCTS	
IDT7MP1015	32K x 32 CMOS Dual-Port Static Ram Module	7.1
IDT7MP1016	64K x 32 CMOS Dual-Port Static RAM Module	7.1
IDT7M1002	16K x 32 CMOS Dual-Port Static RAM Module	7.2
IDT7M1014	4K x 36 BiCMOS Dual-Port Static RAM Module	7.3
IDT7M1024	4K x 36 BiCMOS Synchronous Dual-Port Static RAM Module	7.4
IDT7M1001	128K x 8 CMOS Dual-Port Static RAM Module	7.5
IDT7M1003	64K x 8 CMOS Dual-Port Static RAM Module	7.5
IDT7M208	64K x 9 CMOS Parallel In-Out FIFO Module	7.6
IDT7M209	128K x 9 CMOS Parallel In-Out FIFO Module	7.6
IDT7MP4120	1M x 32 CMOS Static RAM Module	7.7
IDT7MP4145	256K x 32 CMOS Static RAM Module	7.8
IDT7MP4045	256K x 32 BiCMOS/CMOS Static RAM Module	7.9
IDT7MP4095	128K x 32 CMOS Static RAM Module	7.10
IDT7M4084	2M x 8 CMOS Static RAM Module	7.11
IDT7MB4048	512K x 8 CMOS Static RAM Module	7.12
IDT7M4048	512K x 8 CMOS Static RAM Module	7.13
IDT7MP2009	32K x 18 CMOS Parallel In-Out FIFO Module	7.12
IDT7MP2010	16K x 18 CMOS Parallel In-Out FIFO Module	7.12
IDT7M208	64K x 9 Parallel In-Out FIFO Module	7.13
IDT7M207	32K x 9 Parallel In-Out FIFO Module	7.13

IDT SALES OFFICE, REPRESENTATIVE AND DISTRIBUTOR LOCATIONS

NUMERICAL TABLE OF CONTENTS

PART NO.		PAGE
IDT7005S/L	64K (8K x 8) Dual-Port RAM	6.6
IDT7006S/L	128K (16K x 8) Dual-Port RAM	
IDT7007S/L	256K (32K x 8) Dual-Port RAM	6.8
1DT7008S/L	512K (64K x 8) Dual-Port RAM	
IDT70121S/L	18K (2K x 9) Dual-Port RAM (Master with Busy and Interrupt)	
IDT70125S/L	18K (2K x 9) Dual-Port RAM (Slave with Busy and Interrupt)	
IDT7014S	36K (4K x 9-Bit) Dual-Port RAM	
IDT7015S/L	72K (8K x 9-Bit) Dual-Port RAM	
IDT7016S/L	144K (16K x 9-Bit) Dual-Port RAM	
IDT7024S/L	64K (4K x 16-Bit) Dual-Port RAM	
IDT7025S/L	128K (8K x 16-Bit) Dual-Port RAM	
IDT7026S/L	256K (16K x 16-Bit) Dual-Port RAM	
IDT70261S/L	256K (16K x 16-Bit) High-Speed Dual-Port RAM	
IDT7027S/L	512K (32K x 16-Bit) High-Speed Dual-Port RAM	
IDT7052S/L	16K (2K x 8) FourPort™ Static RAM	6.23
IDT70824S/L	64K (4K x 16-Bit) Sequential-Access/Random Access Memory (SARAM™)	
IDT70825S/L	128K (8K x 16-Bit) Sequential-Access/Random Access Memory (SARAM™)	
IDT709285/L	512K (64K x 8-Bit) Synchronous Dual-Port RAM	
IDT709003/L	512K (32K x 16) Synchronous Dual-Port RAM	
IDT7099S	36K (4K x 9) Synchronous Dual-Port RAM	
IDT70993 IDT70V05S/L	64K (8K x 8-Bit) 3.3V Dual-Port RAM	
IDT70V055/L	128K (16K x 8-Bit) 3.3V Dual-Port RAM	
IDT70V003/L	256K (32K x 8-Bit) 3.3V Dual-Port RAM	
IDT70V07S/L	64K (4K x 16-Bit) 3.3V Dual-Port RAM	
IDT70V243/L IDT70V25S/L	128K (8K x 16-Bit) 3.3V Dual-Port RAM	
IDT70V253/L IDT70V26S/L	256K (16K x 16-Bit) 3.3V Dual-Port RAM	
IDT70V263/L IDT70V261S/L	256K (16K x 16-Bit) 3.3V Dual-Port RAM	
IDT70V2613/L IDT7115	CMOS Parallel-to-Serial FIFO 512 x 16-bit	
IDT7113 IDT7125	CMOS Parallel-to-Serial FIFO 1,024 x 16-bit	
IDT7123 IDT7130SA/LA	8K (1K x 8) Dual-Port RAM (Master)	
IDT7130SA/LA IDT7132SA/LA	16K (2K x 8) Dual-Port RAM (Master)	
IDT71321SA/LA	16K (2K x 8) Dual-Port RAM (Master with Interrupts)	
IDT7133SA/LA	32K (2K x 16-Bit) Dual-Port RAM (Master)	
IDT7134SA/LA	32K (4K x 8) Dual-Port RAM	
IDT71342SA/LA	32K (4K x 8) Dual-Port RAM (with Semaphore)	
IDT7140SA/LA	8K (1K x 8) Dual-Port RAM (Slave)	
IDT7142SA/LA	16K (2K x 8) Dual-Port RAM (Slave)	
IDT71421SA/LA	16K (2K x 8) Dual-Port RAM (Slave with Interrupts)	
IDT7143SA/LA	32K (2K x 16-Bit) Dual-Port RAM (Slave)	
IDT71V321S/L	16K (2K x 8-Bit) 3.3V CMOS Dual-Port RAM with Interrupts	
IDT7200	CMOS Asynchronous FIFO 256 x 9-bit	
IDT7201	CMOS Asynchronous FIFO 512 x 9-bit	
IDT7202	CMOS Asynchronous FIFO 1,024 x 9-bit	
IDT72021	CMOS Asynchronous FIFO with Retransmit 1,024 x 9-bit	5.25
IDT7203	CMOS Asynchronous FIFO 2,048 x 9-bit	
IDT72031	CMOS Asynchronous FIFO with Retransmit 2,048 x 9-bit	
IDT7204	CMOS Asynchronous FIFO 4,096 x 9-bit	
IDT72041	CMOS Asynchronous FIFO with Retransmit 4,096 x 9-bit	
IDT7205	CMOS Asynchronous FIFO 8,192 x 9-bit	
IDT7206	CMOS Asynchronous FIFO 16,384 x 9-bit	
IDT7207	CMOS Asynchronous FIFO 32,768 x 9-bit	
IDT72103	CMOS Parallel-to-Serial FIFO 2,048 x 9-bit	
IDT72104	CMOS Parallel-to-Serial FIFO 4,096 x 9-bit	
IDT72105	CMOS Parallel-to-Serial FIFO 256 x 16-bit	5.27

NUMERICAL TABLE OF CONTENTS (CONTINUED)

PART NO.		PAGE
IDT72131	CMOS Parallel-to-Serial FIFO 2,048 x 9-bit	5.28
IDT72141	CMOS Parallel-to-Serial FIFO 4,096 x 9-bit	5.28
IDT72132	CMOS Serial-to-Parallel FIFO 2,048 x 9-bit	5.29
IDT72142	CMOS Serial-to-Parallel FIFO 4,096 x 9-bit	5.29
IDT72200	CMOS SyncFIFO 256 x 8-bit	5.5
IDT72201	CMOS SyncFIFO 256 x 9-bit	5.6
IDT72203	CMOS Single Bit SyncFIFO 256 x 1-bit	5.4
IDT72205	CMOS SyncFIFO 256 x 18-bit	5.8
IDT72210	CMOS SyncFIFO 512 x 8-bit	5.5
IDT72211	CMOS SyncFIFO 512 x 9-bit	5.6
IDT72213	CMOS Single Bit SyncFIFO 512 x 1-bit	5.4
IDT72215	CMOS SyncFIFO 512 x 18-bit	5.8
IDT72220	CMOS SyncFIFO 1,024 x 8-bit	5.5
IDT72221	CMOS SyncFIFO 1,024 x 9-bit	5.6
IDT72225	CMOS SyncFIFO 1,024 x 18-bit	5.8
IDT72230	CMOS SyncFIFO 2,048 x 8-bit	5.5
IDT72231	CMOS SyncFIFO 2,048 x 9-bit	5.6
IDT72235	CMOS SyncFIFO 2,048 x 18-bit	5.8
IDT72240	CMOS SyncFIFO 4,096 x 8-bit	5.5
IDT72241	CMOS SyncFIFO 4,096 x 9-bit	5.6
IDT72245	CMOS SyncFIFO 4,096 x 18-bit	5.8
IDT72255	CMOS SuperSync FIFO 8,192 x 18-bit	5.3
IDT72261	CMOS SuperSync™ FIFO 16,384 x 9-bit	5.2
IDT72265	CMOS SuperSync FIFO 16,384 x 18-bit	5.3
IDT72271	CMOS SuperSync FIFO 32,768 x 9-bit	5.2
IDT723611	BiCMOS SyncFIFO 64 x 36-bit	5.10
IDT723612	BiCMOS SyncFIFO 64 x 36 x 2	5.14
IDT723613	CMOS SyncFIFO with Bus Matching and Byte Swapping 64 x 36-bit	5.11
IDT723614	CMOS SyncBiFIFO with Bus Matching and Byte Swapping 64 x 36 x 2	5.15
IDT723622	CMOS SyncBiFIFO 256 x 36 x 2	5.16
IDT723631	CMOS SyncFIFO 512 x 36-bit	5.12
IDT723632	CMOS SyncBiFIFO 512 x 36 x 2	5.16
IDT723641	CMOS SyncFIFO 1,024 x 36-bit	5.12
IDT723642	CMOS SyncBiFIFO 1024 x 36 x 2	5.16
IDT723651	CMOS SyncFIFO 2,048 x 36-bit	5.12
IDT72401	CMOS Parallel FIFO 64 x 4-bit	5.17
IDT72402	CMOS Parallel FIFO 64 x 5-bit	5.17
IDT72402 IDT72403	CMOS Parallel FIFO 64 x 4-bit	5.17
IDT72404	CMOS Parallel FIFO 64 x 5-bit	5.17
IDT72413	CMOS Parallel FIFO with Flags 64 x 5-bit	5.18
IDT72420	CMOS SyncFIFO 64 x 8-bit	5.5
IDT72420	CMOS SyncFIFO 64 x 9-bit	5.6
IDT72421	CMOS Single Bit SyncFIFO™ 64 x 1-bit	5.4
IDT72420 IDT72510	Bus-Matching BiDirectional FIFO 512 x 18-bit—1,024 x 9-bit	5.23
IDT72510 IDT72511	Parallel BiDirectional FIFO 512 x 18-bit	5.24
IDT72511 IDT72520	Bus-Matching BiDirectional FIFO 1,024 x 18-bit—2,048 x 9-bit	5.23
IDT72520	Parallel BiDirectional FIFO 1024 x 18-bit	5.24
IDT72605	CMOS SyncBiFIFO™ 256 x 18 x 2	5.13
IDT72605 IDT72615	CMOS SyncBiFIFO™ 512 x 18 x 2	
IDT72813	Dual CMOS SyncFIFO 256 x 9 x 2	5.13 5.7
IDT72805	CMOS Dual SyncFiFO 256 x 18 x 2	5.09
IDT72803	Dual CMOS SyncFIFO 512 x 9 x 2	5.09
IDT72811 IDT72815	CMOS Dual SyncFIFO 512 x 9 x 2	5.7 5.09
IDT72815 IDT72821	•	
	Dual CMOS SyncFIFO 1,024 x 9 x 2	5.7
IDT72825	CMOS Dual SyncFIFO 1,024 x 18 x 2	5.09

NUMERICAL TABLE OF CONTENTS (CONTINUED)

PART NO.		PAGE
IDT72831	Dual CMOS SyncFIFO 2,048 x 9 x 2	5.7
IDT72841	Dual CMOS SyncFIFO 4,096 x 9 x 2	5.7
IDT72V01	3.3V CMOS Asynchronous FIFO 512 x 9-bit	5.22
IDT72V02	3.3V CMOS Asynchronous FIFO 1,024 x 9-bit	5.22
IDT72V03	3.3V CMOS Asynchronous FIFO 2,048 x 9-bit	5.22
IDT72V04	3.3V CMOS Asynchronous FIFO 4,096 x 9-bit	5.22
IDT77201	155bps ATM SAR Controller for PCI-Based Networking Applications	5.1
IDT7M1001	128K x 8 CMOS Dual-Port Static RAM Module	7.5
IDT7M1002	16K x 32 CMOS Dual-Port Static RAM Module	7.2
IDT7M1003	64K x 8 CMOS Dual-Port Static RAM Module	7.5
IDT7M1014	4K x 36 BiCMOS Dual-Port Static RAM Module	7.3
IDT7M1024	4K x 36 BiCMOS Synchronous Dual-Port Static RAM Module	7.4
IDT7M208	64K x 9 CMOS Parallel In-Out FIFO Module	7.6
IDT7M209	128K x 9 CMOS Parallel In-Out FIFO Module	7.6
IDT7M4048	512K x 8 CMOS Static RAM Module	7.13
IDT7M4084	2M x 8 CMOS Static RAM Module	7.11
IDT7MB4048	512K x 8 CMOS Static RAM Module	7.12
IDT7MP1015	32K x 32 CMOS Dual-Port Static Ram Module	7.1
IDT7MP1016	64K x 32 CMOS Dual-Port Static RAM Module	7.1
IDT7MP4045	256K x 32 BiCMOS/CMOS Static RAM Module	7.9
IDT7MP4095	128K x 32 CMOS Static RAM Module	7.10
IDT7MP4120	1M x 32 CMOS Static RAM Module	7.7
IDT7MP4145	256K x 32 CMOS Static RAM Module	7.8

ORDERING INFORMATION

When ordering by TWX or Telex, the following format must be used:

- A. Complete Bill To.
- B. Complete Ship To.
- C. Purchase Order Number.
- D. Certificate of Conformance. Y or N.
- E. Customer Source Inspection. Y or N.
- F. Government Source Inspection. Y or N
- G. Government Contract Number and Rating.
- H. Requested Routing.
- I. IDT Part Number -


Each item ordered must use the complete part number exactly as listed in the price book.

- J. SCD Number Specification Control Document (Internal Traveller).
- K. Customer Part Number/Drawing Number/Revision Level Specify whether part number is for reference only, mark only, or if extended processing to customer specification is required.
- L. Customer General Specification Numbers/Other Referenced Drawing Numbers/Revision Levels.
- M. Request Date With Exact Quantity.
- N. Unit Price.
- O. Special Instructions, Including Q.A. Clauses, Special Processing.

Federal Supply Code Number/Cage Number — 61772 Dun & Bradstreet Number — 03-814-2600 Federal Tax I.D. — 94-2669985 TLX# — 887766 FAX# — 408-727-3468

PART NUMBER DESCRIPTION

A = Alpha Character N = Numeric Character



^{*}Consult Factory

IDT PACKAGE MARKING DESCRIPTION


PART NUMBER DESCRIPTION

IDT's part number identifies the basic product, speed, power, package(s) available, operating temperature and processing grade. Each data sheet has a detailed description, using the part number, for ordering the proper product for the user's application. The part number is comprised of a series of alpha-numeric characters:

- An "IDT" corporate identifier for Integrated Device Technology, Inc.
- A basic device part number composed of alpha-numeric characters.
- A device power identifier, composed of one or two alpha characters, is used to identify the power options. In most cases, the following alpha characters are used: "S" or "SA" is used for the standard power product. "L" or "LA" is used for lower power than the standard power product.

- A device speed identifier, when applicable, is either alpha characters, such as "A" or "B", or numbers, such as 20 or 45. The speed units, depending on the product, are in nanoseconds or megahertz.
- A package identifier, composed of one or two characters.
 The data sheet should be consulted to determine the packages available and the package identifiers for that particular product.
- 6. A temperature/process identifier. The product is available in either the commercial or military temperature range, processed to a commercial specification, or the product is available in the military temperature range with full compliance to MIL-STD-883. Many of IDT's products have burn-in included as part of the standard commercial process flow.
- A special process identifier, composed of alpha characters, is used for products which require radiation enhancement (RE) or radiation tolerance (RT).

Example for Monolithic Devices:



^{*} Field Identifier Applicable To All Products

2507 drw 01

ASSEMBLY LOCATION DESIGNATOR

IDT uses various locations for assembly. These are identified by an alpha character in the last letter of the date code marked on the package. Presently, the assembly location alpha character is as follows:

A = Anam, Korea

I = USA

P = Penang, Malaysia

MIL-STD-883C COMPLIANT DESIGNATOR

IDT ships military products which are compliant to the latest revision of MIL-STD-883C. Such products are identified by a "C" designation on the package. The location of this designator is specified by internal documentation at IDT.

First-In, First-Out Memories (FIFOs)

- Largest and most complete FIFO product line
- Easy to use, highly integrated data buffering solutions
- Represents the culmination of over 11 years of architectural innovation and technical expertise

SUPERSYNCS: NEXT GENERATION CLOCKED **FIFOs**

- Large density: 8K, 16K, and 32K words (9- and 18-bit wide)
- Ultra high-performance pipelined architecture-100MHz (8ns access time)
- Utilizes less expensive SRAM technology for low cost/bit
- Read, write clocks can be synchronous or simultaneous
- Auto Power Down minimizes external power management logic circuit needs
- Numerous easy to use add ons: partial reset, retransmit, serial loading, programmable flags, standard or first word fall through
 - mode, and space saving 64-pin Thin Quad Flat Pack (TQFP)

SYNCHRONOUS (CLOCKED) UNIDIRECTIONAL **FIFOs**

- Ultra high-performance-83MHz
- 1-.8-, 9-, 18- and 36-bit wide widths
- Various FIFO depths-64 to 4K
- Read, write clocks can be asynchronous or simultaneous
- Programmable depths for Almost-Empty and Almost-Full flags
- Simple word width expansion

- Depth expansion versions available
- Space saving 64-pin Thin Quad Flat Pack (TQFP)

SYNCHRONOUS (CLOCKED) BIDIRECTIONAL FIFOS

- Very high-performance-50MHz
- 18-, and 36-bit wide words
- Read, write clocks can by asynchronous or simultaneous
- Programmable depths for Almost-Empty and Almost-Full
- Space saving 64-pin Thin Quad Flat Pack (TQFP)

ASYNCHRONOUS BIDIRECTIONAL FIFOs

- Bus-matching for 18/9-bit, 36/9-bit or 36/18-bit connections
- Bi-directional FIFOs for 9 or 18 bit parallel connections
- Bypass path for direct status/command or data interchange
- Programmable depths for Almost-Empty and Almost-Full
- Standard DMA control pins for peripheral interfaces
- Reread/rewrite capabilities

ASYNCHRONOUS UNIDIRECTIONAL FIFOs

- High-performance-12ns data access times
- 3.3V versions for low power consumption
- Various FIFO depths-256 to 16K
- Asynchronous or simultaneous reads and writes
- Simple width and depth expansion Surface mount package solutions
- Multiple flags- Full, Empty, and Half-Full
- Configurable Parallel/Serial versions
- Dedicated serial to parallel or parallel to serial versions

Part No.	Description	Max. S Mil.	peed (ns) Com'l.	Max. Power (mW)	Avail.	Fax Doc. No.	Data Book Page
SUPERSYNC	S: NEXT GENERATION CLOCKED FIFOs						
IDT72261	16K x 9 (Depth expandable)	15	10	660	NOW	3036	15.20■
IDT72271	32K x 9 (Depth expandable)	15	10	660	NOW	3036	I 5.20 ■
IDT72255	8K x 18 (Depth expandable)	15	10	770	NOW	3037	I 5.21■
IDT72265	16K x 18 (Depth expandable)	15	10	770	NOW	3037	15.21■
SYNCHRONO	US (CLOCKED) UNIDIRECTIONAL FIFOs						
IDT72423	64 x 1	15	10	440	NOW	2747	CALL■
IDT72203	256 x 1	15	10	440	NOW	2747	CALL■
IDT72213	512 x 1	15	10	440	NOW	2747	CALL■
IDT72420	64 x 8	20	12	440	NOW	2680	15.12
IDT72200	256 x 8	20	12	440	NOW	2680	15.12
IDT72210	512 x 8	20	12	440	NOW	2655	15.12
IDT72220	1K x 8	25	15	440	NOW	2680	15.12
IDT72230	2K x 8	25	15	440	NOW	2680	15.12
IDT72240	4K x 8	25	15	440	NOW	2680	I 5.12
IDT72421	64 x 9	20	12	440	NOW	2655	I 5.13
IDT72201	256 x 9	20	12	440	NOW	2655	I 5.13
IDT72211	512 x 9	20	12	440	NOW	2655	I 5.13
IDT72221	1K x 9	25	15	440	NOW	2655	I 5.13
IDT72231	2K x 9	25	15	440	NOW	2655	I 5.13
IDT72241	4K x 9	25	15	440	NOW	2655	I 5.13
IDT72801	Dual 256 x 9 (Configurable)		15	700	NOW	3034	I 5.15

1.6

Discription Mil. Com¹1. (mW) Avail. No. Page Discription Dual 512 x 9 (Configurable) — 15 700 NOW 3034 5.15					Max.		Fax	Data
IDT72811 Dual 512 x 9 (Configurable)	Part No.	Description		. ,		Avail.	Doc. No.	Book Page
IDT72821 Dual 1K x 9 (Configurable)								
IDT72831 Dual 2K x 9 (Configurable)			_					
IDT72841 Dual 4K x 9 (Configurable)								
IDT72205LB 256 x 18 (Depth expandable) 25 15 1100 NOW 2766 15.14 IDT72215LB 512 x 18 (Depth expandable) 25 15 1100 NOW 2766 15.14 IDT72225LB 11 x 18 (Depth expandable) 25 15 1100 NOW 2766 15.14 IDT72235LB 2K x 18 (Depth expandable) 25 15 1100 NOW 2766 15.14 IDT72235LB 2K x 18 (Depth expandable) 25 15 1100 NOW 2766 15.14 IDT72245LB 4K x 18 (Depth expandable) 25 15 1100 NOW 2766 15.14 IDT7285LB 4K x 18 (Depth expandable) 25 15 1100 NOW 2766 15.14 IDT72805 Dual 256 x 18 (Configurable) 20 1700 20/95 CALL■ IDT72815 Dual 1512 x 18 (Configurable) 20 1700 NOW CALL■ IDT72825 Dual 1K x 18 (Configurable) 20 1700 NOW CALL■ IDT723611 64 x 36 15 1100 NOW 3024 15.22■ IDT723613 64 x 36 bus matching 15 1100 NOW 3024 15.22■ IDT723631 512 x 36 15 1200 NOW 3023 15.26 IDT723641 1K x 36 15 1300 NOW 3023 15.26 IDT723651 2K x 36 15 1300 NOW 3023 15.26 IDT723651 2K x 36 15 1400 20/95 3023 15.26 IDT723612 26 x 36 x 2 unimory bank 30 20 1375 NOW 2704 15.16 IDT723612 64 x 36 x 2 unimory bank 30 20 1375 NOW 2704 15.16 IDT723612 64 x 36 x 2 unimory bank 30 20 1375 NOW 2704 15.16 IDT723612 64 x 36 x 2 unimory bank 30 20 1375 NOW 2704 15.16 IDT723612 26 x 36 x 2 unimory bank 30 20 1375 NOW 2704 15.16 IDT723612 26 x 36 x 2 unimory bank 30 20 1375 NOW 2704 15.16 IDT723612 64 x 36 x 2 unimory bank 30 20 1375 NOW 2704 15.6 IDT723612 26 x 36 x 2 unimory bank 30 20 1375 NOW 2704 15.6 IDT723612 26 x 36 x 2 unimory bank 30 20 1375 NOW 2704 15.6 IDT72402 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72404 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW				15				
IDT72215LB 512 x 18 (Depth expandable) 25 15 1100 NOW 2766 15.14 IDT72225LB 1K x 18 (Depth expandable) 25 15 1100 NOW 2766 15.14 IDT72235LB 2K x 18 (Depth expandable) 25 15 1100 NOW 2766 15.14 IDT72245LB 2K x 18 (Depth expandable) 25 15 1100 NOW 2766 15.14 IDT72245LB 2K x 18 (Depth expandable) 25 15 1100 NOW 2766 15.14 IDT72805 Dual 256 x 18 (Configurable) 20 1700 20.95 CALL IDT72815 Dual 512 x 18 (Configurable) 20 1700 20.95 CALL IDT72825 Dual 1K x 18 (Configurable) 20 1700 NOW CALL IDT723611 64 x 36 15 1100 NOW 3024 15.22 IDT723613 64 x 36 bus matching 15 1100 NOW 3023 15.26 IDT723614 1K x 36 15 1300 NOW 3023 15.26 IDT723615 2K x 36 15 1400 20.95 3023 15.26 IDT723611 2K x 36 15 1400 20.95 3023 15.26 IDT723611 2K x 36 15 1400 20.95 3023 15.26 IDT723611 2K x 36 15 1400 20.95 3023 15.26 IDT723612 2K x 36 15 1200 NOW 3023 15.26 IDT72605 256 x 18 x 2 dual memory bank 30 20 1375 NOW 2704 15.16 IDT723612 64 x 36 x 2 15 1200 NOW 3025 15.23 IDT723614 64 x 36 x 2 15 1200 NOW 3025 15.23 IDT723612 256 x 36 x 2 15 1200 NOW 3025 15.23 IDT723612 256 x 36 x 2 15 1200 NOW 3025 15.24 IDT723622 256 x 36 x 2 15 1200 NOW 3025 15.25 IDT723624 1K x 36 x 2 15 1400 40.95 3043 15.25 IDT72401 64 x 4 35MHz 45MHz 192 NOW 2747 15.6 IDT72402 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72403 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72401 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72401 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747			25					
IDT72225LB								
IDT72235LB								
DT72245LB								
IDT72805 Dual 256 x 18 (Configurable) — 20 1700 2Q'95 CALL IDT72815 Dual 512 x 18 (Configurable) — 20 1700 2Q'95 CALL IDT72825 Dual 1K x 18 (Configurable) — 20 1700 NOW CALL IDT723611 64 x 36 — 15 1100 NOW 3024 15.22 IDT723613 64 x 36 bus matching — 15 1100 NOW 3024 15.22 IDT723613 512 x 36 — 15 1200 NOW 3023 15.26 IDT723641 1K x 36 — 15 1300 NOW 3023 15.26 IDT723641 IK x 36 — 15 1300 NOW 3023 15.26 IDT723651 2K x 36 — 15 1400 2Q'95 3023 15.26 IDT72605 256 x 18 x 2 dual memory bank 30 20 1375 NOW 2704 15.16 IDT72615 512 x 18 x 2 dual memory bank 30 20 1375 NOW 2704 15.16 IDT723612 64 x 36 x 2 — 15 1200 NOW 3025 15.23 IDT723614 64 x 36 x 2 bus matching — 15 1200 NOW 2704 15.16 IDT723622 256 x 36 x 2 — 15 1200 NOW 2704 15.25 IDT723622 256 x 36 x 2 — 15 1200 NOW 3022 15.24 IDT723622 256 x 36 x 2 — 15 1400 4Q'95 3043 15.25 IDT723622 256 x 36 x 2 — 15 1400 4Q'95 3043 15.25 IDT723622 1K x 36 x 2 — 15 1400 4Q'95 3043 15.25 IDT723622 256 x 36 x 2 — 15 1400 4Q'95 3043 15.25 IDT723622 256 x 36 x 2 — 15 1400 4Q'95 3043 15.25 IDT723622 256 x 36 x 2 — 15 1400 4Q'95 3043 15.25 IDT723622 256 x 36 x 2 — 15 1400 4Q'95 3043 15.25 IDT72402 64 x 5 IDT72403 64 x 4 with □E (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72404 64 x 5 with □E (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72404 64 x 5 with □E (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72404 64 x 5 with □E (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72403 64 x 5 with □E (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72404 64 x 5 with □E (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72404 64 x 5 with □E (output enable) 35MHz 45MHz 192 NOW	IDT72245LB		25	15	1100	NOW	2766	15.14
IDT72815 Dual 512 x 18 (Configurable) — 20 1700 20'95 CALL■ IDT72825 Dual 1K x 18 (Configurable) — 20 1700 NOW CALL■ IDT723611 64 x 36 — 15 1100 NOW 3024 15.22■ IDT723613 64 x 36 bus matching — 15 1100 NOW CALL■ IDT723613 512 x 36 — 15 1200 NOW 3023 15.26 IDT723631 512 x 36 — 15 1200 NOW 3023 15.26 IDT723641 IK x 36 — 15 1400 20'95 3023 15.26 IDT723651 2K x 36 — 15 1400 20'95 3023 15.26 IDT723651 2K x 36 — 15 1400 20'95 3023 15.26 IDT723651 2K x 36 — 15 1400 20'95 3023 15.26 IDT72605 256 x 18 x 2 dual memory bank 30 20 1375 NOW 2704 15.16 IDT72615 512 x 18 x 2 dual memory bank 30 20 1375 NOW 2704 15.16 IDT723612 64 x 36 x 2 — 15 1200 NOW 3025 15.23 IDT723614 64 x 36 x 2 bus matching — 15 1200 NOW 3025 15.23 IDT723622 256 x 36 x 2 — 15 1200 NOW 3043 15.25 IDT723632 1K x 36 x 2 — 15 1300 NOW 3043 15.25 IDT723642 1K x 36 x 2 — 15 1400 40'95 3043 15.25 ASYNCHRONOUS UNIDIRECTIONAL FIFOS IDT72401 64 x 4 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72403 64 x 4 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72404 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72401 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72404 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72401 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72401 512 x 9 20 12 770 NOW 2679 15.1 IDT7200 256 x 9 20 12 770 NOW 2679 15.1 IDT7201 512 x 9 20 12 770 NOW 2679 15.1 IDT7201 512 x 9 20 12 770 NOW 2679 15.1 IDT7201 512 x 9 20 12 770 NOW 2679 15.1 IDT7201 512 x 9 20 12 770 NOW 2679 15.1 IDT7201 512 x 9 20 12 770 NOW 2679 15.1 I	IDT72805			20	1700	2Q'95		CALL■
IDT72825 Dual 1K x 18 (Configurable)				20	1700	2Q'95		CALL
DT723611 64 x 36	2			20				
IDT723631 512 x 36	IDT723611	64 x 36	_	15	1100	NOW	3024	15.22■
IDT723641		64 x 36 bus matching		15	1100	NOW		CALL■
IDT723651	IDT723631	512 x 36		15	1200	NOW	3023	15.26
SYNCHRONOUS (CLOCKED) BIDIRECTIONAL FIFOs IDT72605 256 x 18 x 2 dual memory bank 30 20 1375 NOW 2704 15.16 IDT72615 512 x 18 x 2 dual memory bank 30 20 1375 NOW 2704 15.16 IDT723612 64 x 36 x 2 — 15 1200 NOW 3025 15.23 IDT723614 64 x 36 x 2 bus matching — 15 1200 NOW 3043 15.25 IDT723622 256 x 36 x 2 — 15 1250 NOW 3043 15.25 IDT723632 512 x 36 x 2 — 15 1300 NOW 3022 15.24 IDT723642 1K x 36 x 2 — 15 1400 4Q'95 3043 15.25 ASYNCHRONOUS UNIDIRECTIONAL FIFOS IDT72401 64 x 4 35MHz 45MHz 192 NOW 2747 15.6 IDT72403 64 x 4 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72404 64 x 5 with OE, Almost-Empty,Almost-Full flags 35MHz 45MHz	IDT723641	1K x 36		15	1300	NOW	3023	15.26
DT72605 256 x 18 x 2 dual memory bank 30 20 1375 NOW 2704 15.16 DT72615 512 x 18 x 2 dual memory bank 30 20 1375 NOW 2704 15.16 DT72615 512 x 18 x 2 dual memory bank 30 20 1375 NOW 2704 15.16 DT723612 64 x 36 x 2 — 15 1200 NOW 3025 15.23 DT723614 64 x 36 x 2 bus matching — 15 1200 NOW CALL ■ DT723622 256 x 36 x 2 — 15 1250 NOW 3043 15.25 DT723632 512 x 36 x 2 — 15 1300 NOW 3022 15.24 DT723642 1K x 36 x 2 — 15 1400 4Q'95 3043 15.25 DT72401 64 x 4 35MHz 45MHz 192 NOW 2747 15.6 DT72402 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 DT72404 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 DT72413 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 DT72401 56 x 9 20 12 770 NOW 2679 15.1 DT7200 256 x 9 20 12 770 NOW 2679 15.1 DT7201 512 x 9 20 12 770 NOW 2679 15.1 DT7201 512 x 9 20 12 770 NOW 2679 15.1 DT7201 512 x 9 20 12 770 NOW 2679 15.1 DT7201 512 x 9 20 12 770 NOW 2679 15.1 DT7201 512 x 9 20 12 770 NOW 2679 15.1 DT7201 512 x 9 20 12 770 NOW 2679 15.1 DT7201 512 x 9 20 12 770 NOW 2679 15.1 DT7201 512 x 9 20 12 770 NOW 2679 15.1 DT7201 512 x 9 20 12 770 NOW 2679 15.1 DT7201 512 x 9 20 12 770 NOW 2679 15.1 DT7201 512 x 9 20 12 770 NOW 2679 15.1 DT7201 512 x 9 20 12 770 NOW 2679 15.1 DT7201 512 x 9 20 12 770 NOW 2679 15.1 DT7201 512 x 9 20 12 770 NOW 2679 15.1 DT7201 512 x 9 20 12 770 NOW 2679 15.1 DT7201 512 x 9 20 12 770 NOW 2679 15.1 DT7201 512 x 9 20 12 770 NOW 2679 15.1 DT7201 512 x 9 20 12 770 NOW 2679 15.1 DT				15	1400	2Q'95	3023	15.26
IDT72615 512 x 18 x 2 dual memory bank 30 20 1375 NOW 2704 I 5.16 IDT723612 64 x 36 x 2 — 15 1200 NOW 3025 I 5.23 IDT723614 64 x 36 x 2 bus matching — 15 1200 NOW 3043 I 5.25 IDT723622 256 x 36 x 2 — 15 1250 NOW 3043 I 5.25 IDT723632 512 x 36 x 2 — 15 1300 NOW 3022 I 5.24 IDT723642 1K x 36 x 2 — 15 1400 40.95 3043 I 5.25 ASYNCHRONOUS UNIDIRECTIONAL FIFOS IDT72401 64 x 4 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72402 64 x 5 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72403 64 x 4 with OE (output enable) 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72413 64 x 5 with OE, Almost-Empty, Almost-Full flags <	SYNCHRONOL	JS (CLOCKED) BIDIRECTIONAL FIFOs						
IDT723612 64 x 36 x 2 — 15 1200 NOW 3025 I 5.23 IDT723614 64 x 36 x 2 bus matching — 15 1200 NOW CALL■ IDT723622 256 x 36 x 2 — 15 1250 NOW 3043 I 5.25 IDT723632 512 x 36 x 2 — 15 1300 NOW 3022 I 5.24 IDT723642 1K x 36 x 2 — 15 1400 4Q·95 3043 I 5.25 ASYNCHRONOUS UNIDIRECTIONAL FIFOS IDT72401 64 x 4 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72402 64 x 5 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72403 64 x 4 with OE (output enable) 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72404 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72413 64 x 5 with OE, Almost-Empty,Almost-Full flags 35MHz	IDT72605	256 x 18 x 2 dual memory bank	30	20	1375	NOW	2704	15.16
IDT723614 64 x 36 x 2 bus matching — 15 1200 NOW CALL■ IDT723622 256 x 36 x 2 — 15 1250 NOW 3043 I 5.25 IDT723632 512 x 36 x 2 — 15 1300 NOW 3022 I 5.24 IDT723642 1K x 36 x 2 — 15 1400 40.95 3043 I 5.25 ASYNCHRONOUS UNIDIRECTIONAL FIFOS IDT72401 64 x 4 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72402 64 x 5 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72403 64 x 4 with OE (output enable) 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72404 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72413 64 x 5 with OE, Almost-Empty, Almost-Full flags 35MHz 45MHz 192 NOW 2748 I 5.7 IDT7200 256 x 9 <td>IDT72615</td> <td>512 x 18 x 2 dual memory bank</td> <td>30</td> <td>20</td> <td>1375</td> <td>NOW</td> <td>2704</td> <td>I 5.16</td>	IDT72615	512 x 18 x 2 dual memory bank	30	20	1375	NOW	2704	I 5.16
IDT723622 256 x 36 x 2 - 15 1250 NOW 3043 15.25 IDT723632 512 x 36 x 2 - 15 1300 NOW 3022 15.24 IDT723642 1K x 36 x 2 - 15 1400 4Q'95 3043 15.25 ASYNCHRONOUS UNIDIRECTIONAL FIFOS IDT72401 64 x 4 35MHz 45MHz 192 NOW 2747 15.6 IDT72402 64 x 5 35MHz 45MHz 192 NOW 2747 15.6 IDT72403 64 x 4 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72404 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72413 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT7200 256 x 9 20 12 770 NOW 2679 15.1 IDT7201 512 x 9 20 12 770 NOW 2679 15.1	IDT723612	64 x 36 x 2		15	1200	NOW	3025	15.23
IDT723632 512 x 36 x 2 - 15 1300 NOW 3022 15.24 IDT723642 1K x 36 x 2 - 15 1400 4Q.95 3043 15.25 ASYNCHRONOUS UNIDIRECTIONAL FIFOS IDT72401 64 x 4 35MHz 45MHz 192 NOW 2747 15.6 IDT72402 64 x 5 35MHz 45MHz 192 NOW 2747 15.6 IDT72403 64 x 4 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72404 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72404 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 15.6 IDT72413 64 x 5 with OE, Almost-Empty, Almost-Full flags 35MHz 45MHz 192 NOW 2748 15.7 IDT7200 256 x 9 20 12 770 NOW 2679 15.1 IDT7201 512 x 9 20 12 770 NOW 2679 15.1	IDT723614	64 x 36 x 2 bus matching		15	1200	NOW		CALL■
IDT723642	IDT723622	256 x 36 x 2	_	15	1250	NOW	3043	I 5.25
ASYNCHRONOUS UNIDIRECTIONAL FIFOS IDT72401 64 x 4 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72402 64 x 5 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72403 64 x 4 with OE (output enable) 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72404 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72413 64 x 5 with OE, Almost-Empty,Almost-Full flags 35MHz 45MHz 192 NOW 2748 I 5.7 IDT7200 256 x 9 20 12 770 NOW 2679 I 5.1 IDT7201 512 x 9 20 12 770 NOW 2679 I 5.1	IDT723632	512 x 36 x 2		15	1300	NOW	3022	15.24
IDT72401 64 x 4 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72402 64 x 5 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72403 64 x 4 with OE (output enable) 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72404 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72413 64 x 5 with OE, Almost-Empty,Almost-Full flags 35MHz 45MHz 192 NOW 2748 I 5.7 IDT7200 256 x 9 20 12 770 NOW 2679 I 5.1 IDT7201 512 x 9 20 12 770 NOW 2679 I 5.1	IDT723642	1K x 36 x 2		15	1400	4Q'95	3043	15.25
IDT72402 64 x 5 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72403 64 x 4 with OE (output enable) 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72404 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72413 64 x 5 with OE, Almost-Empty,Almost-Full flags 35MHz 45MHz 192 NOW 2748 I 5.7 IDT7200 256 x 9 20 12 770 NOW 2679 I 5.1 IDT7201 512 x 9 20 12 770 NOW 2679 I 5.1	ASYNCHRONO	OUS UNIDIRECTIONAL FIFOs						
IDT72403 64 x 4 with OE (output enable) 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72404 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72413 64 x 5 with OE, Almost-Empty,Almost-Full flags 35MHz 45MHz 192 NOW 2748 I 5.7 IDT7200 256 x 9 20 12 770 NOW 2679 I 5.1 IDT7201 512 x 9 20 12 770 NOW 2679 I 5.1	IDT72401	64 x 4	35MHz	45MHz	192	NOW	2747	15.6
IDT72404 64 x 5 with OE (output enable) 35MHz 45MHz 192 NOW 2747 I 5.6 IDT72413 64 x 5 with OE, Almost-Empty,Almost-Full flags 35MHz 45MHz 192 NOW 2748 I 5.7 IDT7200 256 x 9 20 12 770 NOW 2679 I 5.1 IDT7201 512 x 9 20 12 770 NOW 2679 I 5.1	IDT72402	64 x 5	35MHz	45MHz	192	NOW	2747	I 5.6
IDT72413 64 x 5 with OE, Almost-Empty, Almost-Full flags 35MHz 45MHz 192 NOW 2748 I 5.7 IDT7200 256 x 9 20 12 770 NOW 2679 I 5.1 IDT7201 512 x 9 20 12 770 NOW 2679 I 5.1	IDT72403	64 x 4 with OE (output enable)	35MHz	45MHz	192	NOW	2747	15.6
IDT7200 256 x 9 20 12 770 NOW 2679 I 5.1 IDT7201 512 x 9 20 12 770 NOW 2679 I 5.1	IDT72404	64 x 5 with OE (output enable)	35MHz	45MHz	192	NOW	2747	I 5.6
IDT7201 512 x 9 20 12 770 NOW 2679 I 5.1	IDT72413	64 x 5 with \overline{OE} , Almost-Empty, Almost-Full flags	35MHz	45MHz	192	NOW	2748	15.7
	IDT7200	256 x 9	20	12	770	NOW	2679	I 5.1
IDTTOO	IDT7201	512 x 9	20	12	770	NOW	2679	I 5.1
IDT7202 1K x 9 20 12 770 NOW 2679 I 5.1	IDT7202	1K x 9	20	12	770	NOW	2679	I 5.1
IDT7203 2K x 9 20 12 880 NOW 2661 I 5.2			20	12	880	NOW		
IDT7204 4K x 9 20 12 880 NOW 2661 I 5.2	IDT7204	4K x 9	20	12	880	NOW	2661	15.2
IDT7205 8K x 9 20 15 770 NOW 2661 I 5.2	IDT7205	8K x 9	20	15	770	NOW	2661	15.2
IDT7206 16K x 9 20 15 880 NOW 2661 I 5.2	IDT7206	16K x 9	20	15	880	NOW	2661	15.2
IDT7207 32K x 9 20 15 880 NOW CALL■	IDT7207	32K x 9	20	<u>1</u> 5	880	NOW		CALL
ASYNCHRONOUS 3.3V FIFOs	ASYNCHRONO	OUS 3.3V FIFOs						
IDT72V01 512 x 9 — 25 180 2Q'95 3033 5.3	IDT72V01	512 x 9		25	180	2Q'95	3033	I 5.3
IDT72V02 1K x 9 — 25 180 NOW 3033 I 5.3				0=	100	NOW	2000	150
IDT72V03 2K x 9 — 25 180 NOW 3033 I 5.3	IDT72V02	1K x 9		25	180	NOW	3033	15.3

First-In, First-Out Memories (FIFOs)

Part		May S	peed (ns)	Max.		Fax Doc.	Data Book
No.	Description	Mil.	Com'l.	(mW)	Avail.	No.	Page
IDT72V04	4K x 9	_	25	180	NOW	3033	15.3
IDT72V05	8K x 9	_	25	225	4Q'95		CALL
ASYNCHRO	NOUS BIDIRECTIONAL FIFOs						
IDT72510	512 x 18—1K x 9 bus matching		25	1210	NOW	2669	I 5.18
IDT72511	512 x 18—512 x 18 (with reread/rewrite)	CALL	25	1210	NOW	2668	l 5.19
IDT72520	1K x 18—2K x 9 bus matching		25	1210	NOW	2669	l 5.18
IDT72521	1K x 18—1K x 18 (with reread/rewrite)	40	25	1265	NOW	2668	15.19
FLAGGED FI	FOs						
IDT72021	1K x 9 with Half-Full, Almost-Empty, Almost-Full flags and OE	30	25	660	NOW	2677	15.5
IDT72031	2K x 9 with Half-Full, Almost-Empty, Almost-Full flags and $\overline{\text{OE}}$	30	25	660	NOW	2677	l 5.5
IDT72041	4K x 9 with Half-Full, Almost-Empty, Almost-Full flags and OE	30	25	660	NOW	2677	l 5.5
PARALLEL/S	SERIAL FIFOs						
IDT72103	2K x 9 configurable Parallel/Serial I/O, multiple flags, 50MHz serial rate and FlexiShift	40	35	770	NOW	2753	15.8
IDT72104	4K x 9 configurable Parallel/Serial I/O, multiple flags, 50MHz serial rate and FlexiShift	40	35	770	NOW	2753	15.8
IDT72105	256 x 16 dedicated Parallel-to-Serial I/O, 50MHz serial shift rate, multiple flags		25	550	NOW	2665	15.9
IDT72115	512 x 16 dedicated Parallel-to-Serial I/O, 50MHz serial shift rate, multiple flags	_	25	550	NOW	2665	15.9
IDT72125	1K x 16 dedicated Parallel-to-Serial I/O, 50MHz serial shift rate, multiple flags	_	25	550	NOW	2665	I 5.9
IDT72131	2K x 9 dedicated Parallel-to-Serial I/O, 50MHz serial rate, multiple flags and FlexiShift	40	35	770	NOW	2751	l 5.10
IDT72132	2K x 9 dedicated Serial-to-Parallel I/O, 50MHz serial rate, multiple flags and FlexiShift	40	35	770	NOW	2752	15.11
IDT72141	4K x 9 dedicated Parallel-to-Serial I/O, 50MHz serial rate, multiple flags and FlexiShift	40	35	770	NOW	2751	I 5.10
IDT72142	4K x 9 dedicated Serial-to-Parallel I/O, 50MHz serial rate, multiple flags and FlexiShift	40	35	770	NOW	2752	15.11

High-Speed CMOS/BiCMOS Multi-Port RAMs

- Now offering 12ns Dual-Port RAMs (the world's fastest)
- First synchronous Dual-Port (7099) available allowing for self-timed write cycles.
- Now offering the 70825 Sequential-Access Random-Access Memory (SARAM™).
- 3.3V options available (16K, 64K, 128K, 256K).
- World's first Four-Port™ RAMs.
- x9 Dual-Port RAMs (18K, 36K, 72K, 144K).
- · Largest family of Dual-Port RAMs (8K to 512K).
- All Dual-Port RAMs have true dual-ported memory cells allowing simultaneous access from both ports.

				ypical		Fax	Data
Part No.	Description		d (ns)l Com'	ower l.(mW)	Avail.	Doc. No.	Book Page
DUAL-POR							. 450
IDT7130	8K (1K x 8) MASTER: Industry's most popular	25	20	325	NOW	2689	I 6.1
IDT7140	8K (1K x 8) SLAVE: Functions with IDT7130 to provide 16-bit words or wider; pin-compatible with IDT7130	35	25	325	NOW	2689	l 6.1
IDT7132	16K (2K x 8) MASTER: Fastest available speeds in this industry standard product	25	20	325	NOW	2692	I 6.2
IDT7142	16K (2K x 8) SLAVE: Functions with IDT7132 to provide 16-bit words or wider; pin-compatible with IDT7132	35	25	325	NOW	2692	I 6.2
IDT71321	16K (2K x 8) MASTER: High-speed Dual-Port with Int.		20	325	NOW	2691	16.3
IDT71421	16K (2K x 8) SLAVE: Functions with IDT71321 to provide 16-bit words or wider; pin-compatible with IDT71321	_	25	325	NOW	2691	16.3
IDT70121	18K (2K x 9) MASTER: High-speed Dual-Port with Busy and Interrupt	_	25	400	NOW	2654	16.4
IDT70125	18K (2K x 9) SLAVE: Functions with IDT70121 to provide 18-bit words or wider	_	25	400	NOW	2654	16.4
IDT7133	32K (2K x 16) MASTER: High-speed Dual-Port with Busy	35	25	500	NOW	2746	1 6.5
IDT7143	32K (2K x 16) SLAVE: Functions with IDT7133 to provide 32-bit words or wider; pin-compatible with IDT7133	35	25	500	NOW	2746	l 6.5
IDT7134	32K (4K x 8) high-speed Dual-Port operation in systems where on-chip arbitration is not needed	35	25	500	NOW	2720	I 6.6
IDT71342	32K (4K x 8) Dual-Port RAM with Semaphores	35	25	500	MOM	2721	16.7
IDT7014	36K (4K x 9) very high-speed Dual-Port using our BiCMOS process	20	12	900	NOW	2528	I 6.8
IDT7015	72K (8K x 9) Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slave select	25	20	750	NOW	2954	
IDT7016	144K (16K x 9) Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slave select	25	15	750	Q2C95	2954	
IDT7005	64K (8K x 8) Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slave select	35	25	750	NOW	2738	I 6.9
IDT7006	128K (16K x 8) Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slave select	35	25	750	NOW	2739	16.11
IDT7007	256K (32K x 8) Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slave select	35	25	750	NOW	2940	l 6.13
IDT7008	512K (64K x 8) Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slave select	35	25	750	Q3C95	CALL	
IDT7024	64K (4K x 16) Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slave select	35	20	750	NOW	2740	l 6.10
IDT7025	128K (8K x 16) Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slave select	35	20	750	NOW	2683	l 6.12

High-Speed CMOS/BiCMOS Multi-Port RAMs

Max. Typical				Fax	Data		
Part				Power		Doc.	Book
No.	Description	Mil.	Com	'l.(mW)	Avail.	No.	Page
DUAL-POR	T RAMs (CONTINUED)						
IDT7026	256K (16K x 16) Dual-Port RAM with Busy, Semaphores and Master/Slave select	35	25	750	NOW	2939	I 6.14
IDT70261	256K (16K x 16) Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slave select	35	25	750	NOW	3039	l 6.15
IDT7027	512K (32K x 16) Industry's Largest Monolithic Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slav		25 t	750	Q3C95		
Four-Port F	RAMs						
IDT7052	16K (2K x 8) Four-Port RAM offers added benefits for high-speed systems in which multiple access is required	30 I in the s		750 cvcle	NOW	2674	I 6.16
SYNCHRON	IOUS DUAL-PORT RAM						
IDT7099	36K (4K x 9) synchronous Dual-Port with registered data input, address, and control lines	20	15	900	NOW	3007	l 6.17
SEQUENTIA	AL ACCESS RANDOM ACCESS MEMORY (SARAM)						
IDT70824	64K (4K x 16) SARAM offers sequential data buffering on one port and random access on the other port	35	20	1200	NOW	3099	
IDT70825	128K (8K x 16) SARAM offers sequential data buffering on one port and random access on the other port	35	20	1200	NOW	3016	I 6.18
3.3V DUAL-	PORT RAM						
IDT71V321	16K (2K x 8) MASTER: High-speed Dual-Port with Interrupt and 3.3V low power operation	_	25	250	NOW	3026	l 6.19
IDT70V05	64K (8K x 8) Dual-Port RAM with Busy, Interrupt, Semaphores, Master/Slave select and 3.3V low power of	— peration	35 1	350	NOW	2941	I 6.20
IDT70V06	128K (16K x 8) Dual-Port RAM with Busy, Interrupt, Semaphores, Master/Slave select and 3.3V low power of	— peration		350	NOW	2942	I 6.22
IDT70V07	256K (32K x 8) Dual-Port RAM with Busy, Interrupt, Semaphores, Master/Slave select and 3.3V low power of	— peratio	35 า	350	Q3C95	2943	I 6.24
IDT70V24	64K (4K x 16) Dual-Port RAM with Busy, Interrupt, Semaphores, Master/Slave select and 3.3V low power of	— peratio	35 า	350	NOW	2911	I 6.21
IDT70V25	128K (8K x 16) Dual-Port RAM with Busy, Interrupt, Semaphores, Master/Slave select and 3.3V low power of	— peration		350	NOW	2944	I 6.23
IDT70V26	256K (16K x 16) Dual-port RAM with Busy, Semaphores Master/Slave select and 3.3V low power operation	s, —	35	350	Q3C95	2945	I 6.25
IDT70V261	256K (16K x 16) Dual-Port RAM with Busy, Interrupt, Semaphores, Master/Slave select and 3.3V low power of	— peratio	35 า	350	Q3C95	3040	1 6.26

High-Speed CMOS and BiCMOS Module Products

- High-density, high-performance module products for commercial and military applications
- Standard module products are used in a wide range of applications, such as cache for personal computers and workstations as well as high-speed buffer memories for data communications, telecommunications, video systems, addon VME- type cards, test systems, DSP-based systems, and intelligent controller systems.
- Fully customized module solutions are available to achieve optimum system integration and performance. Custom modules take advantage of IDT's experienced design, test, and manufacturing teams all working with the highestperformance components available.
- A wide variety of module packages are available offering the optimum combination of pin count and board area. Some of these packages include industry standard SIMMs, Dual read-out SIMMs, CELPs, DIPs, ZIPs and PGAs, in addition to other unique module packaging that use advanced highdensity connectors.

Part No.	Description	Max. Speed (ns) Mil. Com'l.	Avail.	Fax Doc. No.	Data Book Page
CUSTOM MOI	DULES				
Please consul	t factory or call your local sales representative for mo	re details.			
STATIC RAM	MODULES				
IDT7MP4120	1M x 32 Static RAM Module	— 20	NOW	3019	17.6
IDT7MP4145	256K x 32 Static RAM Module	 15	NOW	3148	
IDT7MP4045	256K x 32 Static RAM Module	— 10	NOW	2703	17.7
IDT7MP4095	128K x 32 Static RAM Module	— 20	NOW	3147	
IDT7M4013	128K x 32 Static RAM Module	25 —	NOW	2711	17.8
IDT7MP4036	64K x 32 Static RAM Module	— 12	NOW	2682	17.9
IDT7M4003	32K x 32 Static RAM Module	30 —	NOW	2711	17.8
IDT7M4048	512K x 8 Static RAM Module	- 70	NOW	2675	17.11
IDT7MB4048	512K x 8 Static RAM Module	<u> </u>	NOW	2675	17.11
IDT7M4048	512K x 8 Static RAM Module	30 —	NOW	2822	17.12
PENTIUM MIC	ROPROCESSOR SECONDARY CACHE MODULES				
IDT7MPV624	0 3.3V 512KB Cache Module for the Pentium™ CPU and the VLSI Wildcat Core Logic	— 66MHz	NOW	3179	
IDT7MPV621	5512KB Cache Module for the Pentium CPU and the OPTi Viper Core Logic (Write-back)	— 66MHz	NOW	3091	
IDT7MPV623	5 512KB Cache Module for the Pentium CPU and the SIS 85C501 Core Logic (Write-back)	— 66MHz	NOW	3178	
IDT7MPV622	3 512KB Cache Module for the Pentium CPU including IDT71V280-based cache controller	— 15	3Q'95	3172	
IDT7MP6182	512KB Burst Cache Module for the Pentium CPU and the VLSI 82C590/Intel 82430NX (Neptune) Core Log	— 9 gic	NOW	3058	
IDT7MPV620	03.3V 256KB Cache Module for the Pentium CPU and the Intel 82430FX (Triton) Core Logic	— 66MHz	NOW	3150	
IDT7MPV623	93.3V 256KB Cache Module for the Pentium CPU and the VLSI Wildcat Core Logic	— 66MHz	NOW	3179	
IDT7MPV621	4 256KB Cache Module for the Pentium CPU and the OPTi Viper Core Logic (Write-back)	— 66MHz	NOW	3091	
IDT7MPV623	43.3V 256KB Cache Module for the Pentium CPU and the SIS 85C501 Core Logic	— 66MHz	NOW	3178	
IDT7MPV622	9 256KB Burst Cache Module for the Pentium CPU including IDT71V280-based cache controller	8.5	3Q'95	3172	
IDT7MPV622	7 256KB Cache Module for the Pentium CPU including IDT71V280-based cache controller	 15	3Q'95	3172	
IDT7MPV617	93.3V 256KB Cache Module for the Pentium CPU	<u> </u>	NOW	3058	

High-Speed CMOS and BiCMOS Module Products

Part	Paraditta	Max. Speed (ns)		Fax Doc.	Data Book
No.	Description	Mil. Com'l.	Avail.		Page
IDT7MPV6186	3.3V 256KB Cache Module for the Pentium CPU and the VLSI 82C590 Core Logic	— 15 ———————————————————————————————————	NOW	3082	
IDT7MPV6189	3.3V 256KB Cache Module for the Pentium CPU and the Intel 82430NX (Neptune) Core Logic	15	NOW	3058	
IDT7MP6181	256KB Burst Cache Module for the Pentium CPU and the VLSI 82C590/Intel 82430NX (Neptune) Core Lo	— 10 ogic	NOW	3058	
86 MICROPR	OCESSOR SECONDARY CACHE MODULES				
IDT7MP6153	512KB Write-back Secondary Cache Module for the 486 CPU and Intel 82420TX Core Logic (9-bit tag)	— 33МНz	NOW	2929	17.20
IDT7MP6193	256KB Write-back Secondary Cache Module for the 486 CPU and PicoPower Core Logic (9-bit tag)	— 50MHz	NOW	3066	
IDT7MP6191	256KB Write-back Secondary Cache Module for the 486 CPU and PicoPower Core Logic (8-bit tag)	— 50MHz	NOW	3066	
IDT7MP6184	256KB Write-back Secondary Cache Module for the 486 CPU and Intel 82420EX Core Logic	50MHz	NOW	3059	
IDT7MP6175	256KB Write-back Secondary Cache Module for the 486 CPU and VLSI Core Logic (9-bit tag)	— 50MHz	NOW	3057	
IDT7MP6171	256KB Write-back Secondary Cache Module for the 486 CPU and VLSI Core Logic (8-bit tag)	— 50MHz	NOW	3057	
IDT7MP6152	256KB Write-back Secondary Cache Module for the 486 CPU and Intel 82420TX Core Logic (9-bit tag)	— 33MHz	NOW	2929	17.20
IDT7MP6192	128KB Write-back Secondary Cache Module for the 486 CPU and PicoPower Core Logic (9-bit tag)	— 50MHz	NOW	3066	
IDT7MP6190	128KB Write-back Secondary Cache Module for the 486 CPU and PicoPower Core Logic (8-bit tag)	— 50MHz	NOW	3066	
IDT7MP6183	128KB Write-back Secondary Cache Module for the 486 CPU and Intel 82420EX Core Logic	— 50MHz	NOW	3059	
IDT7MP6174	128KB Write-back Secondary Cache Module for the 486 CPU and VLSI Core Logic (9-bit tag)	— 50MHz	NOW	3057	
IDT7MP6170	128KB Write-back Secondary Cache Module for the 486 CPU and VLSI Core Logic (8-bit tag)	— 50MHz	NOW	3057	
IDT7MP6151	128KB Write-back Secondary Cache Module for the 486 CPU and Intel 82420TX Core Logic (9-bit tag)	— 33MHz	NOW	2929	17.20
IDT7MP6104	128KB TurboCache SIMM for the 486 CPU	— 33MHz	NOW	2904	17.17
IDT7MB6098A	A 128KB TurboCache Module for the 486 CPU	— 33MHz	NOW	2897	l7.16
UAL-PORT	MODULES				
IDT7M1014	4K x 36 Dual-Port Module	25 15	NOW	2819	17.3
IDT7M1024	4K x 36 Synchronous Dual-Port Module	25 20	NOW	2809	17.4
IDT7M1002	16K x 32 Dual-Port Module	40 30	NOW	2795	17.2
IDT7M1001	128K x 8 Dual-Port Module	50 35	NOW	2804	17.1
IDT7M1003	64K x 8 Dual-Port Module	50 35	NOW	2804	17.2
IFO MODUL	ES				
IDT7M209	128K x 9 FIFO Module	30 20	3Q'95	2718	
IDT7M208	64K x 9 FIFO Module	30 20	NOW	2718	17.5



FIFO CROSS REFERENCE GUIDES

SYNCHRONOUS (CLOCKED) CROSS REFERENCE

PART	NUMBER	PACK	(AGES	ASYNCHRONOUS	CROSS REFERENCE		
TI	IDT	TI	IDT	PART	NUMBER	PACK	AGES
SN74ACT72211L	IDT72211L	RJ	J	AMD	IDT	AMD	IDT
SN74ACT72221L	IDT72221L	FN	J	AM7200	IDT7200L	RC	TP
SN74ACT72231L	IDT72231L	PN	PF	AM7201	IDT7201LA	DC	D
SN74ACT72241L	IDT72241L	PH	PF	AM7202	IDT7202LA	JC	J
SN74ACT7882*	IDT72235LB	PM	PF	AM7203	IDT7203L	BXA	DB
SN74ACT7884*	IDT72245LB			AM7204	IDT7204L	N	P
SN74ACT7801*	IDT72225LB			AM7205	IDT7205L	PC	Р
SN74ACT7803*	IDT72215LB			AM67C401	IDT72401L		•
SN74ACT7805*	IDT72205LB			AM67C402	IDT72402L		
SN74ACT7807*	IDT72231L			AM67C4013	IDT72403L		
SN74ACT7811*	IDT72225LB			AM67C4023	IDT72404L		
SN74ABT7819*	IDT72615L			AM67C4033	IDT72413L		
				110051	ID.T		IDT
IC WORKS	IDT	ICW	IDT	MOSEL	IDT	MSL	IDT
ICW89C211	IDT72211L	L	J	MS7200	IDT7200L	NC	TP
ICW89C221	IDT72221L			MS7201	IDT7201LA	JC	J
ICW89C231	IDT72231L			MS7202	IDT7202LA	PC	Р
ICW89C241	IDT72241L			MS7203	IDT7203L		
				MS7204	IDT7204L		
CYPRESS	IDT	CYP	IDT	QSI	IDT	QSI	IDT
CY7C441/451*	IDT72211L	JC	J	QS7201	IDT7201LA	-	TP
CY7C443/453*	IDT72231L	LMB	LB	QS7202	IDT7201LA	JR	j
CY7C445/455*	IDT72215LB	NC	PF	QS7202 QS7203	IDT7203L	P6	P
CY7C446/456*	IDT72225LB	PC	TP	QS7203 QS7204	IDT7204L	S3	so
CY7C447/457*	IDT72235LB	LC	L	Q37204	ID17204L	00	00
		DC	D	SAMSUNG	IDT	SAM	IDT
				KM75C01	IDT7201LA	AP	P
QSI	IDT	QSI	IDT	KM75C02	IDT7201LA	AN	TP
QS7211*	IDT72211L	LB	LB	KM75C03	IDT7203L	AJ	j'
QS7212*	IDT72221L	JR	J	11117 3000	DITZOOL	Αυ	Ū
QS7223*	IDT72231L			CHARR	IDT	CUD	IDT
QS7224*	IDT72241L			SHARP	IDT IDT7200L	SHP	TP
				LH5495 LH5496	IDT7200L IDT7201LA	D U	J
PARADIGM	IDT	PDM	IDT		IDT7201LA IDT7202LA	U	P
PDM42205	IDT72205LB	J	J	LH5497	IDT7202LA IDT7203L	-	Г
PDM42215	IDT72215LB	G	G	LH5498	IDT7203L IDT7204L		
PDM42225	IDT72225LB			LH5499			
				LH540205	IDT7205L		
SHARP	IDT			LH540206	IDT7206L		
LH5492*	IDT72241	SHP	IDT	OVERECC	IDT	CYP	IDT
LH540215*	IDT72215LB	U	J	CYPRESS			
LH540225*	IDT72225LB			CY7C420/421	IDT7201LA	PC	Р
* FUNCTIONALLY	COMPATIBLE			CY7C421A	IDT7201LA	DC	D
				CY7C424/425	IDT7202LA	DMB	DB
				CY7C425A	IDT7202LA	PC	TP J
				CY7C428/429	IDT7203L	JC	-
				CY7C429A	IDT7203L	DC	TC
				CY7C432/433	IDT7204L	LMB	LB
* Franchis and the Oc.	LI.			CY7C433A	IDT7204L		
* Functionally Compati	DIE						

ASYNCHRONOUS CROSS REFERENCE

CY7C439* CY7C460/(470*) CY7C462/(472*) CY3341 CY7C401 CY7C402 CY7C403 CY7C404	IDT7272L IDT7205L IDT7206L IDT72401L IDT72401L IDT72402L IDT72403L IDT72404L		
SGS MK45H01 MK45H02 MK45H03 MK45H04 MK45H08	IDT IDT7201LA IDT7202LA IDT7203L IDT7204L IDT7205L	SGS N K	IDT P J
TI SN74ACT7200L SN74ACT7201L SN74ACT7202L	IDT IDT7200L IDT7201LA IDT7202LA	TI NP RJ DV	IDT TP J SO
SN74ACT7203L SN74ACT7204L SN54/74ALS236 SN54/74ALS234 SN54/74ALS235	IDT7203L IDT7204L IDT72401L IDT72403L IDT72413L		
MICRON MT52C9005 MT52C9010 MT52C9020	IDT IDT7201LA IDT7202LA IDT7203L	MIC W C EJ	IDT P D J
NAT. SEMI NMF512X9 NMF1024X9 NMF2048X9 NMF4098X9	IDT IDT7201LA IDT7202LA IDT7203L IDT7204L	NS PC LCC	IDT P J
MATRA MHS xMyy67201A xMyy67202A xMyy67203A	IDT IDT7201LA IDT7202LA IDT7203L	MHS S1 3P TI	IDT J TP SO
xMyy67204A xMyy67205A x=temp range yy= package	IDT7204L IDT7205L	11 4J	D L

Guidelines for Using the Cross Reference Table

- 1- Match the part number
- 2- Match the package type
- 3- Refer to the Package/Speed availability chart

ORDERING INFORMATION

IDT 72xxxx xx xxx xx xx xx Device Type Power Speed Package Temp Range

NOTE:

IC WORKS, SAMSUNG, AND MICRON NO LONGER ACTIVELY SELLING

FIFOs



SMP PRODUCTS CROSS REFERENCE GUIDE

CYPRESS	IDT	CYPRESS	IDT
CY7C130-35PC	IDT7130SA35P	CY7C140-35PC	IDT7140SA35P
45PC	45P	45PC	45P
55PC	55P	55PC	55P
35DC	35C	35DC	35C
45DC	45C	45DC	45C
155DC	55C	155DC	55C
25LC	25L48	25LC	25L48
35LC	35L48	135LC	35L48
			1
45LC	45L48	45LC	45L48
55LC	55L48	55LC	55L48
35DMB	35CB	35DMB	35CB
45DMB	45CB	45DMB	45CB
55DMB	55CB	55DMB	55CB
35LMB	35L48B	35LMB	35L48B
45LMB	45L48B	45LMB	45L48B
55LMB	55L48B	55LMB	55L48B
CY7C131-25JC	IDT7130SA25J	CY7C141-25JC	IDT7140SA25J
35JC	35J	35JC	35J
45JC	45J	45JC	45J
55JC	55J	55JC	55J
CY7C132-35PC	IDT7132SA35P	CY7C142-35PC	IDT7142SA35P
45PC	45P	45PC	45P
55PC	55P	55PC	55P
35DC	35C	35DC	35C
45DC	45C	45DC	45C
55DC	55C	55DC	55C
25LC	25L48	25LC	25L48
35LC	35L48	35LC	35L48
45LC	45L48	45LC	45L48
55LC	55L48	55LC	55L48
35DMB	35CB	35DMB	35CB
45DMB	45CB	45DMB	45CB
55DMB	55CB	55DMB	55CB
35LMB	35L48B	35LMB	35L48B
45LMB	45L48B	45LMB	45L48B
55LMB	55L48B	ISSLMB	155L48B
CY7C136-25JC	IDT71321SA25J	CY7C146-25JC	IDT71421SA25J
35JC	135J	35JC	35J
45JC	45J	45JC	45J
1	[45J 55J	155JC	45J 55J
55JC CY7B134-35PC	IDT7134SA35P	CY7B1342-25JC	IDT71342SA25J
	l	1	135J
25DC	25C	35JC CY7B144-25GC	IDT7005S25G
35DC	35C		1.2
35DMB	35CB	35GC	35G
25LC	25L48	25JC	25J
35LC	35L48	35JC	35J
35LMB	35L48B	35GMB	35GB
CY7B135-25JC	IDT7134SA25J	CY7B145-15JC	IDT7015S15J
35JC	35J	25JC	25J
		35JC	35J

MHS	IDT	MHS	IDT
CMS67130L35	IDT7130LA35J	MG67133H5	IDT7133SA25G
L55	55J	K5	35G
CM367130L35	IDT7130LA35P	M5	45G
L55	55P	N5	55G
MM467130L35	IDT7130LA35L48B	KMB	35GB
L45	45L48B	ММВ	45GB
L55	55L48B	NMB	55GB
CMS67140L35	IDT7140LA35J	MS67133H	IDT7133SA25J
L55	55J	K5	35J
CM367140L35	IDT7140LA35P	M5	45J
L55	55P	N5	55J
MM467140L35	IDT7140LA35L48B	MG67143H5	IDT7143SA25G
L45	45L48B	K5	35G
L55	55L48B	M5	45G
CMS67132L35	IDT7132LA35J	N5 KMB	55G
L55 CM367132L35	55J IDT7132LA35P	MMB	35GB 45GB
L55	155P	NMB	155GB
MM467132L35	IDT7132LA35L48B	MS67143H	IDT7143SA25J
L45	45L48B	K5	35J
I - · -		* *	
L55	55L48B	M5	45J
CMS67142L35	IDT7142LA35J	N5	55J
L55	55J	CMS67024L35	IDT7024L35J
CM367142L35	IDT7142LA35P	L45	45J
L55	55P	L55	55J
MM467142L35	IDT7142LA35L48B	CM867024L35	IDT7024L35G
L45	45L48B	L45	45G
L55	55L48B	L55	55G
CMS671321L35	IDT71321LA35J	MM867024L35	IDT7024L35GB
L45	45J	L45	45GB
L55	55J	L55	55GB
CMS671421L35	IDT71421LA35J	:	
L45	45J		
L55	55J	·	
CMS67005L35	IDT7005L35J		
L45	45J		
L55	55J	, i	
CM867005L35	IDT7005L35G		
L45	45G		
L55	55G		
MM867005L35	IDT7005L35GB		
L45	45GB		
L55	55GB		
1200	10000	L	<u> </u>



SSD PRODUCTS CROSS REFERENCE GUIDE

PART NUMBER					
CYPRESS	IDT				
CYM1420HD-xxC	8M824SxxC				
CYM1420HD-xxMB	8M824SxxCB				
CYM1464PD-xxC	7MB4048SxxP				
CYM1465PD-xxC	7M4048LxxN				
CYM1620HD-xxC	8M624SxxC				
CYM1622HV-xxC	7MP4027SxxV				
CYM1828HG-xxC	7M4003SxxCH				
CYM1828HG-xxMB	7M4003SxxCHB				
CYM1830HD-xxC	7M4017SxxC				
CYM1830HD-xxMB	7M4017SxxCB				
CYM1831PZ-xxC	7MP4036SxxZ				
CYM1831PM-xxC	7MP4036SxxM				
CYM1838HG-xxC	7M4013SxxCH				
CYM1838HG-xxMB	7M4013SxxCHB				
CYM1840PD-xxC	7MB4067SxxP				
CYM1841PZ-xxC	7MP4045SxxZ				
CYM1841P7-xxC	7MP4145SxxM				
CYM1841PM-xxC	7MP4045SxxM				
CYM1851PZ-xxC	7MP4120SxxZ				
CYM1851PM-xxC	7MP4120SxxM				
CYM7485PM-xxC	7MP6104SxxM				

PART NUMBER				
EDI	IDT			
EDI8F3264CxxMZC	7MP4036SxxZ			
EDI8F32256CxxBZC	7MP4045SxxZ			
EDI8F32256CxxBMC	7MP4045SxxM			
EDI8M8256CxxP6C	7M4068LxxN			
EDI8M8512CxxP6C	7M4048LxxN			
EDI8F8512CxxM6C	7MB4048SxxP			
EDI8M8512CxxM6B	7M4048SxxCB			
EDI8M1664CxxC6C	8M624SxxC			
EDI8M1664CxxC6B	8M624SxxCB			
EDI8F3264CxxM6C	7M4017SxxC			
EDI8M3264CxxC6B	7M4017SxxCB			
EDI8F32256CxxB6C	7MB4067SxxP			

PART NUMBER				
MICRON	IDT			
MT8S6432Z-xx	7MP4036SxxZ			
MT8S6432M-xx	7MP4036SxxZ			
MT8S25632Z-xx	7MP4045SxxZ			
MT8S25632M-xx	7MP4045SxxM			

PART NUMBER				
MOTOROLA	IDT			
MCM32256Z-xx	7MP4045SxxZ			
MCM32256SG-xx	7MP4045SxxM			
MCM3264AZ-xx	7MP4036SxxZ			
MCM32A128SG-xx	7MP6121SxxM			
MCM32A256SG-xx	7MP6122SxxM			
MCM4464-xx	7MP6084SxxM			
MCM44256-xx	7MP6094SxxM			

PART NUMBER					
DENSE-PAC IDT					
DPS128X32V3	7M4013SxxCH				
DPS512S8-xxC	7M4048LxxN				
DPS3232V	7M4003SxxCH				
DPS128X32V3-xx	7M4013SxxCH				

PART NUMBER					
MOSAIC	IDT				
MS8512FKX-xx	7M4048LxxN				
MS8512SC-xx	7MB4048SxxP				
MS8512SCMB-xx	7M4048SxxCB				
MS1664FKX-xx	8M624SxxC				
PUMA 2S1000-xx	7M4003SxxCH				
PUMA 2S4000-xx	7M4013SxxCH				
MS3264FKX-xx	7M4017SxxC				
MS32256FKX-xx	7MB4067SxxP				

GENERAL INFORMATION

TECHNOLOGY AND CAPABILITIES

QUALITY AND RELIABILITY

PACKAGE DIAGRAM OUTLINES

FIFO PRODUCTS

SPECIALITY MEMORY PRODUCTS

SUBSYSTEMS PRODUCTS


1

2

3

4

5



IDT...LEADING THE CMOS FUTURE

A major revolution is taking place in the semiconductor industry today. A new technology is rapidly displacing older NMOS and bipolar technologies as the workhorse of the '80s and beyond. That technology is high-speed CMOS. Integrated Device Technology, a company totally predicated on and dedicated to implementing high-performance CMOS products, is on the leading edge of this dramatic change.

Beginning with the introduction of the industry's fastest CMOS 2K x 8 Static RAM, IDT has grown into a company with multiple divisions producing a wide range of high-speed CMOS circuits that are, in almost every case, the fastest available. These advanced products are produced with IDT's proprietary CMOS technology, a twin-well, dry-etched, stepperaligned process utilizing progressively smaller dimensions.

From inception, IDT's product strategy has been to apply the advantages of its extremely fast CMOS technology to produce the integrated circuit elements required to implement high-performance digital systems. IDT's goal is to provide the circuits necessary to create systems which are far superior to previous generations in performance, reliability, cost, weight, and size. Many of the company's innovative product designs offer higher levels of integration, advanced architectures, higher density packaging and system enhancement features that are establishing tomorrow's industry standards. The company is committed to providing its customers with an ever-expanding series of these high-speed, lower-power IC solutions to system design needs.

IDT's commitment, however, extends beyond state-of-theart technology and advanced products to providing the highest level of customer service and satisfaction in the industry. Manufacturing products to exacting quality standards that provide excellent, long-term reliability is given the same level of importance and priority as device performance. IDT is also dedicated to delivering these high-quality advanced products on time. The company would like to be known not only for its technological capabilities, but also for providing its customers with quick, responsive, and courteous service.

IDT's product families are available in both commercial and military grades. As a bonus, commercial customers obtain the benefits of military processing disciplines, established to meet or exceed the stringent criteria of the applicable military specifications.

IDT is the leading U.S. supplier of high-speed CMOS circuits. The company's high-performance fast SRAM, FCT logic, high-density modules, FIFOs, multi-port memories, BiCMOS ECL I/O memories, RISC SubSystems, and the 32-and 64-bit RISC microprocessor families complement each other to provide high-speed CMOS solutions for a wide range of applications and systems.

Dedicated to maintaining its leadership position as a state-of-the-art IC manufacturer, IDT will continue to focus on maintaining its technology edge as well as developing a broader range of innovative products. New products and speed enhancements are continuously being added to each of the existing product families, and additional product families are being introduced. Contact your IDT field representative or factory marketing engineer for information on the most current product offerings. If you're building state-of-the-art equipment, IDT wants to help you solve your design problems.

IDT MILITARY AND DESC-SMD PROGRAM

IDT is a leading supplier of military, high-speed CMOS circuits. The company's high-performance Static RAMs, FCT Logic Family, Complex Logic (CLP), FIFOs, Specialty Memories (SMP), ECL I/O BiCMOS Memories, 32-bit RISC Microprocessor, RISC Subsystems and high-density Subsystems Modules product lines complement each other to provide high-speed CMOS solutions to a wide range of military applications and systems. Most of these product lines offer Class B products which are fully compliant to the latest revision of MIL-STD-883, Paragraph 1.2.1. In addition, IDT offers Radiation Tolerant (RT), as well as Radiation Enhanced (RE), products.

IDT has an active program with the Defense Electronic Supply Center (DESC) to list all of IDT's military compliant

devices on Standard Military Drawings (SMD). The SMD program allows standardization of military products and reduction of the proliferation of non-standard source control drawings. This program will go far toward reducing the need for each defense contractor to make separate specification control drawings for purchased parts. IDT plans to have SMDs for many of its product offerings. Presently, IDT has over 140 devices which are listed or pending listing. The devices are from IDT's SRAM, FCT Logic family, Complex Logic (CLP), FIFOs and Specialty Memories (SMP) product families. IDT expects to add another 20 devices to the SMD program in the near future. Users should contact either IDT or DESC for current status of products in the SMD program.

SMD		SMD		SMD		
SRAM	IDT	CLP	IDT	5962-92270	54FCT162240T/AT/CT	
84036	6116	5962-88533	49C460A/B/C	5962-94744	54FCT162511AT/CT	
5962-88740	6116LA	5962-86873	7216L	5962-92278	54FCT162646T/AT/CT	
84132	6167	5962-87686	7217L	5962-92283	54FCT162952AT/BT/CT	
5962-86015	7187	5962-88733	7210L	5962-92157	49FCT805/A/806/A	
5962-86859	6198/7198/7188	5962-92122	49C465/A	5962-92233	54FCT138T/AT/CT	
5962-86705	6168			5962-92202	54FCT139T/AT/CT	
5962-85525	7164	LOGIC	IDT	5962-92208	54FCT157T/AT/CT	
5962-88552	71256L	5962-87630	54FCT244/A	5962-92209	54FCT161T/AT/CT	
5962-88662	71256S	5962-87629	54FCT245/A	5962-92210	54FCT163T/AT/CT	
5962-88611	71682L	5962-86862	54FCT299/A	5962-90669	54FCT193/A	
5962-89891	7198	5962-87644	54FCT373/A	5962-92213	54FCT240T/AT/CT	
5962-89892	6198	5962-87628	54FCT374/A	5962-92203	54FCT244T/AT/CT	
5962-89690	6116	5962-87627	54FCT377/A	5962-92214	54FCT245T/AT/CT	
5962-38294	7164	5962-87654	54FCT138/A	5962-92211	54FCT257T/AT/CT	
5962-89692	7188	5962-87655	54FCT240/A	5962-92215	54FCT273T/AT/CT	
5962-89790	71682	5962-87656	54FCT273/A	5962-92216	54FCT299T/AT/CT	
5962-92344	71B74	5962-89533	54FCT861A/B	5962-92217	54FCT373T/AT/CT	
SMP	IDT	5962-89506	54FCT827A/B	5962-92218	54FCT374T/AT/CT	
		5962-88575	54FCT841A/B	5962-92219 5962-92212	54FCT377T/AT/CT	
5962-86875	7130/7140	5962-88608	54FCT821A/B		54FCT399T/AT/CT	
5962-87002	7132/7142	5962-88543	54FCT521/A	5962-92234 5962-92236	54FCT521T/AT/BT/CT 54FCT534T/AT/CT	
5962-88610	7133SA/7143SA	5962-88640	54FCT161/A			
5962-88665	7133LA/7143LA	5962-88639	54FCT573/A	5962-92220	54FCT540T/AT/CT	
5962-89764	7134	5962-88656	54FCT823A/B	5962-92237	54FCT541T/AT/CT	
5962-91508	7006	5962-88657	54FCT163/A	5962-92221	54FCT543T/AT/CT 54FCT573T/AT/CT	
5962-91617	7025	5962-88674	54FCT825A/B	5962-92238	54FCT573T/AT/CT 54FCT574T/AT/CT	
5962-91662	7024	5962-88661	54FCT863A/B	5962-92222 5962-92240	54FCT621T/AT	
5962-93153	7014S	5962-88736	29FCT520A/B	5962-92243	54FCT62TT/AT 54FCT640T/AT/CT	
FIFO	IDT	5962-88775	54FCT646/A	5962-92244	54FCT645T/AT/CT	
5962-87531	7201LA	5962-89508	54FCT139/A	5962-92223	54FCT645T/AT/CT	
5962-86846	7201LA 72404L	5962-89665	54FCT824A/B	5962-92246	54FCT652T/AT/CT	
5962-88669	72404L 7203S	5962-88651	54FCT533/A	5962-92225	54FCT8321/AT/CT	
5962-89568	72035 7204L	5962-88653	54FCT645/A	5962-92229	54FCT823AT/BT/CT	
5962-89536	7204L 7202LA	5962-88654	54FCT640/A	5962-92230	54FCT825AT/BT/CT	
5962-89863	7202LA 7201SA	5962-88655	54FCT534/A	5962-92247	54FCT827AT/BT/CT	
5962-89523	72403L/72401L	5962-89767	54FCT540/A	5962-92257	54FCT16244T/AT/CT	
5962-89666	7200L	5962-89766	54FCT541/A	5962-92258	54FCT16245T/AT/CT	
5962-89942	72103L	5962-89733	54FCT191/A	5962-92271	54FCT162244T/AT/CT	
5962-89943	72104L	5962-89652	54FCT399/A	5962-92272	54FCT162245T/AT/CT	
5962-89567	7203L	5962-89513	54FCT574/A	5962-92273	54FCT162373T/AT/CT	
5962-90715	7204S	5962-89731	54FCT833A/B	5962-92274	54FCT162374T/AT/CT	
5962-91677	7205L	5962-89730	54FCT543/A	5962-92276	54FCT16257417AT/CT	
5962-93177	7206L	5962-90901	29FCT52A/B/C	5962-92280	54FCT162823AT/BT/CT	
5962-92069	72141L	5962-92204	29FCT52AT/BT/CT	3302-32200	34FG1102023A1/B1/G1	
5962-92101	72215LB	5962-92205	29FCT520AT/BT/CT			
5962-93138	72220L	5962-92206	54FCT151T/ATCT			
5962-92057	72225LB	5962-92242	54FCT623T/AT/CT	ŀ		
5962-93189	72245LB	5962-92228	54CT841AT/BT/CT			
5962-95506	72240L	5962-92259	54CT16373T/AT/CT	l		
5962-91585	7202SA	5962-92260	54FCT16374T/AT/CT			
5962-91757	72200L	5962-92263	54FCT16543T/AT/CT	l		
5962-91618	72031L	5962-92264	54FCT16646T/AT/CT	l		
5962-91707	72031L 72231L	5962-92267	54FCT16827AT/BT/CT	l		
5962-94707	72231L 72241L	5962-92268	54FCT16841AT/BT/CT	l		
3902-94311	1224 IL	.l <u> </u>	·····	L		

RADIATION HARDENED TECHNOLOGY

IDT manufactures and supplies radiation hardened products for military/aerospace applications. Utilizing special processing and starting materials, IDT's radiation hardened devices survive in hostile radiation environments. In Total Dose, Dose Rate, and environments where single event upset is of concern, IDT products are designed to continue functioning without loss of performance. IDT can supply all its products on these processes. Total Dose radiation testing is performed in-house

on an ARACOR X-Ray system. External facilities are utilized for device research on gamma cell, LINAC and other radiation equipment. IDT has an on-going research and development program for improving radiation handling capabilities (See "IDT Radiation Tolerant/Enhanced Products for Radiation Environments" in Section 3) of IDT products/processes.

KNOWN GOOD DIE

Emerging high performance electronic systems require smaller and smaller form-factors. IDT is meeting these design challenges by offering Known Good Die (KGD) in addition to its broad array of small form-factor packages. The IDT KGD manufacturing process enables IDT to offer die that have received the same electrical tests, burn-in, and speed sorting at elevated temperatures as shipped packaged products. Via IDT KGD, users are able to manufacture cost-efficient and reliable multi-chip modules (MCMs), hybrids, and other

high-density interconnect products. All IDT KGD, at the completion of their test flow, receive 100% die visual inspection and are packed within Gel-Pak™ containers. The Gel-Pak™ containers are then placed in vacuum sealed ESD wrappers prior to shipping. Delivered KGD products have superior yield, quality, and reliability over standard raw die offerings. Most IDT products can be offered as "KGD", and commercial, industrial or military temperatures can be considered.

IDT LEADING EDGE CEMOS TECHNOLOGY

HIGH-PERFORMANCE CEMOS

From IDT's beginnings in 1980, it has had a belief in and a commitment to CMOS. The company developed a high-performance version of CMOS, called enhanced CMOS (CEMOS), that allows the design and manufacture of leading-edge components. It incorporates the best characteristics of traditional CMOS, including low power, high noise immunity

and wide operating temperature range; it also achieves speed and output drive equal or superior to bipolar Schottky TTL. The last decade has seen development and production of four "generations" of IDT's CEMOS technology with process improvements which have reduced IDT's electrical effective (Leff) gate lengths by more than 50 percent from 1.3 microns (millionths of a meter) in 1981 to 0.6 microns in 1989.

	CEMOSI	CEMOS II A C		CEMOS III	CEMOS V	CEMOS VI
Calendar Year	1981	1983	1985	1987	1989	1990
Drawn Feature Size	2.5μ	1.7μ	1.3μ	1.2μ	1.0μ	0.8μ
Leff	1.3μ	1.1μ	0.9μ	0.8μ	0.6μ	0.45μ
Basic Proces Enhancements	Dual-well, Wet Etch, Projection Aligned	Dry Etch, Stepper	Shrink, Spacer	Silicide, BPSG, BiCEMOS I	BiCEMOS II	BICEMOS II


CEMOS IV = CEMOS III - scaled process optimized for high-speed logic.

2514 drw 01

Figure 1.

2.4

Continual advancement of CEMOS technology allows IDT to implement progressively higher levels of integration and achieve increasingly faster speeds maintaining the company's established position as the leader in high-speed CMOS integrated circuits. In addition, the fundamental process technology has been extended to add bipolar elements to the CEMOS platform. IDT's BiCEMOS process combines the ultra-high speeds of bipolar devices with the lower power and cost of CMOS, allowing us to build even faster components than straight CMOS at a slightly higher cost.



SEM photos (miniaturization)

Figure 2. Fifteen-Hundred-Power Magnification Scanning Electron Microscope (SEM) Photos of the Four Generations of IDT's CEMOS Technology




Figure 3. IDT CEMOS Device Cross Section




Figure 4. IDT CEMOS Built-In High Alpha Particle Immunity

ALPHA PARTICLES

Random alpha particles can cause memory cells to temporarily lose their contents or suffer a "soft error." Traveling with high energy levels, alpha particles penetrate deep into an integrated chip. As they burrow into the silicon, they leave a trail of free electron-hole pairs in their wake.

The cause of alpha particles is well documented and understood in the industry. IDT has considered various techniques to protect the cells from this hazardous occurrence. These techniques include dual-well structures (Figures 3 and 4) and a polymeric compound for die coating. Presently, a polymeric compound is used in many of IDT's SRAMs; however, the specific techniques used may vary and change from one device generation to the next as the industry and IDT improve the alpha particle protection technology.

LATCHUP IMMUNITY

A combination of careful design layout, selective use of guard rings and proprietary techniques have resulted in virtual elimination of latchup problems often associated with older CMOS processes (Figure 5). The use of NPN and N-channel I/O devices eliminates hole injection latchup. Double guard ring structures are utilized on all input and output circuits to absorb injected electrons. These effectively cut off the current paths into the internal circuits to essentially isolate I/O circuits. Compared to older CMOS processes which exhibit latchup characteristics with trigger currents from 10-20mA, IDT products inhibit latchup at trigger currents substantially greater than this.




Figure 5. IDT CEMOS Latchup Suppression

STATE-OF-THE-ART FACILITIES AND CAPABILITIES

Integrated Device Technology is headquartered in Santa Clara, California—the heart of "Silicon Valley." The company's operations are housed in six facilities totaling over 500,000 square feet. These facilities house all aspects of business from research and development to design, wafer fabrication, assembly, environmental screening, test, and administration. In-house capabilities include scanning electron microscope (SEM) evaluation, particle impact noise detection (PIND), plastic and hermetic packaging, military and commercial testing, burn-in, life test, and a full complement of environmental screening equipment.

The over-200,000-square-foot corporate headquarters campus is composed of three buildings. The largest facility on this site is a 100,000 square foot, two-building complex. The first building, a 60,000-square-foot facility, is dedicated to the Standard Logic and RISC Microprocessor product lines, as well as hermetic and plastic package assembly, logic products' test, burn-in, mark, QA, and a reliability/failure analysis lab.

IDT's Packaging and Assembly Process Development teams are located here. To keep pace with the development of new products and to enhance the IDT philosophy of "innovation," these teams have ultra-modern, integrated and correspondingly sophisticated equipment and environments at their disposal. All manufacturing is completed in dedicated clean room areas (Class 10K minimum), with all preseal operations accomplished under Class 100 laminar flow hoods.

Development of assembly materials, processes and equipment is accomplished under a fully operational production environment to ensure reliability and repeatable product. The Hermetic Manufacturing and Process Development team is currently producing custom products to the strict requirements of MIL-STD-883. The fully automated plastic facility is currently producing high volumes of USA-manufactured product, while developing state-of-the-art surfac-mount technology patterned after MIL-STD-883.

The second building of the complex houses sales, marketing, finance, MIS, and Northwest Area Sales.

The RISC Subsystems Division is located across from the two-building complex in a 50,000-square-foot facility. Also located at this facility are Quality Assurance and wafer fabrication services. Administrative services, Human Resources, International Planning, Shipping and Receiving departments are also housed in this facility.

IDT's largest and newest facility, opened in 1990 in San Jose, California, is a multi-purpose 150,000-square-foot, ultramodern technology development center. This facility houses a 25,000 square foot, combined Class 1 (a maximum of one particle-per-cubic-foot of 0.2 micron or larger), sub-half-micron R&D fabrication facility and a wafer fabrication area. This fab supports both production volumes of IDT products, including some next-generation SRAMs, and the R&D efforts of the technology development staff. Technology development efforts targeted for the center include advanced silicon processing and wafer fabrication techniques. A test area to support both production and research is located on-site. The building is also the home of the FIFO, ECL, and Subsystems product lines.

IDT's second largest facility is located in Salinas, California, about an hour south of Santa Clara. This 95,000-square-foot facility, located on 14 acres, houses the Static RAM Division and Specialty Memory product line. Constructed in 1985, this facility contains an ultra-modern 25,000-square-foot high-volume wafer fabrication area measured at Class 2-to-3 (a maximum of 2 to 3 particles-per-cubic-foot of 0.2 micron or larger) clean room conditions. Careful design and construction of this fabrication area created a clean room environment far beyond the 1985 average for U.S. fab areas. This made possible the production of large volumes of high-density submicron geometry, fast static RAMs. This facility also houses shipping areas for IDT's leadership family of CMOS static RAMs. This site can expand to accommodate a 250,000-square-foot complex.

To extend our capabilities while maintaining strict control of our processes, IDT has an operational Assembly and Test facility located in Penang, Malaysia. This facility assembles product to U.S. standards, with all assemblies done under laminar flow conditions (Class 100) until the silicon is encased in its final packaging. All products in this facility are manufactured to the quality control requirements of MIL-STD-883.

All of IDT's facilities are aimed at increasing our manufacturing productivity to supply ever-larger volumes of high-performance, cost-effective, leadership CMOS products.

SUPERIOR QUALITY AND RELIABILITY

Maintaining the highest standards of quality in the industry on all products is the basis of Integrated Device Technology's manufacturing systems and procedures. From inception, quality and reliability are built into all of IDT's products. Quality is "designed in" at every stage of manufacturing – as opposed to being "tested-in" later – in order to ensure impeccable performance.

Dedicated commitment to fine workmanship, along with development of rigid controls throughout wafer fab, device assembly and electrical test, create inherently reliable products. Incoming materials are subjected to careful inspections. Quality monitors, or inspections, are performed throughout the manufacturing flow.

IDT military grade monolithic hermetic products are designed to meet or exceed the demanding Class B reliability levels of MIL-STD-883 and MIL-I-38535, as defined by Paragraph 1.2.1 of MIL-STD-883.

Product flow and test procedures for all monolithic hermetic military grade products are in accordance with the latest revision and notice of MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with tight controls and inspections to ensure that products meet the requirements for 100% screening. Routine quality conformance lot testing is performed as defined in MIL-STD-883, Methods 5004 and 5005.

For IDT module products, screening of the fully assembled substrates is performed, in addition to the monolithic level screening, to assure package integrity and mechanical

reliability. All modules receive 100% electrical tests (DC, functional and dynamic switching) to ensure compliance with the "subsystem" specifications.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that commercial, industrial and military grade products consistently meet customer requirements for quality, reliability and performance.

SPECIAL PROGRAMS

Class S. IDT also has all manufacturing, screening and test capabilities in-house (except X-ray and some Group D tests) to perform complete Class S processing per MIL-STD-883 on all IDT products and has supplied Class S products on several programs.

Radiation Hardened. IDT has developed and supplied several levels of radiation hardened products for military/ aerospace applications to perform at various levels of dose rate, total dose, single event upset (SEU), upset and latchup. IDT products maintain nearly their same high-performance levels built to these special process requirements. The company has in-house radiation testing capability used both in process development and testing of deliverable product. IDT also has a separate group within the company dedicated to supplying products for radiation hardened applications and to continue research and development of process and products to further improve radiation hardening capabilities.

1

GENERAL INFORMATION

TECHNOLOGY AND CAPABILITIES

QUALITY AND RELIABILITY

PACKAGE DIAGRAM OUTLINES

FIFO PRODUCTS

SPECIALITY MEMORY PRODUCTS

SUBSYSTEMS PRODUCTS

1

2

3

4

5

6

Ź

QSP-QUALITY, SERVICE AND PERFORMANCE

Quality from the beginning, is the foundation for IDT's commitment to supply consistently high-quality products to our customers. IDT's quality commitment is embodied in its all pervasive Continuous Quality Improvement (CQI) process. Everyone who influences the quality of the product–from the designer to the shipping clerk–is committed to constantly improving the quality of their actions.

IDT QUALITY PHILOSOPHY

"To make quantitative constant improvement in the quality of our actions that result in the supply of leadership products in conformance to the requirements of our customers."

IDT's ASSURANCE STRATEGY FOR CQL

Measurable standards are essential to the success of CQI. All the processes contributing to the final quality of the product need to be monitored, measured and improved upon through the use of statistical tools.

Our customers receive the benefit of our optimized systems. Installed to enhance quality and reliability, these systems provide accurate and timely reporting on the effectiveness of manufacturing controls and the reliability and quality performance of IDT products and services.

ORDER ENTRY

|
PRODUCTION CONTROL
SERVICE FLOW

|
SHIPPING
|
CUSTOMER SUPPORT

These systems and controls concentrate on CQI by focusing on the following key elements:

Statistical Techniques

Using statistical techniques, including Statistical Process Control (SPC) to determine whether the product/processes are under control.

Standardization

Implementing policies, procedures and measurement techniques that are common across different operational areas.

Documentation

Documenting and training in policies, procedures, measurement techniques and updating through characterization/ capability studies.

Productivity Improvement

Using constant improvement teams made up from employees at all levels of the organization.

Leadership

Focusing on quality as a key business parameter and strategic strength.

Total Employee Participation

Incorporating the CQI process into the IDT Corporate Culture.

Customer Service

Supporting the customer, as a partner, through performance review and pro-active problem solving.

People Excellence

Committing to growing, motivating and retaining people through training, goal setting, performance measurement and review

PRODUCT FLOW

Product quality starts here. IDT has mechanisms and procedures in place that monitor and control the quality of our development activities. From the calibration of design capture libraries through process technology and product characterization that establish whether the performance, ratings and reliability criteria have been met. This includes failure analysis of parts that will improve the prototype product.

At the pre-production stage once again in-house qualification tests assure the quality and reliability of the product. All specifications and manufacturing flows are established and personnel trained before the product is placed into production.

Manufacturing

To accomplish CQI during the manufacturing stage, control items are determined for major manufacturing conditions. Data is gathered and statistical techniques are used to control specific manufacturing processes that affect the quality of the product.

In-process and final inspections are fed back to earlier processes to improve product quality. All product is burned-in (where applicable) before 100% inspection of electrical characteristics takes place.

Products which pass final inspection are then subject to Quality Assurance and Reliability Tests. This data is used to improve manufacturing processes and provide reliability predictions of field applications.

Inventory and Shipping

Controls in shipping focus on ensuring parts are identified and packaged correctly. Care is also taken to see that the correct paperwork is present and the product being shipped was processed correctly.

SERVICE FLOW

Quality not only applies to the product but to the quality -of -service we give our customers. Services is also constantly monitored for improvement.

Order Procedures

Checks are made at the order entry stage to ensure the correct processing of the Customer's product. After verification and data entry the Acknowledgements (sent to Customers) are again checked to ensure details are correct. As part of the CQI process, the results of these verifications are analyzed using statistical techniques and corrective actions are taken.

Production Control

Production Control (P.C.) is responsible for the flow and logistics of material as it moves through the manufacturing processes. The quality of the actions taken by P.C. greatly impinges on the quality of service the customer receives. Because many of our customers have implemented Just-in-Time (JIT) manufacturing practices, IDT as a supplier also has to adopt these same disciplines. As a result, employees receive extensive training and the performance level of key actions are kept under constant review. These key actions include:

Guotation response and accuracy.
Scheduling response and accuracy.
Response and accuracy of Expedites.
Inventory, management, and effectiveness.
On time delivery.

Customer Support

IDT has a worldwide network of sales offices and Technical Development Centers. These provide local customer support on business transactions, and in addition, support customers on applications information, technical services, benchmarking of hardware solutions, and demonstration of various Development Workstations.

The key to CQI is the timely resolution of defects and implementation of the corrective actions. This is no more important than when product failures are found by a customer. When failures are found at the customer's incoming inspection, in the production line, or the field application, the Division Quality Assurance group is the focal point for the investigation of the cause of failure and implementation of the corrective action. IDT constantly improves the level of support we give our customers by monitoring the response time to customers that have detected a product failure. Providing the customer with an analysis of the failure, including corrective actions and the statistical analysis of defects, brings CQI full circle—full support of our customers and their designs with high-quality products.

SUMMARY

In 1990, IDT made the commitment to "Leadership through Quality, Service, and Performance Products".

We believe by following that credo IDT and our cusotmers will be successful in the coming decade. With the implementation of the CQI strategy within the company, we will satisfy our goal...

"Leadership through Quality, Service and Performance Products".

3.1

IDT QUALITY CONFORMANCE PROGRAM

A COMMITMENT TO QUALITY

Integrated Device Technology's monolithic assembly products are designed, manufactured and tested in accordance with the strict controls and procedures required by Military Standards. The documentation, design and manufacturing criteria of the Quality and Reliability Assurance Program were developed and are being maintained to the most current revisions of MIL-38510 as defined by paragraph 1.2.1 of MIL-STD-883 and MIL-STD-883 requirements.

Product flow and test procedures for all Class B *monolithic* hermetic Military Grade microcircuits are in full compliance with paragraph 1.2.1 of MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with stringent controls and inspections to ensure that products meet the requirements for 100% screening and quality conformance tests as defined in MIL-STD-883, Methods 5004 and 5005.

Product flow and test procedures for all *plastic* and *commercial hermetic* products are in accordance with industry practices for producing highly reliable microcircuits to ensure that products meet the IDT requirements for 100% screening and quality conformance tests.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that our products consistently meet customer requirements for quality, reliability and performance.

SUMMARY

Monolithic Hermetic Package Processing Flow(1)

Refer to the Monolithic Hermetic Package Processing Flow diagram. All test methods refer to MIL-STD-883 unless otherwise stated.

 Wafer Fabrication: Humidity, temperature and particulate contamination levels are controlled and maintained according to criteria patterned after Federal Standard 209, Clean Room and Workstation Requirements. All critical workstations are maintained at Class 100 levels or better.

Wafers from each wafer fabrication area are subjected to Scanning Electron Microscope analysis on a periodic basis.

- 2. Die Visual Inspection: Wafers are cut and separated and the individual die are 100% visually inspected to strict IDT-defined internal criteria.
- Die Shear Monitor: To ensure die attach integrity, product samples are routinely subjected to a shear strength test per Method 2019.

- Wire Bond Monitor: Product samples are routinely subjected to a strength test per Method 2011, Condition D, to ensure the integrity of the lead bond process.
- Pre-Cap Visual: Before the completed package is sealed, 100% of the product is visually inspected to Method 2010, Condition B criteria.
- 6. Environmental Conditioning: 100% of the sealed product is subjected to environmental stress tests. These thermal and mechanical tests are designed to eliminate units with marginal seal, die attach or lead bond integrity.
- 7. Hermetic Testing: 100% of the hermetic packages are subjected to fine and gross leak seal tests to eliminate marginally sealed units or units whose seals may have become defective as a result of environmental conditioning tests.
- Pre-Burn-In Electrical Test: Each product is 100% electrically tested at an ambient temperature of +25°C to IDT data sheet or the customer specification.
- 9. Burn-In: 100% of the Military Grade product is burned-in under dynamic electrical conditions to the time and temperature requirements of Method 1015, Condition D. Except for the time, Commercial Grade product is burned-in as applicable to the same conditions as Military Grade devices.
- 10. Post-Burn-In Electrical: After burn-in, 100% of the Class B Military Grade product is electrically tested to IDT data sheet or customer specifications over the – 55°C to +125°C temperature range. Commercial Grade products are sample tested to the applicable temperature extremes.
- Mark: All product is marked with product type and lot code identifiers. MIL-STD-883 compliant Military Grade products are identified with the required compliant code letter.
- 12. Quality Conformance Tests: Samples of the Military Grade product which have been processed to the 100% screening tests of Method 5004 are routinely subjected to the quality conformance requirements of Method 5005.

NOTE:

For quality requirements beyond Class B levels such as SEM analysis, X-Ray inspection, Particle Impact Noise Reduction (PIND) test, Class S screening
or other customer specified screening flows, please contact your Integrated Device Technology sales representative.

SUMMARY

Monolithic Plastic Package Processing Flow

Refer to the Monolithic Plastic Package Processing Flow diagram. All test methods refer to MIL-STD-883 unless otherwise stated.

 Wafer Fabrication: Humidity, temperature and particulate contamination levels are controlled and maintained according to criteria patterned after Federal Standard 209, Clean Room and Workstation Requirements. All critical workstations are maintained at Class 100 levels or better.

Topside silicon nitride passivation is all applied to all wafers for better moisture barrier characteristics.

Wafers from each wafer fabrication area are subjected to Scanning Electron Microscope analysis on a periodic basis.

- Die Visual Inspection: Wafers are 100% visually inspected to strict IDT defined internal criteria.
- Die Push Test: To ensure die attach integrity, product samples are routinely subjected to die push tests, patterned after MIL-STD-883, Method 2019.
- 4. Wire Bond Monitor: Product samples are routinely subjected to wire bond pull and ball shear tests to ensure the integrity of the wire bond process, patterned after MIL-STD-883, Method 2011, Condition D.
- Pre-Cap Visual: Before encapsulation, all product lots are visually inspected (using LTPD 5 sampling plan) to criteria patterned after MIL-STD-883, Method 2010, Condition B.

- Post Mold Cure: Plastic encapsulated devices are baked to ensure an optimum polymerization of the epoxy mold compound so as to enhance moisture resistance characteristics.
- Pre-Burn-In Electrical: Each product is 100% electrically tested at an ambient temperature of +25°C to IDT data sheet or the customer specification.
- 8. Burn-In: Except for MSI Logic family devices where it may be obtained as an option, all Commercial Grade plastic package products are burned-in for 16 hours at +125°C minimum (or equivalent), utilizing the same burn-in conditions as the Military Grade product.
- 9. Post-Burn-In Electrical: After burn-in, 100% of the plastic product is electrically tested to IDT data sheet or customer specifications at the maximum temperature extreme. The minimum temperature extreme is tested periodically on an audit basis.
- Mark: All product is marked with product type and lot code identifiers. Products are identified with the assembly and test locations.
- 11. Quality Conformance Inspection: Samples of the plastic product which have been processed to the 100% screening requirements are subjected to the Periodic Quality Conformance Inspection Program. Where indicated, the test methods are patterned after MIL-STD-883 criteria.

2

3.2

TABLE 1This table defines the device class screening procedures for IDT's high reliability products in conformance with MIL-STD-883C.

Monolithic Hermetic Package Final Processing Flow

	CLASS-S		CLASS-B	CLASS-C (1)			
OPERATION	TEST METHOD	RQMT	TEST METHOD	RQMT	TEST METHOD	RQMT	
BURN-IN	1015 Cond. D, 240 Hrs @ 125°C or equivalent	100%	1015 Cond. D, 160 Hrs. @ 125°C min or equivalent	100%	Per applicable device specification	100%	
POST BURN-IN ELECTRICAL: Static (DC), Functional and Switching (AC)	Per applicable device specification +25, -55 and 125°C	device specification		100%	Per applicable ⁽²⁾ device specification	100%	
Group A ELECTRICAL: Static (DC), Functional and Switching (AC)	device specification device specification		Sample	Per applicable ⁽²⁾ device specification	Sample		
MARK/LEAD STRAIGHTENING	IDT Spec	100%	IDT Spec	100%	IDT Spec	100%	
FINAL ELECTRICAL TEST	ELECTRICAL Per applicable device specification +25°C		Per applicable device specification +25°C	100%	Per applicable device specification +25°C	100%	
FINAL VISUAL/PACK	IDT Spec	100%	IDT Spec	100%	IDT Spec	100%	
QUALITY CONFORMANCE INSPECTION	5005 Group B, C, D.	Sample	5005 Group B,C,D.	Sample	IDT Spec	Sample	
QUALITY SHIPPING INSPECTION (Visual/Plant Clearance)	IDT Spec	100%	IDT Spec	100%	IDT Spec	100%	

NOTES:

^{1.} Class-C = IDT commercial spec. for hermetic and plastic packages

^{2.} Typical 0°C, 70°C, Extended -55°C +125°C

RADIATION TOLERANT/ENHANCED/HARDENED PRODUCTS FOR RADIATION ENVIRONMENTS

INTRODUCTION

The need for high-performance CMOS integrated circuits in military and space systems is more critical today than ever before. The low power dissipation that is achieved using CMOS technology, along with the high complexity and density levels, makes CMOS the nearly ideal component for all types of applications.

Systems designed for military or space applications are intended for environments where high levels of radiation may be encountered. The implication of a device failure within a military or space system clearly is critical. IDT has made a significant contribution toward providing reliable radiation-tolerant systems by offering integrated circuits with enhanced radiation tolerance. Radiation environments, IDT process enhancements and device tolerance levels achieved are described below.

THE RADIATION ENVIRONMENT

There are four different types of radiation environments that are of concern to builders of military and space systems. These environments and their effects on the device operation, summarized in Figure 1, are as follows:

Total Dose Accumulation refers to the total amount of accumulated gamma rays experienced by the devices in the system, and is measured in RADS (SI) for radiation units experienced at the silicon level. The physical effect of gamma rays on semiconductor devices is to cause threshold shifts (Vt shifts) of both the active transistors as well as the parasitic field transistors. Threshold voltages decrease as total dose is accumulated; at some point, the device will begin to exhibit parametric failures as the input/output and supply currents increase. At higher radiation accumulation levels, functional failures occur. In memory circuits, however, functional failures due to memory cell failure often occur first.

Burst Radiation or Dose Rate refers to the amount of radiation, usually photons or electrons, experienced by the devices in the system due to a pulse event, and is measured in RADS (Si) per second. The effect of a high dose rate or burst of radiation on CMOS integrated circuits is to cause temporary upset of logic states and/or CMOS latch-up. Latch-up can cause permanent damage to the device.

Single Event Upset (SEU) is a transient logic state change caused by high-energy ions, such as energetic cosmic rays, striking the integrated circuits. As the ion passes through the silicon, charge is either created through ionization or direct nuclear collision. If collected by a circuit node, this excess charge can cause a change in logic state of the circuit. Dynamic nodes that are not actively held at a particular logic state (dynamic RAM cells for example) are the most susceptible. These upsets are transient, but can cause system failures known as "soft errors."

Neutron Irradiation will cause structural damage to the silicon lattice which may lead to device leakage and, ultimately, functional failure.

DEVICE ENHANCEMENTS

Of the four radiation environments above, IDT has taken considerable data on the first two, Total Dose Accumulation and Dose Rate. IDT has developed a process that significantly

Radiation Category	Primary Particle	Source	Effect
Total Dose	Gamma	Space or Nuclear Event	Permanent
Dose Rate	Photons	Nuclear Event	Temporary Upset of Logic State or Latch-up
SEU	Cosmic Rays	Space	Temporary Upset of Logic State
Neutron	Neutrons	Nuclear Event	Device Leakage Due to Silicon Lattice Damage

Figure 1.

improves the radiation tolerance of its devices within these environments. Prevention of SEU failures is usually accomplished by system-level considerations, such as Error Detection and Correction (EDC) circuitry, since the occurrence of SEUs is not particularly dependent on process technology. Through IDT's customer contracts, SEU has been gathered on some devices. Little is yet known about the effects of neutron-induced damage. For more information on SEU testing, contact IDT's Radiation Hardened Product Group.

Enhancements to IDT's standard process are used to create radiation enhanced and tolerant processes. Field and gate oxides are "hardened" to make the device less susceptible to radiation damage by modifying the process architecture to allow lower temperature processing. Device implants and Vts adjustments allow more Vt margin. In addition to process changes, IDT's radiation enhanced process utilizes epitaxial substrate material. The use of epi substrate material provides a lower substrate resistance environment to create latch-up free CMOS structures.

RADIATION HARDNESS CATEGORIES

Radiation Enhanced (RE) or Radiation Tolerant ('RT) versions of IDT products follow IDT's military product data sheets whenever possible (consult factory). IDT's Total Dose Test plan exposes a sample of die on a wafer to a particular Total Dose level via ARACOR X-Ray radiation. This Total Dose Test plan qualifies each 'RE or 'RT wafer to a Total Dose level. Only wafers with sampled die that pass Total Dose level

3.3

tests are assembled and used for orders (consult factory for more details on Total Dose sample testing). With regard to Total Dose testing, clarifications/exceptions to MIL-STD-883, Methods 5005 and 1019 are required. Consult factory for more details.

The 'RE and 'RT process enhancements enable IDT to offer integrated circuits with varying grades of radiation tolerance or radiation "hardness".

- Radiation Enhanced process uses Epi wafers and is able to provide devices that can be Total Dose qualified to 10K RADs (Si) or greater by IDT's ARACOR X-Ray Total Dose sample die test plan (Total Dose levels require negotiation, consult factory for more details).
- Radiation Tolerant product uses standard wafer/process material that is qualified to 10K RADs (Si) Total Dose by IDT's ARACOR X-Ray Total Dose sample die test plan. Integrated Device Technology can provide Radiation Tolerant/Enhanced versions of all product types (some speed grades may not be available as 'RE).

Please contact your IDT sales representative or factory marketing to determine availability and price of any IDT product processed in accordance with one of these levels of radiation hardness.

CONCLUSION

There has been widespread interest within the military and space community in IDT's CMOS product line for its radiation hardness levels, as well as its high-performance and low power dissipation. To serve this growing need for CMOS circuits that must operate in a radiation environment, IDT has created a separate group within the company to concentrate on supplying products for these applications. Continuing research and development of process and products, including the use of in-house radiation testing capability, will allow Integrated Device Technology to offer continuously increasing levels of radiation-tolerant solutions.

PACKAGE DIAGRAM OUTLINES
QUALITY AND RELIABILITY
TECHNOLOGY AND CAPABILITIES
GENERAL INFORMATION

SPECIALITY MEMORY PRODUCTS
SUBSYSTEMS PRODUCTS

FIFO PRODUCTS

THERMAL PERFORMANCE CALCULATIONS FOR IDT'S PACKAGES

Since most of the electrical energy consumed by microelectronic devices eventually appears as heat, poor thermal performance of the device or lack of management of this thermal energy can cause a variety of deleterious effects. This device temperature increase can exhibit itself as one of the key variables in establishing device performance and long term reliability; on the other hand, effective dissipation of internally generated thermal energy can, if properly managed, reduce the deleterious effects and improve component reliability.

A few key benefits of IDT's enhanced CMOS process are: low power dissipation, high speed, increased levels of integration, wider operating temperature ranges and lower quiescent power dissipation. Because the reliability of an integrated circuit is largely dependent on the maximum temperature the device attains during operation, and as the junction stability declines with increases in junction temperature (TJ), it becomes increasingly important to maintain a low (TJ).

CMOS devices stabilize more quickly and at greatly lower temperature than bipolar devices under normal operation. The accelerated aging of an integrated circuit can be expressed as an exponential function of the junction temperature as:

tA = to exp
$$\left[\begin{array}{cc} \underline{Ea} & \left(\frac{1}{TO} - \underline{1} \\ \overline{TJ} \end{array}\right)\right]$$

where

tA = lifetime at elevated junction (T_J) temperature

to = normal lifetime at normal junction (To) temperature

Ea = activation energy (ev)

k = Boltzmann's constant (8.617 x 10⁻⁵ev/k)

i.e. the lifetime of a device could be decreased by a factor of 2 for every 10°C increase temperature.

To minimize the deleterious effects associated with this potential increase, IDT has:

- Optimized our proprietary low-power CMOS fabrication process to ensure the active junction temperature rise is minimal.
- Selected only packaging materials that optimize heat dissipation, which encourages a cooler running device.
- Physically designed all package components to enhance the inherent material properties and to take full advantage of heat transfer and radiation due to case geometries.

 Tightly controlled the assembly procedures to meet or exceed the stringent criteria of MIL-STD-883_to ensure maximum heat transfer between die and packaging materials.

The following figures graphically illustrate the thermal values of IDT's current package families. Each envelop (shaded area) depicts a typical spread of values due to the influence of a number of factors which include: circuit size, package materials and package geometry. The following range of values are to be used as a comprehensive characterization of the major variables rather than single point of reference.

When calculating junction temperature (TJ), it is necessary to know the thermal resistance of the package (θJA) as measured in "degree celsius per watt". With the accompanying data, the following equation can be used to establish thermal performance, enhance device reliability and ultimately provide you, the user, with a continuing series of high-speed, low-power CMOS solutions to your system design needs.

$$\theta$$
JA = [TJ - TA]/P
TJ = TA + P[θ JA] = TA + P[θ JC + θ CA]

where

$$\frac{\partial JC = TJ - TC}{P} \qquad \frac{\partial CA = TC - TA}{P}$$

θ = Thermal resistance

J = Junction

P = Operational power of device (dissipated)

TA = Ambient temperature in degree celsius


T_J = Temperature of the junction


Tc = Temperature of case/package

6CA = Case to Ambient, thermal resistance—usually a measure of the heat dissipation due to natural or forced convection, radiation and mounting techniques.


θJC = Junction to Case, thermal resistance—usually measured with reference to the temperature at a specific point on the package (case) surface. (Dependent on the package material properties and package geometry.)


θJA = Junction to Ambient, thermal resistance—usually measured with respect to the temperature of a specified volume of still air. (Dependent on θJC + θJA which includes the influence of area and environmental condition.)







Measurements done with Delco Temp09 Thermal Die (.250"sq.)







Theta JC was measured to be 17°C/W - Die size (.150"x.250")














Measurements were done using Temp09 Delco Thermal Die (.250sq.)




































































Theta JA vs. Airflow 84/160/208 lead MQUAD flatpack 28mm body



Theta JA vs. Airflow 64/80/100 lead Thin Quad Flatpack (14mm body)



Theta JA vs. Airflow 48/56 lead (.150 body) SSOP



PACKAGE DIAGRAM OUTLINE INDEX

SECTION PAGE

MONOLITHIC	PACKAGE DIAGRAM OUTLINES4.3	
PKG.	DESCRIPTION	
P16-1	16-Pin Plastic DIP (300 mil)	16
P18-1	18-Pin Plastic DIP (300 mil)	17
P20-1	20-Pin Plastic DIP (300 mil)	17
P22-1	22-Pin Plastic DIP (300 mil)	16
P24-1	, ,	17
P24-2	, ,	18
P28-1		18
P28-2	28-Pin Plastic DIP (300 mil)	16
P32-1	32-Pin Plastic DIP (600 mil)	18
P32-2		16
P40-1	, ,	18
P48-1	, , , , , , , , , , , , , , , , , , ,	18
D16-1	16-Pin CERDIP (300 mil)	1
D18-1	18-Pin CERDIP (300 mil)	1
D20-1	20-Pin CERDIP (300 mil)	1
	· · · · · · · · · · · · · · · · · · ·	1
D22-1	22-Pin CERDIP (300 mil)	1
D24-1		2
D24-2	= · · · · · - = · · · · · · · · · · · ·	
D24-3		2
D28-1	=- , , , (,)	2
D28-3	28-Pin CERDIP (300 mil)	1
D32-1	` ''	2
D40-1	40-Pin CERDIP (600 mil)	2
C20-1	20-Pin Sidebraze DIP (300 mil)	3
C22-1	22-Pin Sidebraze DIP (300 mil)	3
C24-1	24-Pin Sidebraze DIP (300 mil)	3
C28-1	28-Pin Sidebraze DIP (300 mil)	3
C28-2	28-Pin Sidebraze DIP (400 mil)	4
C32-2	,	4
C32-3		3
C48-1	48-Pin Sidebraze DIP (400 mil)	4
C48-2	,	5
C68-1	68-Pin Sidebraze DIP (600 mil)	5
G68-1	68-Lead Pin Grid Array (cavity up)	13
G84-3	84-Lead Pin Grip Array (cavity up — 11 x 11 grid)	14
G108-1	108-Lead Pin Grid Array (cavity up)	15
SO16-1	16-Pin Small Outline IC (gull wing)	19
SO18-1	18-Pin Small Outline IC (gull wing)	19
SO20-1	20-Pin Small Outline IC (J-bend — 300 mil)	21
SO20-1	20-Pin Small Outline IC (gull wing)	19
SO24-2	24-Pin Small Outline IC (gull wing)	19
SO24-2 SO24-4	24-Pin Small Outline IC (Juli Willy)	21
SO24-4 SO24-8	24-Pin Small Outline IC (J-bend — 300 mil)	21
SO24-8 SO28-2	28-Pin Small Outline IC (gull wing)	20
SO28-2 SO28-3	28-Pin Small Outline IC (gull wing)	20
SO28-5	10 07	21
	28-Pin Small Outline IC (J-bend — 300 mil)	21
SO32-2	32-Fill Shiali Outline 10 (J-Deliu — 300 IIII)	41


4

SECTION PAGE

MONOLITHIC	PACKAGE DIAGRAM OUTLINES (Continued)4.3	
PKG.	DESCRIPTION	
J18-1	18-Pin Plastic Leaded Chip Carrier (rectangular)	27
J20-1	20-Pin Plastic Leaded Chip Carrier (square)	26
J28-1	28-Pin Plastic Leaded Chip Carrier (square)	26
J32-1	32-Pin Plastic Leaded Chip Carrier (rectangular)	27
J44-1	44-Pin Plastic Leaded Chip Carrier (square)	26
J52-1	52-Pin Plastic Leaded Chip Carrier (square)	26
J68-1	68-Pin Plastic Leaded Chip Carrier (square)	26
J84-1	84-Pin Plastic Leaded Chip Carrier (square)	26
1004	OD Photocolless Old Operation (colored)	
L20-1	20-Pin Leadless Chip Carrier (rectangular)	12
L20-2	20-Pin Leadless Chip Carrier (square)	10
L22-1	22-Pin Leadless Chip Carrier (rectangular)	12
L24-1	24-Pin Leadless Chip Carrier (rectangular)	12
L28-1	28-Pin Leadless Chip Carrier (square)	10
L28-2	28-Pin Leadless Chip Carrier (rectangular)	12
L32-1	32-Pin Leadless Chip Carrier (rectangular)	12
L44-1	44-Pin Leadless Chip Carrier (square)	10
L48-1	48-Pin Leadless Chip Carrier (square)	10
L52-1	52-Pin Leadless Chip Carrier (square)	11
L52-2	52-Pin Leadless Chip Carrier (square)	11
L68-1	68-Pin Leadless Chip Carrier (square)	11
L68-2	68-Pin Leadless Chip Carrier (square)	11
E16-1	16-Lead CERPACK	9
E20-1	20-Lead CERPACK	9
E24-1	24-Lead CERPACK	9
E28-1	28-Lead CERPACK	9
E28-2	28-Lead CERPACK	9
F20-1	20-Lead Flatpack	5
F20-2	20-Lead Flatpack (.295 body)	5
F24-1	24-Lead Flatpack	5
F28-1	28-Lead Flatpack	5
F28-2	28-Lead Flatpack	5
F48-1	48-Lead Quad Flatpack	6
F84-2	84-Lead Quad Flatpack (cavity up)	8
PQ80-2	80-Lead Plastic Quad Flatpack (IEAJ)	25
PQ100-2	100-Lead Plastic Quad Flatpack (EIAJ)	25
PQ132-1	132-Lead Plastic Quad Flatpack (JEDEC)	24
PN64-1	64-Lead Thin Quad Flatpack (TQFP)	23
PN80-1	80-Lead Thin Quad Flatpack (TQFP)	23
PN100-1	100-Lead Thin Quad Flatpack (TQFP)	23
PN120-1	120-Lead Thin Quad Flatpack (TQFP)	23


MODULE PACKAGE DIAGRAM OUTLINES

Module package diagrams are located at the back of each Subsystems data sheet.



PACKAGE DIAGRAM OUTLINES

DUAL IN-LINE PACKAGES



NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. THE MINIMUM LIMIT FOR DIMENSION b1 MAY BE .023 FOR CORNER LEADS.

16-28 LEAD CERDIP (300 MIL)


DWG #	D1	6-1	D1	8-1	D2	0-1	D2	2-1	D2	4-1	D2	8-3
# OF LDS (N)	1	6	1	8	2	20	2	2	2	4	2	.8
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.140	.200	.140	.200	.140	.200	.140	.200	.140	.200	.140	.200
р	.015	.021	.015	.021	.015	.021	.015	.021	.015	.021	.015	.021
b1	.045	.060	.045	.060	.045	.060	.045	.060	.045	.065	.045	.065
С	.009	.012	.009	.012	.009	.012	.009	.012	.009	.014	.009	.014
D	.750	.830	.880	.930	.935	1.060	1.050	1.080	1.240	1.280	1.440	1.485
E	.285	.310	.285	.310	.285	.310	.285	.310	.285	.310	.285	.310
E1	.290	.320	.290	.320	.290	.320	.300	.320	.300	.320	.300	.320
е	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.100	BSC
L	.125	.175	.125	.175	.125	.175	.125	.175	.125	.175	.125	.175
L1	.150	_	.150		.150		.150	_	.150		.150	-
Q	.015	.055	.015	.055	.015	.060	.015	.060	.015	.060	.015	.060
S	.020	.080	.020	.080	.020	.080	.020	.080	.030	.080	.030	.080
S1	.005		.005	_	.005	_	.005	_	.005		.005	_
α	0.	15°	0,	15°	0.	15°	0.	15°	0.	15°	0,	15°

24-40 LEAD CERDIP (400 & 600 MIL)

DWG #	D24-3		D2	D24-2		D28-1		0-1	
# OF LDS (N)	2	24	2	24		28		40	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.130	.175	.090	.190	.090	.200	.160	.220	
b	.015	.021	.014	.023	.014	.023	.014	.023	
b1	.045	.065	.045	.060	.045	.065	.045	.065	
С	.009	.014	.008	.012	.008	.014	.008	.014	
D	1.180	1.250	1.230	1.290	1.440	1.490	2.020	2.070	
E	.350	.410	.500	.610	.510	.600	.510	.600	
E1	.380	.420	.590	.620	.590	.620	.590	.620	
е	.100	BSC	.100 BSC		.100 BSC		.100 BSC		
L	.125	.175	.125	.200	.125	.200	.125	.200	
L1	.150		.150	-	.150		.150		
Q	.015	.060	.015	.060	.020	.060	.020	.060	
S	.030	.070	.030	.080	.030	.080	.030	.080	
S1	.005	_	.005		.005	_	.005		
α	0,	15°	0,	15°	0,	15°	0.	15'	

32 LEAD CERDIP (WIDE BODY)

DWG #	D32-1				
# OF LDS (N)	32				
SYMBOL	MIN	MAX			
Α	.120	.210			
b	.014	.023			
b1	.045	.065			
С	.008	.014			
D	1.625	1.675			
E	.570	.600			
E1	.590	.620			
е	.100 BSC				
	.125	.200			
L1	.150				
Q	.020	.060			
S	.030	.080			
S1	.005	_			
α	o·	15°			




NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

20-32 LEAD SIDE BRAZE DIP (300 MIL)

DWG #	C20-1		C22-1		C24-1		C28-1		C32-3	
# OF LDS (N)	2	0	2	2	24		28		32	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.090	.200	.100	.200	.090	.200	.090	.200	.090	.200
b	.014	.023	.014	.023	.015	.023	.014	.023	.014	.023
b1	.045	.060	.045	.060	.045	.060	.045	.060	.045	.060
С	.008	.015	.008	.015	.008	.015	.008	.015	.008	.014
D	.970	1.060	1.040	1.120	1.180	1.230	1.380	1.420	1.580	1.640
E	.260	.310	.260	.310	.220	.310	.220	.310	.280	.310
E1	.290	.320	.290	.320	.290	.320	.290	.320	.290	.320
е	.100	BSC	.100	BSC	.100 BSC		.100 BSC		.100 BSC	
L	.125	.200	.125	.200	.125	.200	.125	.200	.100	.175
L1	.150		.150	_	.150		.150		.150	
Q	.015	.060	.015	.060	.015	.060	.015	.060	.030	.060
S	.030	.065	.030	.065	.030	.065	.030	.065	.030	.065
S1	.005		.005		.005		.005	_	.005	
S2	.005	_	.005		.005		.005		.005	_




NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

28-48 LEAD SIDE BRAZE DIP (400 MIL)

DWG #	C28-2		C32-2		C48	3-1	
# OF LDS (N)	2	8	3	2	48		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.090	.200	.090	.200	.085	.190	
b	.014	.023	.014	.023	.014	.023	
b1	.045	.060	.045	.060	.045	.060	
С	.008	.014	.008	.014	.008	.014	
D	1.380	1.420	1.580	1.640	1.690	1.730	
E	.380	.420	.380	.410	.380	.410	
E1	.390	.420	.390	.420	.390	.420	
е	.100	BSC	.100 BSC		.070 BSC		
L	.100	.175	.100	.175	.125	.175	
L1	.150	_	.150	_	.150	_	
Q	.030	.060	.030	.060	.020	.070	
S	.030	.065	.030	.065	.030	.065	
S1	.005		.005		.005		
S2	.005	_	.005	_	.005		



NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.


48 & 68 LD SIDE BRAZE (600 MIL)

DWG #	C48	3-2	C68	3-1	
# OF LDS (N)	4	8	68		
SYMBOL	MIN	MAX	MIN	MAX	
Α	.100	.190	.085	.190	
b	.015	.023	.015	.023	
b1	.045	.060	.045	.060	
С	.008	.012	.008	.012	
D	2.370	2.430	2.380	2.440	
E	.550	.610	.580	.610	
E1	.595	.620	.590	.620	
е	.100	BSC	.070	BSC	
L	.125	.175	.125	.175	
L1	.150		.150	_	
Q	.020	.060	.020	.070	
S	.030	.065	.030	.065	
S1	.005	_	.005		
S2	.005	_	.005		

5

FLATPACKS

20-28 LEAD FLATPACK




NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	F20		F20)-2	F24	4-1	F28	3-1	F28	3-2	
# OF LDS (N)	2	0	20 (.29	20 (.295 BODY)		24		28		28	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
A	.045	.092	.045	.092	.045	.090	.045	.090	.045	.115	
b	.015	.019	.015	.019	.015	.019	.015	.019	.015	.019	
С	.004	.007	.004	.007	.004	.007	.004	.007	.004	.007	
D	_	.540	_	.540		.640	.710	.740	.710	.740	
E	.340	.360	.245	.303	.360	.420	.480	.520	.480	.520	
E2	.130	_	.130		.180	-	.180	_	.180		
E3	.030	_	.030	_	.030		.040	_	.040		
е	.050	BSC	.050	BSC	.050	BSC	.050	BSC	.050	BSC	
K	.006	.015	.008	.015		_	_	-		_	
L	.250	.370	.250	.370	.250	.370	.250	.370	.250	.370	
Q	.010	.040	.010	.040	.010	.040	.010	.045	.026	.045	
S	_	.045		.045		.045	_	.045		.045	
S1	.000		.005		.005		.005		.005	_	

FLATPACKS (Continued)



NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.


48-64 LEAD QUAD FLATPACK

DWG #	F48	3-1	F64	4-1
# OF LDS (N)	4	8	6	4
SYMBOL	MIN	MAX	MIN	. MAX
А	.089	.108	.070	.090
A1	.079	.096	.054	.078
A2	.058	.073	.030	.045
b	.018	.022	.016	.020
С	.008	.010	.009	.012
D/E		.750	.885	.915
D1/E1	.100	REF	.075	REF
D2/E2	.550	BSC	.750	BSC
е	.050	BSC	.050	BSC
L	.350	.450	.350	.450
ND/NE	1	2	1	6

7

FLATPACKS (Continued)

84 LEAD QUAD FLATPACK (CAVITY UP)




DWG #	F84	1-2
# OF LDS (N)	8	4
SYMBOL	MIN	MAX
A	_	.140
A1	_	.105
b	.014	.020
С	.007	.013
D/E	1.940	1.960
D1/E1	1.130	1.170
D2/E2	1.000	BSC
D3/E3	.500	BSC
е	.050	BSC
L	.350	.450
ND/NE	2	21

NOTES:

- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

CERPACKS




NOTES:

- 1. ALL DIMENSION ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

16-28 LEAD CERPACK


DWG #	E16-1		E20-1		E24-1		E28-1		E28-2	
# OF LDS (N)	1	6	20		24		28		28	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.055	.085	.045	.092	.045	.090	.045	.115	.045	.090
Ь	.015	.019	.015	.019	.015	.019	.015	.019	.015	.019
С	.0045	.006	.0045	.006	.0045	.006	.0045	.006	.0045	.006
D	.370	.430	_	.540		.640		.740	_	.740
E	.245	.285	.245	.300	.300	.420	.460	.520	.340	.380
E1	_	.305	_	.305	_	.440		.550	_	.400
е	.050	BSC	.050	BSC	.050 BSC		.050 BSC		.050 BSC	
K	.008	.015	.008	.015	.008	.015	.008	.015	.008	.015
L	.250	.370	.250	.370	.250	.370	.250	.370	.250	.370
Q	.026	.040	.026	.040	.026	.040	.026	.045	.026	.045
S		.045	_	.045	_	.045	_ :	.045	_	.045
S1	.005		.005		.005		.000	_	.005	

LEADLESS CHIP CARRIERS



NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.



20-48 LEAD LCC (SQUARE)


DWG #	L20	0-2	L2	8-1	L4	L44-1		8-1	
# OF LDS (N)	2	20	28		44		48		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.064	.100	.064	.100	.064	.120	.055	.120	
A1	.054	.066	.050	.088	.054	.088	.045	.090	
B1	.022	.028	.022	.028	.022	.028	.017	.023	
B2	.072	REF	.072	REF	.072	REF	.072	REF	
В3	.006	.022	.006	.022	.006	.022	.006	.022	
D/E	.342	.358	.442	.460	.640	.660	.554	.572	
D1/E1	.200	BSC	.300	BSC	.500 BSC		.440	BSC	
D2/E2	.100 BSC		.150 BSC		.250 BSC		.220 BSC		
D3/E3	_	.358		.460		.560	.500	.535	
е	.050	BSC	.050	BSC	.050	BSC	.040	BSC	
e1	.015		.015	_	.015	_	.015	_	
h	.040	REF	.040	REF	.040	REF	.012 F	RADIUS	
J	.020	REF	.020 REF		.020 REF		.020 REF		
L	.045	.055	.045	.055	.045	.055	.033	.047	
L1	.045	.055	.045	.055	.045	.055	.033	.047	
L2	.077	.093	.077	.093	.077	.093	.077	.093	
L3	.003	.015	.003	.015	.003	.015	.003	.015	
ND/NE		5		7	1	1	1	2	

LEADLESS CHIP CARRIERS (Continued)

52-68 LEAD LCC (SQUARE)

DWG #	L5	2-1	L5:	2-2	L6	8-2	L68-1		
# OF LDS (N)	52			52		68		68	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.061	.087	.082	.120	.082	.120	.065	.120	
A1	.051	.077	.072	.088	.072	.088	.055	.075	
B1	.022	.028	.022	.028	.022	.028	.008	.014	
B2	.072	REF	.072	REF	.072	REF	.072	REF .	
В3	.006	.022	.006	.022	.006	.022	.006	.022	
D/E	.739	.761	.739	.761	.938	.962	.554	.566	
D1/E1	.600	BSC	.600	BSC	.800 BSC		.400	BSC	
D2/E2	.300	BSC	.300	BSC	.400 BSC		.200	BSC	
D3/E3		.661		.661		.862	-	.535	
е	.050	BSC	.050	BSC	.050	BSC	.025	BSC	
e1	.015	_	.015		.015		.015	-	
h	.040	REF	.040	REF	.040	REF	.040	REF	
J	.020	REF	.020 REF		.020 REF		.020 REF		
L	.045	.055	.045	.055	.045	.055	.045	.055	
L1	.045	.055	.045	.055	.045	.055	.045	.055	
L2	.077	.093	.075	.093	.075	.095	.077	.093	
L3	.003	.015	.003	.015	.003	.015	.003	.015	
ND/NE	1	3	1	3	1	7	17		

LEADLESS CHIP CARRIERS (Continued)




20-32 LEAD LCC (RECTANGULAR)

D14/0 //		<u> </u>								<u> </u>	
DWG #	L20-1			2-1		4-1		8-2	L32-1		
# OF LDS (N)		20		22		24		28		32	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.060	.075	.064	.100	.064	.120	.060	.120	.060	.120	
A1	.050	.065	.054	.063	.054	.066	.050	.088	.050	.088	
B1	.022	.028	.022	.028	.022	.028	.022	.028	.022	.028	
B2	.072	REF	.072	REF	.072	REF	.072	REF	.072	REF	
В3	.006	.022	.006	.022	.006	.022	.006	.022	.006	.022	
D	.284	.296	.284	.296	.292	.308	.342	.358	.442	.458	
D1	.150	BSC	.150	BSC	.200	.200 BSC		.200 BSC		.300 BSC	
D2	.075	BSC	.075	.075 BSC		.100 BSC		.100 BSC		BSC	
D3		.280		.280		.308	_	.358		.458	
E	.420	.435	.480	.496	.392	.408	.540	.560	.540	.560	
E1	.250	BSC	.300	BSC	.300 BSC		.400 BSC		.400 BSC		
E2	.125	BSC	.150	BSC	.150 BSC		.200 BSC		.200 BSC		
E3		.410	_	.480	_	.408		.558		.558	
е	.050	BSC	.050	BSC	.050	BSC	.050	BSC	.050	BSC	
e1	.015		.015		.015	_	.015	Γ –	.015	_	
h	.040	REF	.012 F	RADIUS	.025	REF	.040	REF	.040	REF	
J	.020	REF	.012 F	RADIUS	.015	REF	.020 REF		.020 REF		
L	.045	.055	.039	.051	.040	.050	.045	.055	.045	.055	
L1	.045	.055	.039	.051	.040	.050	.045	.055	.045	.055	
L2	.080	.095	.083	.097	.077	.093	.077	.093	.077	.093	
L3	.003	.015	.003	.015	.003	.015	.003	.015	.003	.015	
ND		4	,	4		5	5		7		
NE	(3		7		7		9		9	

PIN GRID ARRAYS

68 PIN PGA (CAVITY UP)




DWG #	G68-1				
# OF PINS (N)	68				
SYMBOL	MIN	MAX			
Α	.070	.145			
ØΒ	.016	.020			
øB1	_	.080			
øB2	.040	.060			
D/E	1.140	1.180			
D1/E1	1.000	BSC			
е	.100	BSC			
L	.120	.140			
М	11				
Q	.040	.060			

NOTES:

- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
 SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- 5. CHAMFERED CORNERS ARE IDT'S OPTION.

PIN GRID ARRAYS (Continued)

84 PIN PGA (CAVITY UP - 11 X 11 GRID)




DWG #	G84	-3			
# OF PINS (N)	84				
SYMBOL	MIN	MAX			
Α	.070	.145			
ØΒ	.016	.020			
øB1	_	.080			
øB2	.040	.060			
D/E	1.080	1.120			
D1/E1	1.000	BSC			
е	.100	BSC			
L	.120	.140			
М	11				
Q	.040	.060			

NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
 SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- 5. CHAMFERED CORNERS ARE IDT'S OPTION.

PIN GRID ARRAYS (Continued)

108 PIN PGA (CAVITY UP)



DWG #	G108-1				
# OF PINS (N)	108				
SYMBOL	MIN	MAX			
Α	.070	.145			
ØΒ	.016	.020			
øB1	-	.080			
øB2	.040	.060			
D/E	1.188	1.212			
D1/E1	1.100	BSC			
е	.100	BSC			
L	.120 .140				
М	12				
Q	.040	.060			


NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
 SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- 5. CHAMFERED CORNERS ARE IDT'S OPTION.

4.3 15

PLASTIC DUAL IN-LINE PACKAGES

16-32 LEAD PLASTIC DIP (300 MIL)




NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. D & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

DWG #	D1	6-1	1 P22-1		P2:	8-2	P32-	-2
# OF LDS (N)		6	22		28		32	
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.140	.165	.145	.165	.145	.180	.145	.180
A1	.015	.035	.015	.035	.015_	.030	.015	.030
b	.015	.022	.015	.022	.015	.022	.016	.022
b1	.050	.070	.050	.065	.045	.060	.045	.060
С	.008	.012	.008	.012	.008	.015	.008	.015
D	.745	.760	1.050	1.060	1.345	1.385	1.545	1.585
E	.300	.325	.300	.320	.300	.325	.300	.325
E1	.247	.260	.240	.270	.270	.295	.275	.295
е	.090	.110	.090	.110	.090	.110	.090	.110
eА	.310	.370	.310	.370	.310	.400	.310	.400
L	.120	.150	.120	.150	.120	.150	.120	.150
α	0.	15°	0.	15°	0.	15'	0.	15°
S	.015	.035	.020	.040	.020	.042	.020	.060
Q1	.050	.070	.055	.075	.055	.065	.055	.065

PLASTIC DUAL IN-LINE PACKAGES (Continued)

18-24 LEAD PLASTIC DIP (300 MIL - FULL LEAD)



NOTES:


- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. D & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

DWG #	P18	8-1	P20	-1	P24	1-1
# OF LDS (N)	1	8	20		24	
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX
A	.140	.165_	.145	.165	.145	.165
A1	.015	.035	.015	.035	.015	.035
b	.015	.020	.015	.020	.015	.020
b1	.050	.070	.050	.070	.050	.065
C	.008	.012	.008	.012	.008	.012
D	.885	.910	1.022	1.040	1.240	1.255
E	.300	.325	.300	.325	.300	.320
E1	.247	.260	.240	.280	.250	.275
ее	.090	.110	.090	.110	.090	.110
eA	.310	.370	.310	.370	.310	.370
L	.120	.150	.120	.150	.120	.150
α	0,	15°	0,	15°	0	_15°
S	.040	.060	.025	.070	.055	.075
Q1	.050	.070	.055	.075	.055	.070

4.3

PLASTIC DUAL IN-LINE PACKAGES (Continued)

24-48 LEAD PLASTIC DIP (600 MIL)




NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. D & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

DWG #	P2	4-2	P28	3-1	P3	2-1	P4	0-1	P48	3-1
# OF LEADS (N)	2	4	28	3	3	2	4	0	4	8
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX .
Α	.160	.185	.160	.185	.170	.190	.160	.185	.170	.200
A1	.015	.035	.015	.035	.015	.050	.015	.035	.015	.035
Ь	.015	.020	.015	.020	.016	.020	.015	.020	.015	.020
b1	.050	.065	.050	.065	.045	.055	.050	.065	.050	.065
C	.008	.012	.008	.012	.008	.012	.008	.012	.008	.012
D	1.240	1.260	1.420	1.460	1.645	1.655	2.050	2.070	2.420	2.450
E	.600	.620	.600	.620	.600	.625	.600	.620	.600	.620
E1	.530	.550	.530	.550	.530	.550	.530	.550	.530	.560
e	.090	.110	.090	.110	.090	.110	.090	.110	.090	.110
еA	.610	.670	.610	.670	.610	.670	.610	.670	.610	.670
L	.120	.150	.120	.150	.125	.135	120	.150	.120	.150
α	0.	15°	0.	15°	0,	15°	0.	15°	0.	15°
S	.060	.080	.055	.080	.070	.080	.070	.085	.060	.075
Q1	.060	.080	.060	.080	.065	.075	.060	.080	.060	.080


SMALL OUTLINE IC


16-24 LEAD SOIC (GULL WING - JEDEC)



NOTES:

- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF PKG.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.






DWG #	S016-1		S01	S018-1		S020-2		24-2
# OF LDS (N)	16 (.	300)	18 (.	300)	20 (.300")		24 (.300")	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
А	.095	.1043	.095	.1043	.095	.1043	.095	.1043
- A1	.005	.0118	.005	.0118	.005	.0118	.005	.0118
В	.014	.020	.014	.020	.014	.020	.014	.020
С	.0091	.0125	.0091	.0125	.0091	0125	.0091	.0125
D	.403	.413	.447	.462	.497	.511	.600	.614
е	.050	BSC	.050 BSC		.050 BSC		.050 BSC	
E	.292	.2992	.292	.2992	.292	.2992	.292	.2992
h .	.010	.020	.010	.020	.010	.020	.010	.020
Н	.400	.419	.400	.419	.400	.419	.400	.419
L	.018	.045	.018	.045	.018	.045	.018	.045
α	0.	8.	0.	8.	0.	8.	0.	8.
S	.023	.035	.023	.035	.023	.035	.023	.035

4.3


SMALL OUTLINE IC (Continued)

28 LEAD SOIC (GULL WING - JEDEC)



NOTES:

- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF THE PKG.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.




DWG #	S02	28-2	S028-3		
# OF LDS (N)	28 (.300")	28 (.	330")	
SYMBOL	MIN	MAX	MIN	MAX	
А	.095	.1043	.110	.120	
A1	.005	.0118	.005	.014	
В	.014	.020	.014	.019	
С	.0091	.0125	.006	.010	
D	.700	.712	.718	.728	
e	.050	BSC	.050 BSC		
E	.292	.2992	.340	.350	
h	.010	.020	.012	.020	
Н	.400	.419	.462	.478	
L	.018	.045	.028	.045	
α	0.	8.	Ö	8.	
S	.023	.035	.023	.035	

SEATING PLANE

SMALL OUTLINE IC (Continued)


20-32 LEAD SOIC (J-BEND, 300 MIL)



DWG #	S02	20-1	S02	4-4	S02	4-8	S02	8-5	S03	2-2
# OF LDS (N)	2	0	2	4	2	4	2	8	3	2
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.120	.140	.130	.148	.120	.140	.120	.140	.130	.148
A1	.078	.095	.082	.095	.078	.091	.078	.095	.082	.095
В	_	-	.026	.032	-	_			.026	.032
B1	.014	.020	.015	.020	.014	.019	.014	.020	.016	.020
C	.008	.013	.007	.011	.0091	.0125	.008	.013	.008	.013
D1	.500	.512	.620	.630	.602	.612	.700	.712	.820	.830
E	.335	.347	.335	.345	.335	.347	.335	.347	.330	.340
E1	.292	.300	.295	.305	.292	.299	.292	.300	.295	.305
E2	.262	.272	.260	.280	.262	.272	.262	.272	.260	.275
е	.050	BSC	.050	BSC	.050	BSC	.050	BSC	.050	BSC
h	.010	.020	.010	.020	.010	.016	.012	.020	.012	.020
S	.023	.035	.032	.043	.032	.043	.023	.035	.032	.043

PLASTIC QUAD FLATPACKS

TQFP



NOTES:

- 1. ALL DIMENSIONS ARE IN MELLIMETERS, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. D1 & E1 DO NOT INCLUDE MOLD PROTRUSION AND TO BE MEASURED FROM THE BOTTOM OF THE PACKAGE. ALLOWABLE PROTRUSION TO BE .254 PER SIDE.


PLASTIC QUAD FLATPACKS (Continued)

64-120 LEAD TQFP

DWG #	PN 6	54-1	PN 8	80-1	PN 10	00-1	PN 1:	20-1
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	_	1.60		1.60	-	1.60	_	1.60
A1	.05	.15	.05	.15	.05	.15	.05	.15
A2	1.35	1.45	1.35	1.45	1.35	1.45	1.35	1.45
D	15.75	16.25	15.75	16.25	15.75	16.25	15.75	16.25
D1	13.95	14.05	13.95	14.05	13.95	14.05	13.95	14.05
Е	15.75	16.25	15.75	16.25	15.75	16.25	15.75	16.25
E1	13.95	14.05	13.95	14.05	13.95	14.05	13.95	14.05
L	.45	.70	.45	.70	.45	.70	.45	.70
N	6	4	8	0	100		120	
е	₋ 80	BSC	.65	BSC	.50 BSC		.40 BSC	
b	.30	.40	.25	.35	.17	.27	.13	.23
ccc	-	.10		.10		.08	_	.08
ddd	-	.20		.13		.08		.07
R	.08	.20	.08	.20	.08	.20	.08	.20
R1	.08	-	.08		.08		.08	
θ	0.	7*	0,	7'	0.	7*	0.	7*
θ1	2.	10*	2.	10°	2*	10*	2.	10°
θ2	11'	13°	11.	13*	11.	13*	11'	13.
θ3	11"	13*	11'	13*	11'	13*	11"	13*
С	.09	.16	.09	.16	.09	.16	.09	.16

PLATIC QUAD FLATPACKS (Continued)

100-132 LEAD PLASTIC QUAD FLATPACK (JEDEC)




DWG_#	PO1	00-1	PO1	32-1	
# OF LDS (N)		00	132		
SYMBOLS	MIN	MAX	MIN	MAX	
А	.160	.180	.160	.180	
A1	.020	.040	.020	.040	
В	.008	.016	.008	.016	
b1	.008	.012	.008	.012	
С	.0055	.008	.0055	.008	
D	.875	.885	1.075	1.085	
D1	.747	.753	.947	.953	
D2	.897	.903	1.097	1.103	
D3	.600	REF	.800	REF	
е	.025	BSC	.025	BSC	
E	.875	.885	1.075	1.085	
E1	.747	.753	.947	.953	
E2 .	.897	.903	1.097	1.103	
E3	.600	REF	.800	REF	
L	.020	.030	.020	.030	
α	0.	8°	0.	8.	
ND/NE	25/	′ 25	33/	/33	

(OPTIONAL)

- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- PIN 1 IDENTIFIER CAN BE POSITIONED AT EITHER ONE OF THESE TWO LOCATIONS.
- 4. DIMENSIONS D1, D2, E1, AND E2 DO NOT INCLUDE MOLD PROTRUSIONS. ALLOWABLE MOLD PROTRUSIONS ARE AS FOLLOWS: D1 & E1 = .010 MAX. D2 & E2 = .007 MAX.
- 5. ND & NE REPRESENT NUMBERS OF LEADS IN D & E DIRECTIONS RESPECTIVELY.

PLASTIC QUAD FLATPACKS (Continued)

80 & 100 LEAD RECTANGULAR PLASTIC QUAD FLATPACK (EIAJ)




DWG #	PQ8	0-2	PQ10	0-2	
# OF LDS (N)	8	0	100		
SYMBOLS	MIN	MAX	MIN	MAX	
А	2.80	3.40	2.80	3.40	
A1	.25	_	.25	_	
A2	2.54	3.05	2.54	3.05	
С	.13	.20	.13	.20	
D	23.65	24.15	23.65	24.15	
D1	19.90	20.10	19.90	20.10	
D3	18.40) REF	18.85 REF		
E	17.65	18.15	17.65	18.15	
E1	13.90	14.10	13.90	14.10	
E3	12.00) REF	12.35	REF	
L	.65	.95	.65	.95	
ND/NE	16,	/24	20,	/30	
Р	.80	BSC	.65	BSC	
W	.30	.45	.25	.40	
ZD	3.	30	.575		
ZE	1.	00	.8	25	

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS, UNLESS OTHERWISE SPECIFIED.
- BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. D1 & E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .254 PER SIDE.
- 4. ND & NE REPRESENT NUMBERS OF LEADS IN D & E DIRECTIONS RESPECTIVELY.

PLASTIC LEADED CHIP CARRIERS

20-84 LEAD PLCC (SQUARE)





- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS
- 3. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
- FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.
- ND & NE REPRESENT NUMBER OF LEADS IN D & E DIRECTIONS RESPECTIVELY.
- 6. D1 & E1 SHOULD BE MEASURED FROM THE BOTTOM OF THE PKG.

DWG #	J20)-1	J28	3-1	J44	1-1	J52	2-1	J68	3-1	J84	1-1
# OF LDS	2	0	2	8	4	4	5	2	6	8	8	4
SYMBOL	MIN	MAX	MIN	MAX								
Α	.165	.180	.165	.180	.165	.180	.165	.180	.165	.180	.165	.180
A1	.095	.115	.095	.115	.095	.115	.095	.115	.095	.115	.095	.115
В	.026	.032	.026	.032	.026	.032	.026	.032	.026	.032	.026	.032
b1	.013	.021	.013	.021	.013	.021	.013	.021	.013	.021	.013	.021
С	.020	.040	.020	.040	.020	.040	.020	.040	.020	.040	.020	.040
C1	.008	.012	.008	.012	.008	.012	.008	.012	.008	.012	.008	.012
D	.385	.395	.485	.495	.685	.695	.785	.795	.985	.995	1.185	1.195
D1	.350	.356	.450	.456	.650	.656	.750	.756	.950	.956	1.150	1.156
D2/E2	.290	.330	.390	.430	.590	.630	.690	.730	.890	.930	1.090	1.130
D3/E3	.200	REF	.300	REF	.500	REF	.600	REF	.800	REF	1.000	REF
Е	.385	.395	.485	.495	.685	.695	.785	.795	.985	.995	1.185	1.195
E1	.350	.356	.450	.456	.650	.656	.750	.756	.950	.956	1.150	1.156
е	.050	BSC	.050	BSC								
ND/NE	5	5		7	1	1	1	3	1	7		21

PLASTIC LEADED CHIP CARRIERS (Continued)

18-32 LEAD PLCC (RECTANGULAR)





DWG #	J18	3-1	J32	2-1
# OF LDS	1	8	3	2
SYMBOL	MIN	MAX	MIN	MAX
А	.120	.140	.120	.140
A1	.075	.095	.075	.095
В	.026	.032	.026	.032
b1	.013	.021	.013	.021
C	.015	.040	.015	.040
C1	.008	.012	.008	.012
C2	_	_	.005	.015
D	.320	.335	.485	.495
D1	.289	.293	.449	.453
D2	.225	.265	.390	.430
D3	.150	REF	.300	REF
Е	.520	.535	.585	.595
E1	.489	.493	.549	.553
E2	.422	.465	.490	.530
E3	.200 REF		.400	REF
е	.050	BSC	.050	BSC
ND/NE	4	/ 5	7	/ 9

NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- BSC BASIC LEAD SPACING BETWEEN CENTERS.
- D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.
- 5. ND & NE REPRESENT NUMBERS OF LEADS IN D & E DIRECTIONS RESPECTIVELY.
- 6. D1 & E1 SHOULD BE MEASURED FROM THE BOTTOM OF THE PACKAGE.

4.3

27

GENERAL INFORMATION

TECHNOLOGY AND CAPABILITIES

QUALITY AND RELIABILITY

PACKAGE DIAGRAM OUTLINES

FIFO PRODUCTS

SPECIALITY MEMORY PRODUCTS

SUBSYSTEMS PRODUCTS

1

2

3

4

5

6

7

FIFO MEMORIES

Integration of IDT high-speed static RAM technology with internal support logic yields high-performance, high-density FIFO memories. A FIFO is used as a memory buffer between two asynchronous systems with simultaneous read/write access. The data rate between the two systems can be regulated by monitoring the status flags and throttling the read and write accesses. Since these FIFOs are built with an internal RAM pointer architecture, there is no fall-through time between a write to a memory location and a read from that memory location. System performance is significantly improved over the shift register-based architecture of previous FIFO designs which are handicapped with long fall-through times

IDT offers the widest selection of monolithic FIFOs, ranging from shallow 64 x 4 and 64 x 5 to the high-density 32K x 9. Shallow FIFOs regulate data flow in tightly coupled computational engines. High-density FIFOs store large blocks in networking, telecommunication and data storage systems. The IDT7200 FIFO family (256 x 9 through the 32K x 9. FIFOs) are all pin and function compatible, making density upgrades simple. All IDT FIFOs can be cascaded to greater word depths and expanded to greater word widths with no external support logic.

IDT's high-speed SyncFIFO™ is ideal for multiprocessor systems, workstations and high-end graphics. The innovative architecture of the SyncFIFO (internal I/O registers with separate clock and enable inputs), along with wider data bus, simplifies design and reduces interface logic.

The Parallel-Serial FIFOs incorporate a serial input or a serial output shifter for serial-to-parallel or parallel-to-serial bus interface. The Parallel-Serial FIFOs also offer six status flags for flexible data throttling.

New product offerings include:

- 1) a new family of deep, high speed, low cost per bit "Supersyncs" available in x9 (16K-32K) and x18 (8K-16K).
- a new line of x36-bit wide SyncFIFOs with added functionality including bidirectional data flow, parity generation/ check, mailbox capability, and dynamic bus matching.
- a new family of x1-bit SyncFIFOs for serial data buffering in telecom applications such as Token Ring Networks and Modems.
- a family of DualSync FIFOs which function as 2 independent FIFOs in space saving 64-pin TQFP (x9) and 121-pin BGA (x18) packages.

A variety of packages are available: standard plastic DIP and CERDIP, surface mount ceramic LCC, PLCC and SOIC, and high-reliability flatpack. Increasing board density is the overwhelming goal of IDT's package development efforts, as demonstrated by the introduction of the 300-mil ThinDIP, the 64-pin Thin Quad Flatpack (TQFP), the 121-pin Ball Grid Array (BGA) and our latest new package offering—the 64-pin Slim Thin Quad Flatpack (STQFP) which allows us to offer x18 SyncFIFOs and our SuperSyncs in a 144 square mil surface mount package...

FIFO modules, composed of four LCC devices mounted on a multi-layer co-fired ceramic substrate, increase densities to 32K x 18 which are pin-compatible with current monolithic versions.

IDT is committed to offering FIFOs of increasing density, speed and enhanced architectural innovations, such as Flexishift™ and the BiFIFO, for easier system interface.

TABLE OF CONTENTS

		PAGE
FIFO PRODU	UCTS	
IDT77201	155bps ATM SAR Controller for PCI-Based Networking Applications	5.1
IDT72261	CMOS SuperSync™ FIFO 16,384 x 9-bit	
IDT72271	CMOS SuperSync FIFO 32,768 x 9-bit	
IDT72255	CMOS SuperSync FIFO 8,192 x 18-bit	5.3
IDT72265	CMOS SuperSync FIFO 16,384 x 18-bit	
IDT72423	CMOS Single Bit SyncFIFO™ 64 x 1-bit	5.4
IDT72203	CMOS Single Bit SyncFIFO 256 x 1-bit	
IDT72213	CMOS Single Bit SyncFIFO 512 x 1-bit	5.4
IDT72420	CMOS SyncFIFO 64 x 8-bit	5.5
IDT72200	CMOS SyncFIFO 256 x 8-bit	5.5
IDT72210	CMOS SyncFIFO 512 x 8-bit	5.5
IDT72220	CMOS SyncFIFO 1,024 x 8-bit	
IDT72230	CMOS SyncFIFO 2,048 x 8-bit	
IDT72240	CMOS SyncFIFO 4,096 x 8-bit	5.5
IDT72421	CMOS SyncFIFO 64 x 9-bit	
IDT72201	CMOS SyncFiFO 256 x 9-bit	
IDT72211	CMOS SyncFIFO 512 x 9-bit	
IDT72221	CMOS SyncFIFO 1,024 x 9-bit	
IDT72231	CMOS SyncFIFO 2,048 x 9-bit	
IDT72241	CMOS SyncFIFO 4,096 x 9-bit	
IDT72801	Dual CMOS SyncFiFO 256 x 9 x 2	
IDT72811	Dual CMOS SyncFIFO 512 x 9 x 2	
IDT72821	Dual CMOS SyncFIFO 1,024 x 9 x 2	
IDT72831	Dual CMOS SyncFIFO 2,048 x 9 x 2	
IDT72841	Dual CMOS SyncFiFO 4,096 x 9 x 2	
IDT72205	CMOS SyncFIFO 256 x 18-bit	
IDT72215	CMOS SyncFIFO 512 x 18-bit	
IDT72225	CMOS SyncFIFO 1,024 x 18-bit	
IDT72235	CMOS SyncFIFO 2,048 x 18-bit	
IDT72245	CMOS SyncFIFO 4,096 x 18-bit	
IDT72805	CMOS Dual SyncFiFO 256 x 18 x 2	
IDT72815	CMOS Dual SyncFIFO 512 x 18 x 2	
IDT72825	CMOS Dual SyncFiFO 1,024 x 18 x 2	
IDT723611	BiCMOS SyncFIFO 64 x 36-bit	
IDT723613	CMOS SyncFIFO with Bus Matching and Byte Swapping 64 x 36-bit	
IDT723631	CMOS SyncFiFO 512 x 36-bit	
IDT723641	CMOS SyncFIFO 1,024 x 36-bit	
IDT723651	CMOS SyncFiFO 2,048 x 36-bit	
IDT72605	CMOS SyncBiFIFO™ 256 x 18 x 2	
IDT72615	CMOS SyncBiFIFO™ 512 x 18 x 2	
IDT723612	BiCMOS SyncFiFO 64 x 36 x 2	
IDT723614	CMOS SyncBiFIFO with Bus Matching and Byte Swapping 64 x 36 x 2	
IDT723622	CMOS SyncBiFIFO 256 x 36 x 2	
IDT723632	CMOS SyncBiFIFO 512 x 36 x 2	
IDT723642	CMOS SyncBiFIFO 1024 x 36 x 2	
IDT723042	CMOS Parallel FIFO 64 x 4-bit	
IDT72402	CMOS Parallel FIFO 64 x 5-bit	
IDT72402	CMOS Parallel FIFO 64 x 4-bit	
IDT72403	CMOS Parallel FIFO 64 x 5-bit	
IDT72404	CMOS Parallel FIFO 64 x 5-bit	
IDT7200	CMOS Asynchronous FIFO 256 x 9-bit	

1995 SPECIALIZE	D MEMORIES & MODULES DATA BOOK (CONTINUED)	PAGE
IDT7201	CMOS Asynchronous FIFO 512 x 9-bit	5.19
IDT7202	CMOS Asynchronous FIFO 1,024 x 9-bit	5.19
IDT7203	CMOS Asynchronous FIFO 2,048 x 9-bit	5.20
IDT7204	CMOS Asynchronous FIFO 4,096 x 9-bit	5.20
IDT7205	CMOS Asynchronous FIFO 8,192 x 9-bit	5.20
IDT7206	CMOS Asynchronous FIFO 16,384 x 9-bit	5.20
IDT7207	CMOS Asynchronous FIFO 32,768 x 9-bit	5.21
IDT72V01	3.3V CMOS Asynchronous FIFO 512 x 9-bit	5.22
IDT72V02	3.3V CMOS Asynchronous FIFO 1,024 x 9-bit	5.22
IDT72V03	3.3V CMOS Asynchronous FIFO 2,048 x 9-bit	5.22
IDT72V04	3.3V CMOS Asynchronous FIFO 4,096 x 9-bit	5.22
IDT72510	Bus-Matching BiDirectional FIFO 512 x 18-bit—1,024 x 9-bit	5.23
IDT72520	Bus-Matching BiDirectional FIFO 1,024 x 18-bit—2,048 x 9-bit	5.23
IDT72511	Parallel BiDirectional FIFO 512 x 18-bit	5.24
IDT72521	Parallel BiDirectional FIFO 1024 x 18-bit	5.24
IDT72021	CMOS Asynchronous FIFO with Retransmit 1,024 x 9-bit	5.25
IDT72031	CMOS Asynchronous FIFO with Retransmit 2,048 x 9-bit	5.25
IDT72041	CMOS Asynchronous FIFO with Retransmit 4,096 x 9-bit	5.25
IDT72103	CMOS Parallel-to-Serial FIFO 2,048 x 9-bit	5.26
IDT72104	CMOS Parallel-to-Serial FIFO 4,096 x 9-bit	5.26
IDT72105	CMOS Parallel-to-Serial FIFO 256 x 16-bit	5.27
IDT7115	CMOS Parallel-to-Serial FIFO 512 x 16-bit	5.27
IDT7125	CMOS Parallel-to-Serial FIFO 1,024 x 16-bit	5.27
IDT72131	CMOS Parallel-to-Serial FIFO 2,048 x 9-bit	5.28
IDT72141	CMOS Parallel-to-Serial FIFO 4,096 x 9-bit	5.28
IDT72132	CMOS Serial-to-Parallel FIFO 2,048 x 9-bit	5.29
IDT79149	CMOS Sorial-to-Parallol EIEO 4 006 y 0-bit	5 20

FIFO MODULES

Please refer to Subsystems Products listing for FIFO Modules.

155 Mbps ATM SAR CONTROLLER FOR PCI-BASED NETWORKING APPLICATIONS

ADVANCED INFORMATION IDT77201

KEY FEATURES

- Full-duplex Segmentation and Reassembly (SAR) at 155 Mbps "wire-speed" (310 Mbps aggregate speed).
- · Performs ATM layer protocol functions.
- Supports AAL5, AAL3/4, "AAL0" and "Raw Cell" formats.
- Supports Constant Bit Rate (CBR), Available Bit Rate (ABR), Variable Bit Rate (VBR) and Unassigned Bit Rate (UBR) service classes.
- Reassembles received CS-PDUs directly into host memory.
- Segments CS-PDUs ready for transmission directly from host memory.
- PCI bus master interface for efficient, low latency DMA transfers with host system.
- · Operates with ATM networks up to 155.52 Mbps.
- Up to 16 million open transmit connections.
- Up to 16K simultaneous receive connections.
- · Glue-less integration to host system's PCI bus.
- · UTOPIA Interface to PHY.
- Utility & Management Interface to PHY.
- · Standalone controller: embedded processor not required.
- Supports high-performance, lowest-cost ATM NIC solution.
- · Programming Manual available upon request.


DESCRIPTION

The IDT77201 NICStAR™ is a member of IDT's family of products for Asynchronous Transfer Mode (ATM) networks. The NICStAR performs both the ATM Adaption Layer (AAL) Segmentation and Reassembly (SAR) function and the ATM layer protocol functions.

A Network Interface Card (NIC) or internetworking product based on the NICStAR uses host memory, rather than local memory, to reassemble Convergence Sublayer Protocol Data Units (CS-PDUs) from ATM cell payloads received from the network. When transmitting, as CS-PDUs become ready, they are queued in host memory and segmented by the NICStAR into ATM cell payloads. From this, the NICStAR then creates complete 53-byte ATM cells which are sent through the network. The NICStAR's on-chip PCI bus master interface provides efficient, low latency DMA transfers with the host system, while it's UTOPIA interface provides direct connection to PHY components used in 25.6 Mbps to 155 Mbps ATM networks.

The IDT77201 is fabricated using state-of-the-art CMOS technology, providing the highest levels of integration, performance and reliability, with the low-power consumption characteristics of CMOS.

SYSTEM-LEVEL FUNCTIONAL BLOCK DIAGRAM




NICStAR is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.


MARCH 1995

2

PACKAGE PINOUT



PACKAGE DRAWING



PIN DEFINITIONS

Symbol	Name	I/O	# Pins	Description
AD[31-0]	Addess/Data	I/O	32	PCI Bus multiplexed address/data bus
C/BE[3-0]#	Command	1/0	4	PCI Bus Command
PAR	Parity	1/0	1	Even parity across AD31-0 and C/BE3-0
FRAME#	Cycle Frame	I/O	1	Cycle frame. Beginning and duration of an access.
TRDY#	Target Ready	I/O	1	Target ready
IRDY#	Init. Ready	I/O	1	Initiator ready
STOP#	Stop	1/0	1	Target requesting master to stop current transaction
DEVSEL#	Device Select	1/0	1	Target indicating address decode
IDSEL	Init. Device Select	1	1	Initialization device select
PERR#	Parity Error	I/O	1	Parity error on data
SERR#	System Error	0	1	System error
REQ#	Request	0	1	Bus request. SAR requests PCI bus using this signal
GNT#	Grant	1	1	PCI bus arbiter grants bus using this signal
INTA#	Interrupt Request	0	1	SAR uses this to drive one of the PCI bus INTx# signals
CLK	Clock	ı	1	PCI bus clock
RST#	Reset	ı	1 ;	PCI bus system reset
SR_I/O[31-0]	SRAM Data	I/O	32	Read/write data for external SRAM
SR_ADRS[16-0]	SRAM Address	0	17	SRAM word address
SR_WE#	SRAM Write	0	1	SRAM read/write control
SR_OE#	Output Enable	0	1	SRAM output enable control
SR_CS#	Chip Select	0	1	SRAM chip select control.
E_CS#	ROM Select	0	1	External ROM chip select.
TxData[7-0]	Transmit Data	0	8	UTOPIA Tx data bus
TxSOC	Tx Start of Cell	0	1	UTOPIA start of cell indicator
TxEnb#	Tx Enable	0	1	UTOPIA Tx enable signal
TxFull#	Tx Full	l	1	UTOPIA flow control from PHY indicating input buffer is full
TXClk	Tx Clock	0	1	UTOPIA Tx transfer/synchronization clock from ATM layer to PHY layer
TxParity	Tx Parity	0	1	Parity on Tx data bytes.
RxClk	Rx Clock	0	1	UTOPIA Rx transfer/synchronization clock from ATM layer to PHY layer
RxData[7-0]	Rx Data	Ī	8	Receive data bus from PHY
RxSOC	Rx Start of Cell	1	1	Start of Rx cell indicator
RxEnb#	Receive Enable	0	1	Receive enable signal from SAR
RxEmpty#	Rx Empty	1	1	Indicates that current cycle does not contain valid data on RxData
PHY_Int#	PHY Interrupt	Π	1	Interrupt input from PHY
PHY_RST#	PHY Reset	0	1	Output to PHY for reset.
PHY_Clk	PHY Clock	ı	1	Input from external 25 MHz crystal clock osciallator
UTL_AD[7-0]	Address/Data	9	8	Utility Bus multiplexed address and data
UTL_RD#	Read	0	1	Utility Bus read control signal
UTL_WR#	Write	0	1	Utility Bus write control signal
UTL_ALE	Address Latch	0	1	Utility Bus address latch enable signal to latch UTL_AD[7-0]
UTL_CS[1-0]#	Chip Select	0	2	Utility Bus chip select controls
EEDO	EEPROM Data Out	0	1	EEPROM serial write data
EEDI	EEPROM Data In	1	1	EEPROM serial read data
EECS	EEPROM Chip Select	0	1	EEPROM device select (selectable input polarity via SAR register)
SAR_CLK	SAR Clock	ı	1	SAR 66 MHz clock input
vcc	Power	1	18	Power
VSS	Ground	I	41	Ground

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply voltage	-0.3	6.5	٧
Vin	InputVoltage	VSS-0.3	VCC+0.3	٧
Vout	Output Voltage	Vss-0.3	VCC+0.3	V
Tstg	Storage Temperature	0	125	deg. C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply voltage	4.75	5.25	V
Vi	Input Voltage	0	VCC	V
Ta	Operating temperature	0	70	deg. C
titr	Input TTL rise time	-	2	ns
titf	Input TTL fall time	-	2	ns

CAPACITANCE

Symbol	Parameter	Condition	Min.	Max.	Typical	Unit
Cin	Input Capacitance	except PCI Bus	- 1	-	4	pF
Cout	Output Capacitance	all outputs	-	-	6	pF
Cbid	Bi-Direactional Capacitance	all bi-directional pins	-	-	10	pF
Cinpci	PCI Bus Input Capacitance	PCI Bus inputs	-	10	-	pF
Cclkpci	PCI Bus Clock Input	-	5	12	-	pF
Cidsel	PCI Bus ID Select Input	-	-	8	- 1	pF

DC OPERATING CONDIONS

Symbol	Parameter	Condition	Min.	Max.	Typical	Unit
Vil	Low-level TTL input voltage	-	-	0.8	-	V
Vih	High-level TTL input voltate	•	2		•	V
Vol	Low-level TTL Output voltage	except PCI Bus		0 4	-	٧
Vol	PCI Bus Low-level TTL output	PCI Bus voltage	-	0.55	-	٧
Voh	High-level TTL output voltage	-	2.4	-	-	٧
lol	Low-level TTL output current: SR_A16-0	VSS+0.4V	<u>.</u>	•	12	mA
loh	High-level TTL output current: SR_A16-0	Vdd-0.4V	-	-	-4	mA
lol	Low-level TTL output current: RxEnb#, RxClk, TxSOC, TxData 7-0, TxEnb#, TxParity, TxClk, WE#, OE#, CS#, SR_D31-0	VSS+0.4V		-	6	mA
loh	High-level TTL output current: RxEnb#, RxClk, TxSoc, TxData7-0, TxEnb#, TxPariety, TxClk, WE#, OE#, CS#, SR_D31-0	Vdd-0.4V	-	-	-2	mA
lol	Low-level TTL output current: UTL_AD7-0, UTL_RD#, UTL_WR#, UTL_ALE#, UTL_CS1/2#, EESCLK, EECS, EEDO, PHY_RST#	Vss+0.4V		-	3	mA
loh	High-level TTL output current: UTL_AD7-0, UTL_RD#, UTL_WR#, UTL_ALE#, UTL_CS1/2#, EESCLK, EECS, EEDO, PHY_RST#	Vss+0.4V	-	-	-1	mA
lil	Input leakage current	-	-1	1	•	uA
Ityp	Dynamic Supply Current	•	-	•	TBD	mA

PCI BUS

Symbol	Parameter	Min.	Max.	Units
tval	CLK to Output Signal Valid Delay: AD31-0, C/BE3-0, PAR, FRAME#, IRDY#, DEVSE;#. TRDU#. STOP#. PERR#. SERR#	-	11	ns
tval(ptp)	CLK to Output Signal Valid Delay: REQ#	-	12	ns
ton	Float to Signal Active Delay: AD31-0, C/BE3-0, PAR, FRAME#, IRDY#, DEVSEL#, TRDY#, STOP#, RERR#, SERR#	2	-	ns
toff	Signal Active to Float Delay: AD31-0, C/BE3-0, PAR, FRAME#, IRDY#, DEVSEL#, TRDY#, STOP#, RERR#, SERR#	-	28	ns
tsu	Input Setup Time to CLK: AD31-0, C/BE3-0, PAR, FRAME#, IRDY#, DEVSEL#, TRDY#, STOP#, RERR#, SERR#, GNT#, IDSEL#	7	-	ns
tsu(ptp)	Input Setup Time to CLK: GNT#	10	•	ns
th	Input Hold Time from CLK: AD31-0,C/BE3-0, PAR, FRAME#, IRDY#, DEVSEL#, TRDY#, STOP#, PERR#, SERR#, GNT#, IDSEL#	0	-	ns
trst-pwr	Reset Active Time After Power Stable	1	•	ms
trst-clk	Reset Active Time After CLK Stable	100	-	ns
trst-off	Reset Active to Output Float Delay:AD31-0, C/B3-0, PAR, FRAME#, IRDY#, DEVSEL#, TRDYU#, STOP#, PERR#, SERR#	-	40	ns

UTOPIA BUS

Symbol	Parameter	Min.	Max.	Units
tl	TxClk, RxClk Delay from PHY_CLK	-	15	ns
t2	TxData7-0, TxSOC, TAxEnb#, TxParity Output Valid from TxClk	-	20	ns
t3	TxFull#/TAxCLAV Setup Time to ExClk	10	•	ns
t4	TxFull#/TxCLAV Hold Time from TxClk	0	•	ns
t5	RxEnb# Output Valid from RxClk	-	20	ns
t6	RxData7-0, RxSOC Setup Time to RxClk	10	-	ns
t7	RxData7-0, RxSOC Hold Time from RxClk	0	-	ns
t8	RxEmpty# Setup Time to RxClk	10	-	ns
t9	RxEmpty# Hold Time from RxClk	0	•	ns

UTILITY BUS WRITE CYCLE

Symbol	Parameter	Min.	Max.	Units
twl	UTL_ALE Pulse Width	25	-	ns
tw2	UTL_CS1/2# Output Valid to UTL_ALE falling edge	25	-	ns
tw3	UTL_WR# Output Valid from UTL_ALE falling edge	•	80	ns
tw4	UTL_CS1/2# Pulse Width	275	-	ns
tw5	UTL_WR# Pulse Width	185	-	ns
tw6	UTL_ALE falling edge to UTL_CS1/2#2,UTL_WR# rising edge	245	-	ns
tw7	UTL_AD7-0 Address Setup Time to UTL_ALE falling edge	30	-	ns
tw8	UTL_AD7-0 Address Hold Time from UTL_ALE falling edge	10	-	ns
tw9	UTL_AD7-0 Data Setup Time to UTL_CS1/2#, UTL_WR# rising edge	185	-	ns
tw10	UTL_AD7-0 Data Hold Time from UTL_CS1/2#, UTL_WR# rising edge	10	-	ns

UTILITY BUS READ CYCLE

Symbol	Parameter	Min.	Max.	Units
trl	UTL_ALE Pulse Width	25		ns
tr2	UTL_CS1/2# Output Valid to UTL_ALE falling edge	25	-	ns
tr3	UTL_RD# Output Valid from UTL_ALE falling edge	-	80	ns
tr4	UTL_CS1/2# Pulse Width	275	-	ns
tr5	UTL_RD# Pulse Width	185	-	ns
tr6	UTL_ALE falling edge to UTL_CS1/2#, UTL_RD# rising edge	270	-	ns
tr7	UTL_AD7-0 Address Setup Time to UTL_ALE falling edge	30	-	ns
tr8	UTL_AD7-0 Address Hold Time from UTL_ALE falling edge	10	-	ns
tr9	UTL_AD7-0 Data Setup Time to UTL_CS1/2#, UTL_RD# rising edge	80	-	ns
tr10	UTL_AD7-0 Data Hold Time from UTL_CS1/2#, UTL_RD# rising edge	10	-	ns
		1	1	1

SRAM BUS WRITE CYCLE

Symbol	Parameter	Min.	Max.	Units
t1	SR_CS# falling edge to SR_WR# falling edge	0	•	ns
t2	SR_WE# rising edge to SR_CS# rising edge	0	-	ns
t3	SR_A16-0 Setup Time to SR_WE# falling edge	2	-	ns
t4	SR_A16-0 Hold Time from SR_CS# rising edge	0	-	ns
t5	SR_D31-0 Setup Time to SR_CS# rising edge	11	-	ns
t6	SR_D31-0 Setup Time to SR_WR# rising edge	11	-	ns
t7	SR_D31-0 Hold Time from SR_CS# rising edge	0	-	ns
t8	SR_D31-0 Hold Time from SR_WR# rising edge	0	-	ns

SRAM BUS READ CYCLE

Symbol	Parameter	Min.	Max.	Units
t1	SR_CS# falling edge to SR_OE# falling edge	0		ns
t2	SR_OE# rising edge to SR_CS# rising edge	0	-	ns
. t3	SR_D31-0 Setup Time to SR_)E# rising edge	15	-	ns
t4	SR_D31-0 Setup Time from SR_CS# rising edge	15	-	ns
t5	SR_D31-0 Hold Time to SR_OE# rising edge	10	-	ns
t6	SR_D31-0 Hold Time to SR_SC# rising edge	10	-	ns
t7	SR_CS#0 falling edge to SR_ADR16-0 Valide	0	-	ns
t8	SR_A16-0 to SR_D31-0 Valid	15	-	ns

EPROM

Symbol	Parameter	Min.	Max.	Units
t1	SR_D7-0 Hold Time fromROM_CS# rising edge	0	-	ns
t2	ROM_CS# falling edge to SR_A16-0 Valid	0	-	ns
t3	ROM_CS# rising edge to SR_A16-0 Delay	0	-	ns
t4	ROM_CS# Pulse Width	345	-	ns
t5	SR_A160 Change to SR_D7-0 Valid	-	70	ns
t6	SR_A16-0 to SR_A16-0 Change	75	-	ns

EEPROM

Symbol	Parameter	Min.	Max.	Units	Comments
t1	SAR_CLK to Output Signal Valid Delay: EECS, EED0, EECLK	100	-	ns	software controlled
t2	EEDI Input Setup Time to SAR_CLK	10	-	ns	software controlled
t3	EDDI Input Hold Time from SAR_CLK	0	-	ns	software controlled

5

NICSTAR OVERVIEW

A NIC or internetworking product based on the NICStAR includes:

- IDT77201 NICStAR
- 32K x 32 15 ns SRAM

(expandable to 128K x 32):

- Receive Small/Large Free Buffer Queues
- 315-cell Receive FIFO Buffer
- Receive Connection Table
- Transmit Buffer Descriptors
- Transmit Schedule Table
- Intermediate AAL5 CS-PDU CRC storage
- 32K x 8 100 ns (optional) PROM (expandable to 128Kx 8)
 - Host driver storage (loaded at boot time).
- EEPROM, serial I/O (optional)

Non-volatile configuration data storage.

- · Crystal Clock Oscillators
 - 66.67 MHz for NICStAR clock
 - 25.00 MHz for UTOPIA interface

Local SRAM

A small amount of external SRAM is used by the NICStAR for various key functions, as shown below. As the table at the right illustrates, the size of the local SRAM determines the maximum number of simultaneously open receive and transmit connections; 32K x 32 SRAM should be sufficient for most applications.

Rx Large Free Buffer Queue (up to 512 entries @ 2 words/entry)

Rx Small Free Buffer Queue (up to 512 entries @ 2 words/entry)

315-cell Rx FIFO Buffer (up to 315 52-byte cells)

ABR SCD0 ABR SCD1 ABR SCD2

(12 words/SCD with 2 TBDS/SCD)

Tx Schedule Table & CBR SCDs

(up to 2430 64Kbps CBR VCs @ 1 word/TST entry) (12 words/SCD with 2 TBDS/SCD)

(12 Wolds/SCD Will 2 TBDS/SCD)

Rx Connection Table (up to 16K VCs @ 4 words/entry)

Options for Max. # of Receive VC Connections:

	32K x 32	128K x 32
4K VCs	Yes	Yes
8K VCs	-	Yes
16K VCs	-	Yes

Max. # of Transmit VC Connections:

	32K x 32	128K x 32
CBR VCs*	647	2430*
ABR/VBR/UBR VCs	= Rx VCs	= Rx VCs

^{*}Specifies the # of simultaneously open Tx CBR VCs.
The theoretical maximum # is 2430 with 155.52 Mbps ATM.

PCI Interface

The NICStAR includes a PCI DMA master interface, which requires no glue logic to interface to the host system's PCI bus. This interface provides efficient, low latency transfers to and from the host memory. Further, the DMA master transfer method relieves the host system processor from most of the activities involved in ATM communication. The device driver only needs to write and maintain small descriptors in the host memory and to update pointers in local SRAM for the NICStAR. All ATM cell payload transfers, as well as all key descriptor transfers, are controlled by the NICStAR.

To achieve optimum performance, other devices and interface cards in the host system which have PCI bus master capability should have their Latency Timers set to values < 30 (representing the number of PCI clocks a bus master may use for transfer purposes). This should allow a NICStAR-based device to obtain access to the PCI bus in ~ 1 us, low enough that isochoronous data will not be affected in 155 Mbps ATM networks.

PHY Interface

5.01

For connecting to PHY components, the NICStAR provides a UTOPIA (<u>U</u>niversal <u>Test</u> and <u>O</u>perations <u>PHY</u> <u>I</u>nterface for <u>ATM</u>) interface. UTOPIA is a standard data path handshake protocol which eases PHY and other product integration and interchange.

SAR Function Implementation


The NICStAR implements the Segmentation and Reassembly (SAR) function as described in the ATM User-Network Interface Specification, Version 3.1, and other documents published by the "ATM Forum".

Host Driver Operation

The NICStAR operates under the control of a software device driver running on a host system. In receive, the device driver generates lists of host memory buffer addresses which constitute reassembled CS=PDUs in host memory buffers.

Once reassembly is complete, a list of addresses is provided to the application program(s) for conversion of the CS-PDU back to user data.

When transmitting, CS-PDUs are queued in host memory as they become ready. The device driver creates descriptors of the host memory buffer addresses which contain the PDU, and then writes these descriptors into a descriptor queue (located in host memory), for processing by the NICStAR. The device driver initiates the transmit process by incrementing a pointer to the descriptor queue (located in local SRAM).



IDT 77201 SAR Controller Receive Data Flow

3138 drw 03

NICStAR Receive Operation

The NICStAR may simultaneously receive AAL5, AAL3/4, OAM, "AAL0" and "Raw Cell" formats. This section provides a description of the overall receive operation, followed by an overview of how each AAL format is supported.

Following the above diagram by the numbers:


- 1. Before reassembly may begin, the device driver must provide the NICStAR with a supply of host memory locations (buffers) which may be used for reassembly of ATM cell payloads into CS-PDUs. The start address of each buffer allocated for reassembly, called Small Free Buffers and Large Free Buffers, must be programmed into the local SRAM's Small Free Buffer Queue and Large Free Buffer Queue, respectively. The size of both types is programmed at initialization; Small Free Buffers default to 64 bytes (carriage returns, message receipt acknowledgements, etc), while Large Free Buffers default to 2 Kbytes. The NICStAR accomodates up to 512 Small and 512 Large Free Buffers at any one time.
- 2. A 53-byte ATM cell received from the PHY is immediately written by the NICStAR into the local SRAM's

Receive Cell Queue (315 cell FIFO). The NICStAR writes the ATM cell header without the HEC byte, since the HEC byte was calculated and compared within the PHY prior to being received by the NICStAR.

- 3. The ATM cell header is read by the NICStAR.
- The NICStAR uses the VPI/VCI field of the ATM cell header to index into the Receive Connection Table, which contains the following information:
- VPI/VCI (unique for each virtual connection)
- Buffer Handle (virtual start address of a free buffer)
- Partial CRC value (for AAL5 PDU)
- Reassembly Address (from Free Buffer Queues)
- Status (AAL format, etc.)
- 5. Assuming this is the first ATM cell received for this CS-PDU, the first free buffer address in the Small Free Buffer Queue is copied into the Receive Connection Table entry for the specified virtual channel (VC). As additional cells are received for this CS-PDU, cell payloads are deposited into host memory at remaining addresses pointed to by this Small Free Buffer. Once the Small Free Buffer memory area is exhausted, subsequent free buffers (as

needed) are copied from the Large Free Buffer Queue to finish reassembly of the PDU. The first ATM cell payload of a new CS-PDU is always stored into a memory location addressed by a Small Free Buffer.

- The NICStAR writes the start address for the Small Free Buffer to it's Bus Interface Unit (BIU).
- The NICStAR writes the 12 word ATM cell payload to it's BIU.
- 8. The NICStAR performs a PCI DMA-master transfer of the 48-byte ATM cell payload to the specified Small Free Buffer in host memory. After completely filling any Small or Large Free Buffer in host memory, the NICStAR writes the start address of the buffer to the Receive Status Queue, located in host memory. As additional Large Free Buffers are filled with ATM cell payloads, the NICStAR writes the start addresses of the Large Free Buffers to the Receive Status Queue for the specified VC. After the NICStAR detects an end of PDU, it may (optionally) generate an interrupt, informing the host system to service the Receive Status Queue.




9. After an "end of PDU" is detected, the device driver reads the Receive Status Queue, generates a list of host memory buffer addresses which constitute the received CS-PDU and then provides the list of addresses to the application program(s) for converting back to user data.

ATM Adaptation Layer (AAL) Support

As a VC connection is being established, the NICStAR assigns it a specific AAL format identifier, which is maintained in the local SRAM's Receive Connection Table. The following are descriptions of how each AAL format is supported:

AAL5

AAL5 cells are reassembled by the NICStAR and stored directly to the appropriate host memory buffers. As each



AAL5 cell contains a 48 byte payload (with the possible exception of the last cell), the cell payload is mapped directly into 12 32-bit words and transferred as shown below.

The above diagram illustrates a Small Free Buffer for storing the first ATM cell payload, followed by successive Large Free Buffers. The NICStAR accumulates a CRC-32 value for all AAL5 cells from a VC, and stores the running total in the Receive Connection Table. When the last AAL5 cell is received from a specific VC, the NICStAR compares it's final calculated CRC-32 value to the CRC-32 value contained within the last AAL5 cell's payload.

AAL3/4

As the first byte (header) and the last two bytes (trailer) of an AAL3/4 payload contain overhead information, AAL3/4 cells receive special processing.

As illustrated in drawing 5, the NICStAR shifts the header to payload byte positions 47 and 48, and leaves the AAL3/4 trailer in it's original location (payload bytes 45 and 46). In addition, payload data is all shifted to an even word boundary. Transferring the cell payload in this format to the host system supports subsequent data processing efficiency. On receiving the cell payload, the device driver merely decodes the AAL3/4 header and trailer, followed by a simple word-aligned reassembly into a complete CS-PDU. The NICStAR calculates a payload CRC-10 value and stores it in the trailer. If the NICStAR detects a CRC error, it will set an error bit in the Receive Status Queue for the host memory buffers associated with this CS-PDU.

OAM Cells

Operations and Management (OAM) cells are identified by several reserved (ATM Forum specification) VPI/VCI addresses, as well as several of the possible states contained in the Payload Type Identifier (PTI) field of the cell header. Since the header of OAM cells contains useful information, the entire cell is transferred to host memory; specifically stored in the Raw Cell Queue (see Raw Cell below). There are three possible OAM cell states:

1. Currently established VPI/VCI connections which may be passing application data; these connections may also pass OAM cells (ie, without application data) by setting certain PTI bits in the cell header. OAM cells of this type are detected by the NICStAR and transferred to the Raw Cell Queue in host memory. The NICStAR may optionally generate an interrupt upon completion of the transfer.

• "AALO"


"AAL0" cells are ATM cells which conform to the 5 byte header, 48 byte payload structure of "general" ATM cells, but which do not fit within the requirements of other AAL formats. These "AAL0" cells are treated identical to AAL5 format cells, but without CRC processing and checking.

Using "AAL0", the NICSTAR provides a means to support future AAL definitions. The device driver, on receipt of an AAL0 CS-PDU could perform additional payload (or PDU) processing as required by the newly defined AAL.

• "Raw Cells"

"Raw Cells" are defined as follows:


1. Identified as "Raw Cell" in the Receive Connection Table, by a particular VC.



- 'Special' VPI/VCI connections which may be assigned for OAM cell communication. These are assembled according to their AAL format (created on establishment of connection). Operation continues as 'normal'; the device driver is interrupted as each CS-PDU is reassembled.
- 3. 'Unidentified' VPI/VCI combinations are those ATM cells which are received, but which do not have a corresponding entry in the Receive Connection Table. These cells are passed on to the "Raw Cell Queue" (described in the AALO section below) for identification processing.
- 2. Unknown VPI/VCI (entry not found in Receive Connection Table). This is selectable via the host driver: "Unknown" traffic may either be discarded, or placed in a Raw Cell Queue.
 - 3. OAM cells (defined either by specific VC or PTI bits).

The diagram below illustrates the path flow of an incoming "Raw Cell" arriving via the UTOPIA interface, and its deposition into a Raw Cell Queue.

Note that Raw Cells are transferred in their entirety (payload and header) to the Raw Cell Buffer Queue for processing within the host.NICStAR Transmit Operation.



As CS-PDUs are available, the NICStAR continuously segments and transmit ATM cells at the full 155 Mbps "wire speed". It simultaneously accommodates Constant Bit Rate (CBR), Unassigned Bit Rate (UBR), Available Bit Rate (ABR), and Variable Bit Rate (VBR) traffic types. Depending on the amount of external SRAM, the NICStAR supports up to 16K open CBR connections; independent of the size of the SRAM, it always supports the maximum of 16,000,000 VC connections (the full 24 bit VPI/VCI address space).

This section describes the overall transmission portion of the NICStAR. Following sections describe the Transmit Buffer Descriptors (TBDs) and the Transmit Cell Schedule Table (TCST), which manages the overall channel bandwidth and provides CBR connections with "guaranteed" bandwidth allocation.

Following the above diagram by the numbers:

- As a CS-PDU becomes available for transmit, the device driver creates Transmit Buffer Descriptors (TBDs) for the sequence of buffers in host memory which constitute the CS-PDU, and then writes the TBDs into a TBD queue, located in host memory.
- 2. The device driver then causes the NICStAR to copy the first one or two TBDs to local SRAM.
- 3. The NICStAR reads the first TBD. The ATM cell header, also part of this buffer descriptor, is loaded into

- the output FIFO. During this process, a HEC byte place holder (00h) is added as the fifth byte of the header.
- 4. The PCI bus is arbitrated using the address and length taken from the TBD.
- The ATM cell payload is transferred from host memory to the output FIFO via DMA. On completion, the 53-byte ATM cell is transferred out of the NICStAR via the UTOPIA interface.
- Status information is returned to the host system to communicate transmission state, error conditions, etc.

Transmit Buffer Descriptors

A Transmit Buffer Descriptor (TBD) is a four word descriptor which contains information such as the base address of a buffer in host memory, the number of words in the buffer, the AAL format of the information in the buffer (used when segmenting the buffer into ATM cells) and the ATM cell header (all TBDs in the same queue have identical cell headers; that of the first ATM cell of the CS-PDU).

The device driver writes the TBDs into a TBD Queue in host memory, and then increments a pointer to the queue in local SRAM, which causes the NICStAR to copy the first one or two TBDs to local SRAM. The NICStAR then reads the TBD and begins it's transmits process. The information contained in a

SRAM

TBD is dependent upon which traffic type is stored in the corresponding Tx buffer:

CBR Traffic:

- Control Information (e.g. interrupt at end, etc)
- Cell Header
- · Buffer Size, Base FIFO Address

UBR/ABR/VBR Traffic:

- · Timer mantissa and exponent
- Interrupt at EOB
- · Buffer Address, Size
- Status
- · Segment Length
- · Cell Header

The NICStAR maintains 3 types of transmit descriptor caches (queues):

1. CBR


This cache holds two entries from each open CBR connection. This ensures that an entry is always immediately available for each connection, under schedule control of the NICStAR's Transmit Cell Schedule Table.

2. OAM

This cache is reserved for OAM cells which are considered higher priority than UBR/VBR traffic, but are to be sent only during time slots not reserved for CBR connections.

3. UBR/ABR/VBR

This cache consists of two sections a "high speed" cache and "low speed" cache. This separation provides a 'passing



lane' for higher-speed/higher-priority traffic. Descriptors in the "Low Speed" queue are serviced only after the "High Speed" queue is empty, ensuring that higher-speed traffic is shipped at the highest data rate possible without exceeding its negotiated bandwidth. The facility operates under software control such that it can be tailored for specific applications and/or current operating conditions.


Transmit Schedule Table (TST)

Tx Cell Schedule

Table TCST


The Transmit Schedule Table is used to guarantee CBR transmission at fixed data rates and specific timing intervals within the system bandwidth. The TST is a circular table, in local SRAM, which the NICStAR continually scans to allocate bandwidth and control which connection is serviced. The number of entries in the table is equivalent to the line speed divided by the desired bandwidth resolution.

As an example, a 155Mb/s line would support 2430 64Kb/CBR conneactions. Since the TST is scanned many times each second, any CBR channel may be allocated bandwidth in multiples of 64Kb/s. Each 64Kb/s entry 'contains' one linespeed cell time, which at 155Mb/s equals 2.7.µs. It contains



5.01 15

TCST Entry Control Flow Chart



3138 drw 10

It contains three entry types:

- 1. CBR
- 2. OAM
- 3. ABR
- 4. VBR

CBR entries are VC-specific: it tells the SAR exactly which connection is to be serviced at that time. All other entry types designate available opportunities to transmit these data types.

Each TCST entry is either CBR, OAM, or ABR/VBR. If the entry is not defined, or cells are not available for transmission, a null cell is generated and transmitted. This feature is provided to assist users in integrating the 77201 SAR with PHY transceivers which may not have automatic null cell generation.

Each ABR/VBR entry has associated with it, a timer value which is used to throttle its transmission speed based upon the bandwidth allocated to it when the connection was established. Thus, if the TCST is servicing an ABR/VBR entry, the entry can point to one of two possible states:

- A new buffer descriptor. In this case, the 'timer' is set to zero, since this connection has not been serviced yet. Once a cell has been transmitted, the timer is set for countdown.
- 2. A buffer descriptor whose transmission is 'in progress'. Data remains in the buffer. If the bandwidth-timer has timed out, a cell from this buffer is transmitted. Otherwise, flow control is transferred to check the "Low Speed" timer (Timer #2), which operates in the same way for entries in the "Low Speed" buffer descriptor cache.




Figure 1. The NICStAR as a PCI master (illustrates a 4-word write by the NICStAR to host memory)




Figure 2. The NICStAR as a PCI target (illustrates a 4-word write operation by the host device driver to the NICStAR)




Figure 3. UTOPIA Bus Timing




Figure 4. Utility Bus Write Cycle




Figure 5. Utility Bus Read Cycle




Figure 6. SRAM Bus Write Cycle Timing




Figure 7. SRAM Bus Read Cycle Timing




Figure 8. EPROM Timing





Figure 9. EEPROM Timing

ORDERING INFORMATION



ADVANCE INFORMATION DATASHEET: DEFINITION

"Advance Information" datasheets contain initial descriptions, subject to change, for products that are in development, including features and block diagrams.

Datasheet Document History

8/11/94: Initial Public Release

9/28/94: Pinout and Pin Definitions updated.

12/8/94: Pinout revised to final.

12/21/94: Pin 133 changed from EECS* to EECS with input polarity selectable via command register.



CMOS SUPERSYNC FIFO™ 16,384 x 9, 32,768 x 9

PRELIMINARY IDT72261 IDT72271

FEATURES:

- 16,384 x 9-bit storage capacity (IDT72261)
- 32.768 x 9-bit storage capacity (IDT72271)
- 10ns read/write cycle time (8ns access time)
- · Retransmit Capability
- Auto power down reduces power consumption
- Master Reset clears entire FIFO, Partial Reset clears data, but retains programmable settings
- Empty, Full and Half-full flags signal FIFO status
- Programmable Almost Empty and Almost Full flags, each flag can default to one of two preselected offsets
- Program partial flags by either serial or parallel means
- Select IDT Standard timing (using EF and FF flags) or First Word Fall Through timing (using OR and IR flags)
- · Easily expandable in depth and width
- Independent read and write clocks (permit simultaneous reading and writing with one clock signal
- Available in the 64-pin Thin Quad Flat Pack (TQFP), 64-pin Slim Thin Quad Flat Pack (STQFP) and the 68-pin Pin Grid Array (PGA)
- · Output enable puts data outputs into high impedance
- High-performance submicron CMOS technology

DESCRIPTION:


The IDT72261/72271 are monolithic, CMOS, high capac-

ity, high speed, low power first-in, first-out (FIFO) memories with clocked read and write controls. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, local area networks (LANs), and interprocessor communication.

Both FIFOs have a 9-bit input port (Dn) and a 9-bit output port (Qn). The input port is controlled by a free-running clock (WCLK) and a data input enable pin ($\overline{\text{WEN}}$). Data is written into the synchronous FIFO on every clock when $\overline{\text{WEN}}$ is asserted. The output port is controlled by another clock pin (RCLK) and enable pin ($\overline{\text{REN}}$). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronously for dual clock operation. An output enable pin ($\overline{\text{OE}}$) is provided on the read port for three-state control of the outputs.

The IDT72261/72271 have two modes of operation: In the IDT Standard Mode, the first word written to the FIFO is deposited into the memory array. A read operation is required to access that word. In the First Word Fall Through Mode (FWFT), the first word written to an empty FIFO appears automatically on the outputs, no read operation required. The state of the FWFT/SI pin during Master Reset determines the mode in use.

The IDT72261/72271 FIFOs have five flag functions, EF/



MILITARY AND COMMERCIAL TEMPERATURE RANGES

MAY 1995

OR (Empty Flag or Output Ready), FF/IR (Full Flag or Input Ready), and HF (Half-full Flag). The EF and FF functions are selected in the IDT Standard Mode.

The IR and OR functions are selected in the First Word Fall Through Mode. IR indicates that the FIFO has free space to receive data. OR indicates that data contained in the FIFO is available for reading.

HF is a flag whose threshold is fixed at the half-way point in memory. This flag can always be used irrespective of mode.

PAE, PAF can be programmed independently to any point in memory. They, also, can be used irrespective of mode. Programmable offsets determine the flag threshold and can be loaded by two methods: parallel or serial. Two default offset settings are also provided, such that PAE can be set at 127 or 1023 locations from the empty boundary and the PAF threshold can be set at 127 or 1023 locations from the full boundary. All these choices are made with LD during Master Reset.


In the serial method, SEN together with LD are used to load

the offset registers via the Serial Input (SI). In the parallel method, WEN together with LD can be used to load the offset registers via Dn. REN together with LD can be used to read the offsets in parallel from Qn regardless of whether serial or parallel offset loading is selected.

During Master Reset (MRS), the read and write pointers are set to the first location of the FIFO. The FWFT line selects IDT Standard Mode or FWFT Mode. The LD pin selects one of two partial flag default settings (127 or 1023) and, also, serial or parallel programming. The flags are updated accordingly.

The Partial Reset (PRS) also sets the read and write pointers to the first location of the memory. However, the mode setting, programming method, and partial flag offsets are not altered. The flags are updated accordingly. PRS is useful for resetting a device in mid-operation, when reprogramming offset registers may not be convenient.

The Retransmit function allows the read pointer to be reset to the first location in the RAM array. It is synchronized to RCLK when RT is LOW. This feature is convenient for



2. This pin may either be tied to ground or left open.

TQFP STQFP **TOP VIEW**

5

sending the same data more than once.

If, at any time, the FIFO is not actively performing a function, the chip will automatically power down. This occurs if neither a read nor a write occurs within 10 cycles of the faster clock, RCLK or WCLK. During the Power Down state, supply current consumption (Icc2) is at a minimum. Initiating any operation (by activating control inputs) will immediately take the device out of the Power Down state.

The IDT72261/72271 are depth expandable. The addition

of external components is unnecessary. The $\overline{\text{IR}}$ and $\overline{\text{OR}}$ functions, together with $\overline{\text{REN}}$ and $\overline{\text{WEN}}$, are used to extend the total FIFO memory capacity.

The FS line ensures optimal data flow through the FIFO. It is tied to GND if the RCLK frequency is higher than the WCLK frequency or to Vcc if the RCLK frequency is lower than the WCLK frequency

The IDT72261/72271 is fabricated using IDT's high speed submicron CMOS technology.

PIN CONFIGURATIONS (CONT.)

										_	
11		DNC	Q5	Vcc	Q2	Q ₁	GND	D1	Dз	D5	
10	Q ₆	GND	Q4	Qз	GND	Qo	Do	D2	D4	D6	D7
09	Q8	Q ₇								GND ⁽²⁾	D8
08	DNC	DNC								GND ⁽²⁾	GND ⁽²⁾
07	DNC	GND								GND ⁽²⁾	GND ⁽²⁾
06	DNC	DNC				G68-	1			GND ⁽²⁾	GND ⁽²⁾
05	DNC	Vcc								GND ⁽²⁾	GND ⁽²⁾
04	GND	DNC		Pin	1 De	signat	or			Vcc	Vcc
03	DNC	DNC	. ×							SEN	FS
02	DNC	Œ	REN	GND	PAE	HF	팀	DNC	ĹD	WCLK	WEN
01		RT	RCLK	緜	Vcc	PAF	GND	FWFT/ SI	MRS	PRS	
	Α	В	С	D	Е	F	G	Н	J	κ	L

PGA TOP VIEW

- 1. DNC = Do not connect.
- 2. This pin may either be tied to ground or left open.

PIN DESCRIPTION

Symbol	Name	1/0	Description
D0-D8	Data Inputs	1	Data inputs for a 9-bit bus.
MRS	Master Reset	_	MRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Master Reset, the FIFO is configured for either FWFT or IDT Standard Mode, one of two programmable flag default settings, and serial or parallel programming of the offset settings.
PRS	Partial Reset	1	PRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Partial Reset,the existing mode (IDT or FWFT), programming method (serial or parallel), and programmable flag settings are all retained.
RĪ	Retransmit		Allows data to be resent starting with the first location of FIFO memory.
FWFT/SI	First Word Fall Through/Serial In	-	During Master Reset, selects First Word Fall Through or IDT Standard mode. After Master Reset, this pin functions as a serial input for loading offset registers
WCLK	Write Clock	1	When enabled by WEN, the rising edge of WCLK writes data into the FIFO and offsets into the programmable registers.
WEN	Write Enable	1	WEN enables WCLK for writing data into the FIFO memory and offset registers.
RCLK	Read Clock	1	When enabled by REN, the rising edge of RCLK reads data from the FIFO memory and offsets from the programmable registers.
REN	Read Enable	1	REN enables RCLK for reading data from the FIFO memory and offset registers.
ŌĒ	Output Enable	1	OE controls the output impedance of Qn
SEN	Serial Enable		SEN enables serial loading of programmable flag offsets
LD	Load	Ι	During Master Reset, LD selects one of two partial flag default offsets (127 and 1023) and determines programming method, serial or parallel. After Master Reset, this pin enables writing to and reading from the offset registers.
FS	Frequency Select	1	The FS setting optimizes data flow through the FIFO.
FF/IR	Full Flag/ Input Ready	0	In the IDT Standard Mode, the FF function is selected. FF indicates whether or not the FIFO memory is full. In the FWFT mode, the IR function is selected. IR indicates whether or not there is space available for writing to the FIFO memory.
EF/OR	Empty Flag/ Output Ready	0	In the IDT Standard Mode, the EF function is selected. EF indicates whether or not the FIFO memory is empty. In FWFT mode, the OR function is selected. OR indicates whether or not there is valid data available at the outputs.
PAF	Programmable Almost Full Flag	0	PAF goes HIGH if the number of free locations in the FIFO memory is more than offset m which is store in Almost Full which is stored in the Full Offset register. PAF goes LOW if the number of free locations in the FIFO memory is less than m.
PAE	Programmable Almost Empty Flag	0	PAE goes LOW if the number of words in the FIFO memory is less than offset n which is stored in the Empty Offset register. PAE goes HIGH if the number of words in the FIFO memory is greater than offset n.
HF	Half-full Flag	0	HF indicates whether the FIFO memory is more or less than half-full.
Q0-Q8	Data Outputs	0	Data outputs for a 9-bit bus.
V cc	Power		+5 volt power supply pins.
GND	Ground		Ground pins.

5

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Millitary	Unit
VTERM	Terminal Voltage with respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +155	°C
lout	DC Output Current	50	50	mA

NOTE:

3097 tbl 02

Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maimum rating conditions for extended periods may affect reliabilty.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcсм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0	-	_	٧
ViH	Input High Voltage Military	2.2		_	٧
VIL ⁽¹⁾	Input Low Voltage Commercial & Military	_		0.8	٧

NOTE:

3097 tbl 03

1. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		C	DT72261L DT72271I ommerci: 10, 12,15	tcL				
Symbol Parameter		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI ⁽¹⁾	Input Leakage Current (any input)	-1	_	1	-10	_	10	μА
lLO ⁽²⁾	Output Leakage Current	-10		10	-10		10	μА
Vон	Output Logic "1" Voltage, IOH = -2 mA	2.4	_		2.4		-	٧
Vol	Output Logic "0" Voltage, IOL = 8 mA	T -		0.4	_		0.4	٧
ICC1 ⁽³⁾	Active Power Supply Current			150	_		200	mA
ICC2 ^(3,4)	Power Down Current (All inputs = VCC - 0.2V or GND + 0.2V, RCLK and WCLK are free-running)	_	_	15			25	mA

NOTES:

- 1. Measurements with $0.4 \le V_{IN} \le V_{CC}$.
- 2. OE = ViH
- 3. Tested at f = 20 MHz with outputs unloaded.
- 4. No data written or read for more than 10 cycles

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin ⁽²⁾	Input Capacitance	VIN = 0V	10	pF
Cout ^(1,2)	Output Capacitance	VOUT = 0V	10	pF

3097 tbl 05

NOTES:

- 1. With output deselected, (OE=HIGH).
- 2. Characterized values, not currently tested.

AC ELECTRICAL CHARACTERISTICS(1)

(Commercial: $Vcc = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

			Comi 51L10 71L10		51L12 '1L12	Com'l 7226		Comm 7226 7227		7226	tary 1L25 1L25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Cycle Frequency		100	_	83.3		66.7	_	50	_	40	MHz
tA	Data Access Time	2	8	2	9	2	10	2	12	3	15	ns
tclk	Clock Cycle Time	10		12		15		20		25	_	ns
tclkh	Clock High Time	4.5	_	5	_	6	_	8		10		ns
tclkl	Clock Low Time	4.5(2)	_	5(2)		6(2)	_	8		10	_	ns
tos	Data Set-up Time	3.5	_	3.5		4	_	5	_	6	_	ns
ton	Data Hold Time	0	_	0	_	1		1		1		ns
tens	Enable Set-up Time	3.5		3.5	-	4		5		6	-	ns
tenh	Enable Hold Time	0	_	0		1	_	1		1	_	ns
tlds	Load Set-up Time	3.5		3.5		4		5_		6		ns
tldh	Load Hold Time	6.5	_	8.5		10	_	10	_	10	_	ns
trs	Reset Pulse Width(3)	10	_	12	_	15		20	-	25	_	ns
trss	Reset Set-up Time	10		12	_	15		20	_	25		ns
trsr	Reset Recovery Time	10		12	_	15	_	20	_	25	_	ns
trsf	Reset to Flag and Output Time		10	_	12		15	_	20	_	25	ns
trwft	Mode Select Time	0		0		0		0		0		ns
trts	Retransmit Set-Up Time	3.5		3.5		4		5		6		ns
toLZ	Output Enable to Output in Low Z(4)	0	-	0	_	0	-	0	_	0	_	ns
toE	Output Enable to Output Valid	3	7	3	7.5	3	8	3	10	3	13	ns
tonz	Output Enable to Output in High Z ⁽⁴⁾	3	7	3	7.5	3	8	3	10	3	13	ns
twff	Write Clock to FF or IR		8	_	9		10		12		15	ns
tref	Read Clock to EF or OR		8		9		10		12	_	15	ns
t PAF	Write Clock to PAF		8		9	_	10		12	_	15	ns
tPAE	Read Clock to PAE		8		9		10		12	_	15	ns
the	Clock to HF		16_		18		20		22		25	ns
tskew1	Skew time between RCLK and WCLK for FF and IR	8	_	10	_	12	_	15	_	20	-	ns
tskew2	Skew time between RCLK and WCLK for PAE and PAF	15	_	18	_	21	_	25	_	35	_	ns

NOTES:

- All AC timings apply to both Standard IDT Mode and First Word Fall Through Mode.
- For the RCLK line: tclkl (min.) = 7 ns only when reading the offsets from the programmable flag registers; otherwise, use the table value. For the WCLK line, use the tclkl (min.) value given in the table.
- 3. Pulse widths less than minimum values are not allowed.
- 4. Values guaranteed by design, not currently tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1




Figure 1. Output Load
* Includes jig and scope capacitances.

SIGNAL DESCRIPTIONS:

INPUTS:

DATA IN (Do - D8)

Data inputs for 9-bit wide data.

CONTROLS:

MASTER RESET (MRS)

A Master Reset is accomplished whenever the Master Reset (MRS) input is taken to a LOW state. This operation sets the internal read and write pointers to the first location of the RAM array. PAE will go LOW, PAF will go HIGH, and HF will go HIGH.

If FWFT is LOW during Master Reset then the IDT Standard Mode, along with $\overline{\text{EF}}$ and $\overline{\text{FF}}$ are selected. $\overline{\text{EF}}$ will go LOW and $\overline{\text{FF}}$ will go HIGH. If FWFT is HIGH, then the First Word Fall through Mode (FWFT), along with $\overline{\text{IR}}$ and $\overline{\text{OR}}$, are selected. $\overline{\text{OR}}$ will go HIGH and $\overline{\text{IR}}$ will go LOW.

If $\overline{\text{LD}}$ is LOW during Master Reset, then $\overline{\text{PAE}}$ is assigned a threshold 127 words from the empty boundary and $\overline{\text{PAF}}$ is assigned a threshold 127 words from the full boundary; 127 words corresponds to an offset value of 07FH. Following Master Reset, parallel loading of the offsets is permitted, but not serial loading.

If $\overline{\text{LD}}$ is HIGH during Master Reset, then $\overline{\text{PAE}}$ is assigned a threshold 1023 words from the empty boundary and $\overline{\text{PAF}}$ is assigned a threshold 1023 words from the full boundary; 1023 words corresponds to an offset value of 3FFH. Following Master Reset, serial loading of the offsets is permitted, but not parallel loading.

Regardless of whether serial or parallel offset loading has been selected, parallel reading of the registers is always permitted. (See section describing the $\overline{\text{LD}}$ line for further details).

During a Master Reset, the output register is initialized to all zeroes. A Master Reset is required after power up, before a write operation can take place. MRS is asynchronous.

PARTIAL RESET (PRS)

A Partial Reset is accomplished whenever the Partial Reset (\overline{PRS}) input is taken to a LOW state. As in the case of the Master Reset, the internal read and write pointers are set to the first location of the RAM array, \overline{PAE} goes LOW, \overline{PAF} goes HIGH, and \overline{HF} goes HIGH.

Whichever mode is active at the time of partial reset, IDT Standard Mode or First Word Fall-through, that mode will remain selected. If the IDT Standard Mode is active, then FF will go HIGH and EF will go LOW. If the First word Fall-through Mode is active, then OR will go HIGH, and IR will go LOW.

Following Partial Reset, all values held in the offset registers remain unchanged. The programming method (parallel or serial) currently active at the time of Partial Reset is also retained. The output register is initialized to all zeroes. PRS is asynchronous.

A Partial Reset is useful for resetting the device during the course of operation, when reprogramming flag settings may not be convenient.

RETRANSMIT (RT)

The Retransmit operation allows data that has already been read to be accessed again. There are two stages: first, a setup procedure that resets the read pointer to the first location of memory, then the actual retransmit, which consists of reading out the memory contents, starting at the beginning of memory.

Retransmit Setup is initiated by holding $\overline{\text{RT}}$ LOW during a rising RCLK edge. $\overline{\text{REN}}$ and $\overline{\text{WEN}}$ must be HIGH before bringing $\overline{\text{RT}}$ LOW. At least one word, but no more than Full-2 words should have been written into the FIFO between Reset (Master or Partial) and the time of Retransmit Setup (Full = 16,384 words for the 72261, 32,768 words for the 72271).

If IDT Standard mode is selected, the FIFO will mark the beginning of the Retransmit Setup by setting EF LOW. The change in level will only be noticeable if EF was HIGH before setup. During this period, the internal read pointer is initialized to the first location of the RAM array.

When EF goes HIGH, Retransmit Setup is complete and read operations may begin starting with the first location in memory. Since IDT Standard Mode is selected, every word read including the first word following Retransmit Setup requires a LOW on REN to enable the rising edge of RCLK. Writing operations can begin after one of two conditions have been met: EF is HIGH or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the RT pulse.

The deassertion time of EF during Retransmit Setup is variable. The parameter tRTF1, which is measured from the rising RCLK edge enabled by RT to the rising edge of EF is described by the following equation:

trtf1 max. = 14*Tf + 3*Trclk (in ns)

where Tr is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period.

Regarding FF: Note that since no more than Full - 2 writes are allowed between a Reset and a Retransmit Setup, FF will remain HIGH throughout the setup procedure.

For IDT Standard mode, updating the PAE, HF, and PAF flags begins with the "first" REN-enabled rising RCLK edge following the end of Retransmit Setup (the point at which EF goes HIGH). This same RCLK rising edge is used to access the "first" memory location. HF is updated on the first RCLK rising edge. PAE is updated after two more rising RCLK edges. PAF is updated after the "first" rising RCLK edge, followed by the next two rising WCLK edges. (If the tskew2 specification is not met, add one more WCLK cycle.)

If FWFT mode is selected, the FIFO will mark the beginning of the Retransmit Setup by setting \overline{OR} HIGH. The change in level will only be noticeable if \overline{OR} was LOW before setup. During this period, the internal read pointer is set to the first location of the RAM array.

When \overline{OR} goes LOW, Retransmit Setup is complete; at the same time, the contents of the first location are automatically displayed on the outputs. Since FWFT Mode is selected, the first word appears on the outputs, no read request necessary. Reading all subsequent words requires a LOW on \overline{REN} to enable the rising edge of RCLK. Writing operations can begin after one of two conditions have been met: \overline{OR} is LOW or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the \overline{RT} pulse.

The assertion time of \overline{OR} during Retransmit Setup is variable. The parameter tRTF2, which is measured from the rising RCLK edge enabled by \overline{RT} to the falling edge of \overline{OR} is described by the following equation:

trtf2 max. = 14*Tf + 4*Trclk (in ns)

where Tris either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period. Note that a Retransmit Setup in FWFT mode requires one more RCLK cycle than in IDT Standard mode.

Regarding $\overline{\rm IR}$: Note that since no more than Full - 2 writes are allowed between a Reset and a Retransmit Setup, $\overline{\rm IR}$ will remain LOW throughout the setup procedure.

For FWFT mode, updating the PAE, HF, and PAF flags begins with the "last" rising edge of RCLK before the end of Retransmit Setup. This is the same edge that asserts OR and automatically accesses the first memory location. Note that, in this case, REN is not required to initiate flag updating. HF is updated on the "last" RCLK rising edge. PAE is updated after two more rising RCLK edges. PAF is updated after the "last" rising RCLK edge, followed by the next two rising WCLK edges. (If the tskew2 specification is not met, add one more WCLK cycle.)

RT is synchronized to RCLK. The Retransmit operation is useful in the event of a transmission error on a network, since it allows a data packet to be resent.

FIRST WORD FALL THROUGH/SERIAL IN (FWFT/SI)

This is a dual purpose pin. During Master Reset, the state of the FWFT/SI helps determine whether the device will operate in IDT Standard mode or First Word Fall Through (FWFT) mode.

If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard mode will be selected. This mode uses the Empty Flag (EF) to indicate whether or not there are any words present in the FIFO memory. It also uses the Full Flag function (FF) to indicate whether or not the FIFO memory has any free space for writing. In IDT Standard mode, every word read from the FIFO, including the first, must be requested using the Read Enable (REN) line.

If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will be selected. This mode uses Output Ready (\overline{OR}) to indicate whether or not there is valid data at the data outputs (Qn). It also uses Input Ready (\overline{IR}) to indicate whether or not the FIFO memory has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to Qn, no read request necessary. Subsequent words must be accessed using the Read Enable (\overline{REN}) line.

After Master Reset, FWFT/SI acts as a serial input for loading PAE and PAF offsets into the programmable registers. The serial input function can only be used when the serial loading method has been selected during Master Reset. FWFT/SI functions the same way in both IDT Standard and FWFT modes.

WRITE CLOCK (WCLK)

A write cycle is initiated on the rising edge of the write clock (WCLK). Data set-up and hold times must be met with respect to the LOW-to-HIGH transition of the WCLK. The write and read clocks lines can either be asynchronous or coincident.

WRITE ENABLE (WEN)

When Write Enable (WEN) is LOW, data can be loaded into the input register on the rising edge of every WCLK cycle. Data is stored in the RAM array sequentially and independently of any on-going read operation.

When WEN is HIGH, the input register holds the previous data and no new data is loaded into the FIFO.

To prevent data overflow in the IDT Standard Mode, FF will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, FF will go HIGH allowing a write to occur. WEN is ignored when the FIFO is full.

To prevent data overflow in the FWFT mode, \overline{IR} will go HIGH, inhibiting further write operations. Upon the completion of a valid read cycle, \overline{IR} will go LOW allowing a write to occur.

WEN is ignored when the FIFO is full.

READ CLOCK (RCLK)

Data can be read on the outputs, on the rising edge of the read clock (RCLK), when Output Enable (\overline{OE}) is set LOW. The write and read clocks can be asynchronous or coincident.

READ ENABLE (REN)

When Read Enable (REN) is LOW, data is loaded from the RAM array into the output register on the rising edge of the RCLK.

When REN is HIGH, the output register holds the previous data and no new data is loaded into the output register.

In the IDT Standard Mode, every word accessed at Qn, including the first word written to an empty FIFO, must be requested using REN. When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, inhibiting further read operations. REN is ignored when the FIFO is empty. Once a write is performed, EF will go HIGH after trwl1 +tref and a read is permitted.

In the FWFT Mode, the first word written to an empty FIFO automatically goes to the outputs Qn, no need for any read request. In order to access all other words, a read must be executed using \overline{REN} . When all the data has been read from the FIFO, Output Ready (\overline{OR}) will go HIGH, inhibiting further read operations. \overline{REN} is ignored when the FIFO is empty. Once a write is performed, \overline{OR} will go LOW after tFWL2+tREF, when the first word appears at Qn; if a second word is written into the FIFO, then \overline{REN} can be used to read it out.

SERIAL ENABLE (SEN)

Serial Enable is (SEN) is an enable used only for serial programming of the offset registers. The serial programming method must be selected during Master Reset. SEN is always used in conjunction with LD. When these lines are both LOW, data at the SI input can be loaded into the input register one bit for each LOW-to-HIGH transition of WCLK.

When SEN is HIGH, the programmable registers retains the previous settings and no offsets are loaded.

SEN functions the same way in both IDT Standard and FWFT modes.

OUTPUT ENABLE (OE)

When Output Enable (OE) is enabled (LOW), the parallel output buffers receive data from the output register. When OE is HIGH, the output data bus (Qn) goes into a high impedance state.

LOAD (LD)

This is a dual purpose pin. During Master Reset, the state of the Load line (\overline{LD}) determines one of two default values (127) or 1023) for the PAE and PAF flags, along with the method by which these flags can be programmed, parallel or serial. After

Master Reset, $\overline{\text{LD}}$ enables write operations to and read operations from the registers. Only the offset loading method currently selected can be used to write to the registers. Aside from Master Reset, there is no other way change the loading method. Registers can be read only in parallel; this can be accomplished regardless of whether serial or the parallel loading has been selected.

Associated with each of the programmable flags, PAE and PAF, are two registers which can either be written to or read from. Offset values contained in these registers determine how many words need to be in the FIFO memory to switch a partial flag. A LOW on LD during Master Reset selects a default PAE offset value of 07FH (a threshold 127 words from the empty boundary), a default PAF offset value of 07FH (a threshold 127 words from the full boundary), and parallel loading of other offset values. A HIGH on LD during Master Reset selects a default PAE offset value of 3FFH (a threshold 1023 words from the empty boundary), a default PAF offset value of 3FFH (a threshold 1023 words form the full boundary), and serial loading of other offset values.

The act of writing offsets (in parallel or serial) employs a dedicated write offset register pointer. The act of reading offsets employs a dedicated read offset register pointer. The

ĽĎ	WEN	REN	SEN	WCLK	RCLK	Selection
0	0	1	1		Х	Parallel write to registers: Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB)
0	1	0	1	Х		Parallel read from registers: Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB)
0	1	1	0		х	Serial shift into registers: 28 bits for the 72261 30 bits for the 72271 1 bit for each rising WCLK edge Starting with Empty Offset (LSB) Ending with Full Offset (MSB)
0	1	1	1	х	х	No Operation
1	0	х	х		х	Write Memory
1	х	0	х	х		Read Memory
1	1	1	х	Х	х	No Operation

NOTES:

- 1. Only one of the two offset programming methods, serial or parallel, is available for use at any given time.
- 2. The programming method can only be selected at Master Reset.
- 3. Parallel reading of the offset registers is always permitted regardless of which programming method has been selected.
- 4. The programming sequence applies to both IDT Standard and FWFT modes.

Figure 2. Partial Flag Programming Sequence

two pointers operate independently; however, a read and a write should not be performed simultaneously to the offset registers. A Master Reset initializes both pointers to the Empty Offset (LSB) register. A Partial Reset has no effect on the position of these pointers.

Once serial offset loading has been selected, then programming PAE and PAF procedes as follows: When LD and SEN are set LOW, data on the SI input are written, one bit for each WCLK rising edge, starting with the Empty Offset LSB (8 bits for both the 72261 and 72271), then the Empty Offset MSB (6 bits for the 72261, 7 bits for the 72271), then the Full Offset LSB (8 bits for both the 72261 and 72271), ending with the Full Offset MSB (6 bits for the 72261, 7 bits for the 72271). A total of 28 bits are necessary to program the 72261; a total of 30 bits are necessary to program the 72271. Individual registers cannot be loaded serially; rather, all four must be programmed in sequence, no padding allowed. PAE and PAF can show a valid status only after the the full set of bits have been entered. The registers can be re-programmed, as long as all four offsets are loaded. When \overline{LD} is LOW and \overline{SEN} is HIGH, no serial write to the registers can occur.

Once parallel offset loading has been selected, then programming PAE and PAF procedes as follows: When \overline{LD} and \overline{WEN} are set LOW, data on the inputs Dn are written into the LSB Empty Offset Register on the first LOW-to-HIGH transition of WCLK. Upon the second LOW-to-HIGH transition of WCLK, data at the inputs are written into the MSB Empty Offset Register. Upon the third LOW-to-HIGH transition of WCLK, data at the inputs are written into the LSB Full Offset Register. Upon the fourth LOW-to-HIGH transition of WCLK, data at the inputs are written into the MSB Full Offset Register. The fifth transition of WCLK writes, once again, to the LSB Empty Offset Register.

To ensure proper programming (serial or parallel) of the offset registers, no read operation is permitted from the time of reset (master or partial) to the time of programming. (During this period, the read pointer must be pointing to the first location of the memory array.) After the programming has been accomplished, read operations may begin.

Write operations to memory are allowed before and during the parallel programming sequence. In this case, the programming of all offset registers does not have to occur at one time. One or two offset registers can be written to and then, by bringing \overline{LD} HIGH, write operations can be redirected to the FIFO memory. When \overline{LD} is set LOW again, and \overline{WEN} is LOW, the next offset register in sequence is written to. As an alternative to holding \overline{WEN} LOW and toggling \overline{LD} , parallel programming can also be interrupted by setting \overline{LD} LOW and toggling \overline{WEN} .

Write operations to memory are allowed before and during the serial programming sequence. In this case, the programming of all offset bits does not have to occur at once. A select number of bits can be written to the SI input and then, by bringing LD and SEN HIGH, data can be written to FIFO memory via Dn by toggling WEN. When WEN is brought HIGH with LD and SEN restored to a LOW, the next offset bit in sequence is written to the registers via SI. If a mere interuption of serial programming is desired, it is sufficient either to set LD

LOW and deactivate SEN or to set SEN LOW and deactivate LD. Once LD and SEN are both restored to a LOW level, serial offset programming continues from where it left off.

Note that the status of a partial flag (PAE or PAF) output is invalid during the programming process. From the time parallel programming has begun, a partial flag output will not be valid until the appropriate offset words have been written to the LSB and MSB registers pertaining to that flag. From the time serial programming has begun, neither partial flag will be valid until the full set of bits required to fill all the offset registers has been written. Measuring from the rising WCLK edge that achieves either of the above criteria; PAF will be valid after two more rising WCLK edges plus tPAF, PAE will will be valid after the next two rising RCLK edges plus tPAE (Add one more RCLK cycle if tsKEW2 is not met.)

The act of reading the offset registers employs a dedicated read offset register pointer. The contents of the offset registers can be read on the output lines when \overline{LD} is set LOW and \overline{REN} is set LOW; then, data are read via Qn from the LSB Empty Offset Register on the first LOW-to-HIGH transition of RCLK. Upon the second LOW-to-HIGH transition of RCLK, data are read from the MSB Empty Offset Register. Upon the third LOW-to-HIGH transition of RCLK, data are readfrom the LSB Full Offset Register. Upon the fourth LOW-to-HIGH transition of RCLK, data are read from the MSB Full Offset Register. The fifth transition of RCLK reads, once again, from the LSB Empty Offset Register.

It is permissable to interrupt the the offset register access sequence with reads or writes to memory. The interruption is accomplished by deasserting \overline{REN} , \overline{LD} , or both together. When \overline{REN} and \overline{LD} are restored to a LOW level, access of the registers continues where it left off.

LD functions the same way in both IDT Standard and FWFT modes.

FREQUENCY SELECT INPUT (FS)

An internal state machine manages the movement of data through the Supersync FIFO. The FS line determines whether RCLK or WCLK will synchronize the state machine. Tie FS to Vcc if the RCLK line is running at a lower frequency than the WCLK line. In this case, the state machine will be synchronized to WCLK. Tie FS to GND if the RCLK line is running at a higher frequency than the WCLK line. In this case, the state machine will be synchronized to RCLK. Note that FS must be set so the clock line running at the higher frequency drives the state machine; this ensures efficient handling of the data within the FIFO. If the same clock signal drives both the WCLK and the RCLK pins, then tie FS to GND.

The frequency of the clock tied to the state machine (referred to as the "selected clock") may be changed at any time, so long as it is always greater than or equal to the frequency of the clock that is not tied to the state machine (referred to as the "non-selected clock"). The frequency of the non-selected clock can also be varied with time, so long as it never exceeds the frequency of the selected clock. To be more specific, the frequencies of both RCLK and WCLK may be varied during FIFO operation, provided that, at any given point in time, the cycle period of the selected clock is

equal to or less than the cycle period of the non-selected clock.

The selected clock must be continuous. It is, however, permissible to stop the non-selected clock. Note, so long as RCLK is idle, EF/OR and PAE will not be updated. Likewise, as long as WCLK is idle, FF/IR and PAF will not be updated.


Changing the FS setting during FIFO operation (i.e. reading or writing) is not permitted; however, such a change at the time of Master Reset or Partial Reset is all right. FS is an asynchronous input.

OUTPUTS:

FULL FLAG (FF/IR)

This is a dual purpose pin. In IDT Standard Mode, the Full Flag (FF) function is selected. When the FIFO is full (i.e. the write pointer catches up to the read pointer), FF will go LOW, inhibiting further write operation. When FF is HIGH, the FIFO is not full. If no reads are performed after a reset (either MRS or PRS), FF will go LOW after 16,384 writes tor the IDT72261 and 32,768 writes to the IDT72271.

In FWFT Mode, the Input Ready ($\overline{\text{IR}}$) function is selected. $\overline{\text{IR}}$ goes LOW when memory space is available for writing in data. When there is no longer any free space left, $\overline{\text{IR}}$ goes HIGH, inhibiting further write operation. If no reads are performed after a reset (either $\overline{\text{MRS}}$ or $\overline{\text{PRS}}$), $\overline{\text{IR}}$ will go HIGH after 16,385 writes for the IDT72261 and 32,769 writes for the IDT72271.



The $\overline{\text{IR}}$ status not only measures the contents of the FIFO memory, but also counts the presence of a word in the output register. Thus, in FWFT mode, the total number of writes necessary to deassert $\overline{\text{IR}}$ is one greater than needed to assert $\overline{\text{FF}}$ in IDT Standard mode.


FF/IR is synchronized to WCLK. It is double-registered to enhance metastable immunity.

EMPTY FLAG (EF/OR)

This is a dual purpose pin. In the IDT Standard Mode, the Empty Flag (EF) function is selected. When the FIFO is empty (i.e. the read pointer catches up to the write pointer), EF will go LOW, inhibiting further read operations. When EF is HIGH, the FIFO is not empty.

When writing the first word to an empty FIFO, the deassertion time of \overline{EF} is variable, and can be represent by the First Word Latency parameter, tFWL1, which is measured from the rising WCLK edge that writes the first word to the rising RCLK edge that updates the flag. tFWL1 includes any delays due to clock skew and can be expressed as follows:

where Tf is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period. Since no read can take place until EF goes HIGH, the tFWL1 delay determines how early the first word can be available at Qn. This delay has no effect on the reading of subsequent words.



NOTE:

1. Any bits of the offset register not being programmed should be set to zero.

Figure 3. Offset Register Location and Default Values

In FWFT Mode, the Ouput Ready (\overline{OR}) function is selected. \overline{OR} goes LOW at the same time that the first word written to an empty FIFO appears valid on the outputs. \overline{OR} goes HIGH one cycle after RCLK shifts the last word from the FIFO memory to the outputs. Then further data reads are inhibited until \overline{OR} goes LOW again.

When writing the first word to an empty FIFO, the assertion time of \overline{OR} is variable, and can be represented by the First Word Latency parameter, tFWL2, which is measured from the rising WCLK edge that writes the first word to the rising RCLK edge that updates the flag. tFWL2 includes any delay due to clock skew and can be expressed as follows:

tFWL2 max. = 10*Tf + 3*TRCLK (in ns)

where Tf is either the RCLK or the WCLK period, whichever is

shorter, and TRCLK is the RCLK period. Note that the First Word Latency in FWFT mode is one RCLK cycle longer than in IDT Standard mode. The tFWL2 delay determines how early the first word can be available at Qn. This delay has no effect on the reading of subsequent words.

EF/OR is sychronized to the RCLK. It is double-registered to enhance metastable immunity.

PROGRAMMABLE ALMOST-FULL FLAG (PAF)

The Programmable Almost-Full Flag (PAF) will go LOW when the FIFO reaches the Almost-Full condition as specified by the offset m stored in the Full Offset register.

At the time of Master Reset, depending on the state of \overline{LD} , one of two possible default offset values are chosen. If \overline{LD} is

TABLE I - STATUS FLAGS FOR IDT STANDARD MODE

Number of V	Vords in FIFO Memory (1)					[
72261	72271	屏	PAF	HF	PAE	ĒF
0	0	Н	Н	Н	L	L
1 to n ⁽²⁾	1 to n ⁽²⁾	Н	H	Н	L	Н
(n+1) to 8,192	(n+1) to16,384	Н	Н	Н	Н	Н
8,193 to (16,384-(m+1))	16,385 to (32,768-(m+1))	Н	Н	Ļ	Н	Н
(16,384-m) ⁽³⁾ to 16,383	(32,768-m) ⁽³⁾ to 32,767	Н	L	L	Н	Н
16,384	32,768	L	L	L	Н	Н

3097 tbl 03

NOTES:

- Data in the output register does not count as a "word in FIFO memory". Since, in FWFT mode, the first word written to an empty FIFO goes unrequested
 to the output register (no read operation necessary), it is not included in the FIFO memory count.
- 2. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n=1023 when serial offset loading is selected.
- 3. m = Full Offset, Default Values; m = 127 when parallel offset loading is selected or n=1023 when serial offset loading is selected.

TABLE II — STATUS FLAGS FOR FWFT MODE

Number of Words i	n FIFO Memory (1)					_
72261	72271		PAF	HF	PAE	ŌR
0	0	L	Н	Н	L	H ⁽⁴⁾
1 to n ⁽²⁾	1 to n ⁽²⁾	L	Н	Н	L	L
(n+1) to 8,192	(n+1) to16,384	L	Н	Н	Н	L
8,193 to (16,384-(m+1))	16,385 to (32,768-(m+1))	L	Н	L	Н	L
(16,384-m) ⁽³⁾ to 16,383	(32,768-m) ⁽³⁾ to 32,767	L	L	L	Н	L
16,384	32,768	Н	L	L	Н	L

NOTES:

3097 thi 04

- 1. Data in the output register does not count as a "word in FIFO memory". Since, in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
- 2. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n=1023 when serial offset loading is selected.
- 3. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or n=1023 when serial offset loading is selected.
- 4. Following a reset (Master or Partial), the FIFO memory is empty and OR = HIGH. After writing the first word, the FIFO memory remains empty, the data is placed into the output register, and OR goes LOW. In this case, or any time the last word in the FIFO memory has been read into the output register; a rising RCLK edge, enabled by REN, will set OR HIGH.

LOW, then m=07FH and the \overline{PAF} switching threshold is 127 words from the Full boundary, if \overline{LD} is HIGH, then m=3FFH and the \overline{PAF} switching threshold is 1023 words away from the Full boundary.

Any integral value of m from 0 to the maximum FIFO depth minus 1 (16,383 words for the 72261, 32,767 words for the 72271) can be programmed into the Full Offset register.

In IDT Standard Mode, if no reads are performed after reset (MRS or PRS), PAF will go LOW after (16,384-m) writes to the IDT72261, and (32,768-m) writes to the IDT72271.

In FWFT Mode, if no reads are performed after reset (MRS or PRS), PAF will go LOW after (16,385-m) writes to the IDT72261, and (32,769-m) writes to the IDT72271. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register; therefore, it has no effect on determining the state of PAF.

Note that even though PAF is programmed to switch LOW during the first word latency period (tFWL), attempts to read data will be ignored until EF goes HIGH indicating that data is available at the output port. This is true for both timing modes.

PAF is synchronous and updated on the rising edge of WCLK. It is double-registered to enhance metastable immunity.

PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)

The Programmable Almost-Empty Flag (PAE) will go LOW when the FIFO reaches the Almost-Empty condition as specified by the offset n stored in the Empty Offset register.

At the time of Master Reset, depending on the state of \overline{LD} , one of two possible default offset values are chosen. If \overline{LD} is LOW, then n = 07FH and the \overline{PAE} switching threshold is 127 words from the Empty boundary, if \overline{LD} is HIGH, then n = 3FFH and the \overline{PAE} switching threshold is 1023 words away from the Empty boundary.

Any integral value of n from 0 to the maximum FIFO depth minus 1 (16,383 words for the 72261, 32,767 words for the 72271) can be programmed into the Empty Offset register.

In IDT Standard Mode, if no reads are performed after reset $(\overline{MRS} \text{ or } \overline{PRS})$, \overline{PAE} will go HIGH after (n + 1) writes to the

IDT72261/72271.

In FWFT Mode, if no reads are performed after reset (MRS or PRS), PAE will go HIGH after (n+2) writes to the IDT72261/72271. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register; therefore, it has no effect on determining the state of PAE

Note that even though PAE is programmed to switch HIGH during the first word latency period (tFWL), attempts to read data will be ignored until EF goes HIGH indicating that data is available at the output port. This is true for both timing modes.

PAE is synchronous and updated on the rising edge of RCLK. It is double-registered to enhance metastable immunity.

HALF-FULL FLAG (HF)

This output indicates a half-full memory. The rising WCLK edge that fills the memory beyond half-full sets HF LOW. The flag remains LOW until the difference between the write and read pointers becomes less than or equal to one half of the total depth of the device, the rising RCLK edge that accomplishes this condition also sets HF HIGH.

In IDT Standard Mode, if no reads are performed after reset (\overline{MRS} or \overline{PRS}), \overline{HF} will go LOW after (D/2 + 1) writes, where D is the maximum FIFO depth (16,384 words for the IDT72261, 32,768 words for the IDT72271).

In FWFT Mode, if no reads are performed after reset (MRS or PRS), HF will go LOW after (D/2+2) writes to the IDT72261/72271. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register; therefore, it has no effect on determining the state of HF.

Because HF uses both RCLK and WCLK for synchronization purposes, it is asynchronous.

DATA OUTPUTS (Q0-Q8)

Qo-Q8 are data outputs for 9-bit wide data.




Figure 4. Master Reset Timing






Figure 5. Partial Reset Timing




1. tskew is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH (after one WCLK cycle plus twrf). If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew, then the FF deassertion may be delayed an extra WCLK cycle.

Figure 6. Write Cycle Timing (IDT Standard Mode)



- 1. tFWL1 contributes a variable delay to the overall first word latency (this parameter includes delays due to skew): tFWL1 max. (in ns) = 10*TI + 2* TRCLK
- where Tr is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period
- 2. LD = HIGH


Figure 7. Read Cycle Timing (IDT Standard Mode)



1. tFWL1 max. (in ns) = 10* Tf + 2* TRCLK

Where Tr is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period


Figure 8. First Data Word Latency (IDT Standard Mode)



1. tskewt is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go high (after one WCLK cycle pus twrf).

If the time between the rising edge of the RCLK and the rising edge of the WCLK is less than tskewt, then the FF deassertion may be delayed an extra WCLK cycle.

Figure 9. Full Flag Timing (IDT Standard Mode)



1. tFWL1 max. (in ns) = 10*Tf + 2*TRCLK

Where Tr is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the period.

Figure 10. Empty Flag Timing (IDT Standard Mode)




Figure 11. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT modes)

1. For the 72261, X = 5. For the 72271, X = 6.




Figure 12. Parallel Loading of Programmable Flag Registers (IDT Standard and FWFT modes)






Figure 13. Parallel Read of Programmable Flag Registers (IDT Standard and FWFT modes)



1. PAE offset = n

- Data in the output register does not count as a "word in FIFO memory". Since, in FWFT mode, the first word written to an empty FIFO goes unrequested
 to the output register (no read operation necessary), it is not included in the FIFO memory count.
- 3. tskewz is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to go HIGH (after one RCLK cycle plus tPAE). If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewz, then the PAE deassertion may be delayed one extra RCLK cycle.


Figure 14. Programmable Almost Empty Flag Timing (IDT Standard and FWFT modes)



- NOTES:


 1. PAF offset = m, D = 16,384 for IDT72261, 32,768 words for IDT72271.
- 2. Data in the output register does not count as a "word in FIFO memory". Since, in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
- 3. tskewz is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to go HIGH (after one WCLK cycle plus tPAF). If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewz, then the PAF deassertion time may be delayed an extra WCLK cycle.

Figure 15. Programmable Almost Full Flag Timing (IDT Standard and FWFT modes)




1. D = maximum FIFO depth = 16,384 for IDT72261, 32,768 words for IDT72271.

Figure 16. Half - Full Flag Timing (IDT Standard and FWFT modes)




- 1. trtf1 contributes a variable delay to the overall retransmit recovery time: trff1 max = 14*Tf + 3*Trclk (in ns)
 - Where Tr is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period.
- 2. Retransmit Setup is complete after EF returns HIGH, only then can a read operation begin. Write operations are permitted after one of two conditions have been met: EF is HIGH or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the RT pulse.
- 3. Following Retransmit Setup, the rising edge of RCLK that accesses the first memory location also initiates the updating of HF, PAE, and PAF.
- 4. No more than D 2 words (D = 16,384 words for the 72261, 32,768 words for the 72271) should have been written to the FIFO between Reset (Master or Partial) and Retransmit Setup. Therefore, FF will be HIGH throughout the Retransmit Setup procedure.
- OE = LOW

Figure 17. Retransmit Timing (IDT Standard mode)




- tFWL2 max. (in ns) = 10*Tr + 3*TRCLK where Tf is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period.
- 2. tskewz is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to go HIGH (after one RCLK cycle plus tPAE). If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewz, then the PAE deassertion may be delayed one extra RCLK cycle.
- 3. LD = HIGH, OE = LOW
- 4. PAE offset = n, PAF offset = m, D = maximum FIFO depth = 16,384 words for the IDT 72261, 32,768 words for the IDT72271

Figure 18. Write Timing (First Word Fall Through Mode)



- 1. tskew1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that IR will go LOW (after one WCLK cycle plus twff). If the time between the rising ege of RCLK and the rising edge of WCLK is less than tskew1, then the IR assertion may be delayed an extra WCLK cycle.
- 2. tskewz is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to go HIGH (after one WCLK cycle plus tPAF). If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewz, then the PAF deassertion may be delayed an extra WCLK cycle.
- LD = HIGH
- 4. PAE offset = n, PAF offset = m, D = maximum FIFO depth = 16,384 words for the IDT 72261, 32,768 words for the IDT72271

Figure 19. Read Timing (First Word Fall Through Mode)



1. thtp2 contribute a variable delay to the overall retransmit time:

trtf2 max = 14*Tf + 4*Trclk (in ns)

Where Tr is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period.

- 2. Retransmit Setup is complete after OR returns LOW, only then can a read operation begin. Write operations are permitted after one of two conditions have been met: OR is LOW or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the RT pulse.

 3. Following Retransmit Setup, the rising edge of RCLK that accesses the first memory location also initiates the updating of HF, PAE, and PAF.
- 4. No more than D 2 words (D = 16,384 words for the 72261, 32,768 words for the 72271) should have been written to the FIFO between Reset (Master or Partial) and Retransmit Setup. Therefore, IR will be LOW throughout the Retransmit Setup procedure,

5. OE = LOW

Figure 20. Retransmit Timing (FWFT mode)

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION

A single IDT72261/722171 may be used when the applica-

tion requirements are for 16,384/32,768 words or less. The IDT72261/72271 can always be used in Single Device Configuration, whether IDT Standard Mode or FWFT Mode has been selected. No special set up procedure is necessary.





Figure 21. Block Diagram of Single 16,384x9/32,768x9 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the $\overline{\text{EF}}$ and $\overline{\text{FF}}$ functions in IDT Standard mode and the $\overline{\text{IR}}$ and $\overline{\text{OR}}$ functions in FWFT mode. Because of variations in skew between RCLK and WCLK, it is possible for $\overline{\text{EF}/\text{FF}}$ deassertion and $\overline{\text{IR}/\text{OR}}$ assertion to vary by one cycle between FIFOs. In

IDT Standard mode, such problems can be avoided by creating composite flags, that is, ANDing $\overline{\text{EF}}$ of every FIFO, and separately ANDing $\overline{\text{FF}}$ of every FIFO. In FWFT mode, composite flags can be created by ORing $\overline{\text{OR}}$ of every FIFO, and separately ORing $\overline{\text{IR}}$ of every FIFO. Figure 22 demonstrates an 18-word width by using two IDT72261/72271s. Any word width can be attained by adding additional IDT7226172271s.



- 1. Use an AND gate in IDT Standard mode, an OR gate in FWFT mode.
- 2. Do not connect any output control signals directly together.

Figure 22. Block Diagram of 16,384x18/32,768x18 72261/71 Width Expansion

DEPTH EXPANSION CONFIGURATION

The IDT72261/72271 can easily be adapted to applications requiring more than 16,384/32,768 words of buffering. In FWFT mode, the FIFOs can be arranged in series (the data outputs of one FIFO connected to the data inputs of the next)—no external logic necessary. The resulting configuration provides a total depth equivalent to the sum of the depths associated with each single FIFO. Figure 23 shows a depth expansion using two IDT72261/72271s.

Care should be taken to select FWFT mode during Master Reset for all FIFOs in the depth expansion configuration. The first word written to an empty configuration will pass from one FIFO to the next ("ripple down") until it finally appears at the outputs of the last FIFO in the chain–no read operation is necessary. Each time the data word appears at the outputs of one FIFO, that device's \overline{OR} line goes LOW, enabling a write to the next FIFO in line.

The \overline{OR} assertion time is variable and is described with the help of the tFWL2 parameter, which includes including delay caused by clock skew:

tFWL2 max.= 10*Tf + 3*TRCLK




Figure 23. Block Diagram of 32,768x9/65,536x9 Synchronous FIFO Memory With Programmable Flags used in Depth Expansion Configuration

where TRCLK is the RCLK period and Tr is either the RCLK or the WCLK period, whichever is shorter.

The maximum amount of time it takes for a word to pass from the inputs of the first FIFO to the outputs of the last FIFO in the chain is the sum of the delays for each individual FIFO:

$$t_{FWL2(1)} + t_{FWL2(2)} + ... + t_{FWL2(N)} + N^*T_{RCLK}$$

where N is the number of FIFOs in the expansion.

Note that the additional RCLK term accounts for the time it takes to pass data between FIFOs.

The ripple down delay is only noticeable for the first word written to an empty depth expansion configuration. There will be no delay evident for subsequent words written to the configuration.

The first free location created by reading from a full depth expansion configuration will "bubble up" from the last FIFO to the previous one until it finally moves into the first FIFO of the

chain. Each time a free location is created in one FIFO of the chain, that FIFO's $\overline{\text{IR}}$ line goes LOW, enabling the preceding FIFO to write a word to fill it.


The amount of time it takes for \overline{IR} of the first FIFO in the chain to assert after a word is read from the last FIFO is the sum of the delays for each individual FIFO:

N*(3*Twclk)

where N is the number of FIFOs in the expansion and TWCLK is the WCLK period. Note that one of the three WCLK cycle accounts for TSKEW1 delays.

In a Supersync depth expansion, set FS individually for each FIFO in the chain. The Transfer Clock line should be tied to either WCLK or RCLK, whichever is faster. Both these actions result in moving, as quickly as possible, data to the end of the chain and free locations to the beginning of the chain.

ORDERING INFORMATION





CMOS SUPERSYNC FIFO™ 8,192 x 18, 16,384 x 18

PRELIMINARY IDT72255 IDT72265

FEATURES:

- 8.192 x 18-bit storage capacity (IDT72255)
- 16,384 x 18-bit storage capacity (IDT72265)
- 10ns read/write cycle time (8ns access time)
- · Retransmit Capability
- Auto power down reduces power consumption
- Master Reset clears entire FIFO, Partial Reset clears data, but retains programmable settings
- . Empty. Full and Half-full flags signal FIFO status
- Programmable Almost Empty and Almost Full flags, each flag can default to one of two preselected offsets
- · Program partial flags by either serial or parallel means
- Select IDT Standard timing (using EF and FF flags) or First Word Fall Through timing (using OR and IR flags)
- · Easily expandable in depth and width
- Independent read and write clocks (permit simultaneous reading and writing with one clock signal)
- Available in the 64-pin Thin Quad Flat Pack (TQFP), 64-pin Slim Thin Quad Flat Pack (STQFP) and the 68-pin Pin Grid Array (PGA)
- · Output enable puts data outputs into high impedance
- High-performance submicron CMOS technology


DESCRIPTION:

The IDT72255/72265 are monolithic, CMOS, high capacity, high speed, low power first-in, first-out (FIFO) memories with clocked read and write controls. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, local area networks (LANs), and interprocessor communication.

Both FIFOs have an 18-bit input port (Dn) and an 18-bit output port (Qn). The input port is controlled by a free-running clock (WCLK) and a data input enable pin ($\overline{\text{WEN}}$). Data is written into the synchronous FIFO on every clock when $\overline{\text{WEN}}$ is asserted. The output port is controlled by another clock pin (RCLK) and enable pin ($\overline{\text{REN}}$). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronously for dual clock operation. An output enable pin ($\overline{\text{OE}}$) is provided on the read port for three-state control of the outputs.

The IDT72255/72265 have two modes of operation: In the IDT Standard Mode, the first word written to the FIFO is deposited into the memory array. A read operation is required to access that word. In the First Word Fall Through Mode

FUNCTIONAL BLOCK DIAGRAM



SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

MAY 1995

(FWFT), the first word written to an empty FIFO appears automatically on the outputs, no read operation required. The state of the FWFT/SI pin during Master Reset determines the mode in use.

The IDT72255/72265 FIFOs have five flag functions, $\overline{EF}/\overline{OR}$ (Empty Flag or Output Ready), $\overline{FF/IR}$ (Full Flag or Input Ready), and \overline{HF} (Half-full Flag). The \overline{EF} and \overline{FF} functions are selected in the IDT Standard Mode.

The \overline{IR} and \overline{OR} functions are selected in the First Word Fall Through Mode. \overline{IR} indicates that the FIFO has free space to receive data. \overline{OR} indicates that data contained in the FIFO is available for reading.

HF is a flag whose threshold is fixed at the half-way point in memory. This flag can always be used irrespective of mode.

PAE, PAF can be programmed independantly to any point in memory. They, also, can be used irrespective of mode. Programmable offsets determine the flag threshold and can be loaded by two methods: parallel or serial. Two default offset settings are also provided, such that PAE can be set at


127 or 1023 locations from the empty boundary and the PAF threshold can be set at 127 or 1023 locations from the full boundary. All these choices are made with LD during Master Reset.

In the serial method, \overline{SEN} together with \overline{LD} are used to load the offset registers via the Serial Input (SI). In the parallel method, \overline{WEN} together with \overline{LD} can be used to load the offset registers via Dn. \overline{REN} together with \overline{LD} can be used to read the offsets in parallel from Qn regardless of whether serial or parallel offset loading is selected.

During Master Reset (MRS), the read and write pointers are set to the first location of the FIFO. The FWFT line selects IDT Standard Mode or FWFT Mode. The LD pin selects one of two partial flag default settings (127 or 1023) and, also, serial or parallel programming. The flags are updated accordingly.

The Partial Reset (PRS) also sets the read and write pointers to the first location of the memory. However, the mode setting, programming method, and partial flag offsets are not altered. The flags are updated accordingly. PRS is

PIN CONFIGURATIONS



4

useful for resetting a device in mid-operation, when reprogramming offset registers may not be convenient.

The Retransmit function allows the read pointer to be reset to the first location in the RAM array. It is synchronized to RCLK when RT is LOW. This feature is convenient for sending the same data more than once.

If, at any time, the FIFO is not actively performing a function, the chip will automatically power down. This occurs if neither a read nor a write occurs within 10 cycles of the faster clock, RCLK or WCLK. During the Power Down state, supply current consumption (Icc2) is at a minimum. Initiating any operation (by activating control inputs) will immediately take the device

out of the Power Down state.

The IDT72255/72265 are depth expandable. The addition of external components is unnecessary. The $\overline{\text{IR}}$ and $\overline{\text{OR}}$ functions, together with $\overline{\text{REN}}$ and $\overline{\text{WEN}}$, are used to extend the total FIFO memory capacity.

The FS line ensures optimal data flow through the FIFO. It is tied to GND if the RCLK frequency is higher than the WCLK frequency or to Vcc if the RCLK frequency is lower than the WCLK frequency

The IDT72255/72265 is fabricated using IDT's high speed submicron CMOS technology.

PIN CONFIGURATIONS (CONT.)

11		DNC	Q5	Vcc	Q2	Q ₁	GND	D1	Dз	D5	
10	Q ₆	GND	Q4	Qз	GND	Qo	Do	D2	D4	D6	D7
09	Q8	Q7									
08	Q10	Q9							!	D ₁₁	D10
07	Q11	GND								D13	D12
06	Q13	Q12				D15	D14				
05	Q14	Vcc				D17	D16				
04	GND	Q15		Pin	1 De	signat	or			Vcc	GND
03	Q17	Q16	. *							SEN	FS
02	DNC	ŌĒ	REN	GND	PAE	HF	FE I	DNC	ΙD	WCLK	WEN
01		RT	RCLK	탊	Vcc	PAF	GND	FWFT/ SI	MRS	PRS	
	Α	В	С	D	Е	F	G	Н	J	K	L
										3037	drw 03

PGA TOP VIEW

NOTES:

1. DNC = Do not connect

PIN DESCRIPTION

Symbol	Name	1/0	Description
D0-D17	Data Inputs	1	Data inputs for a 18-bit bus.
MRS	Master Reset	-	MRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Master Reset, the FIFO is configured for either FWFT or IDT Standard Mode, one of two programmable flag default settings, and serial or parallel programming of the offset settings.
PRS	Partial Reset		PRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Partial Reset, the existing mode (IDT or FWFT), programming method (serial or parallel), and programmable flag settings are all retained.
Rī	Retransmit		Allows data to be resent starting with the first location of FIFO memory.
FWFT/SI	First Word Fall Through/Serial In	ı	During Master Reset, selects First Word Fall Through or IDT Standard mode. After Master Reset, this pin functions as a serial input for loading offset registers
WCLK	Write Clock	ı	When enabled by WEN, the rising edge of WCLK writes data into the FIFO and offsets into the programmable registers.
WEN	Write Enable		WEN enables WCLK for writing data into the FIFO memory and offset registers.
RCLK	Read Clock	-	When enabled by REN, the rising edge of RCLK reads data from the FIFO memory and offsets from the programmable registers.
REN	Read Enable	1	REN enables RCLK for reading data from the FIFO memory and offset registers.
ŌĒ	Output Enable		OE controls the output impedance of Qn
SEN	Serial Enable	_	SEN enables serial loading of programmable flag offsets
LD	Load	_	During Master Reset, LD selects one of two partial flag default offsets (127 and 1023) and determines programming method, serial or parallel. After Master Reset, this pin enables writing to and reading from the offset registers.
FS	Frequency Select		The FS setting optimizes data flow through the FIFO.
FF/IR	Full Flag/ Input Ready	0	In the IDT Standard Mode, the FF function is selected. FF indicates whether or not the FIFO memory is full. In the FWFT mode, the IR function is selected. IR indicates whether or not there is space available for writing to the FIFO memory.
EF/OR	Empty Flag/ Output Ready	0	In the IDT Standard Mode, the EF function is selected. EF indicates whether or not the FIFO memory is empty. In FWFT mode, the OR function is selected. OR indicates whether or not there is valid data available at the outputs.
PAF	Programmable Almost Full Flag	0	PAF goes HIGH if the number of free locations in the FIFO memory is more than offset m which is store in Almost Full which is stored in the Full Offset register. PAF goes LOW if the number of free locations in the FIFO memory is less than m.
PAE	Programmable Almost Empty Flag	0	PAE goes LOW if the number of words in the FIFO memory is less than offset n which is stored in the Empty Offset register. PAE goes HIGH if the number of words in the FIFO memory is greater than offset n.
HF	Half-full Flag	0	HF indicates whether the FIFO memory is more or less than half-full.
Q0-Q17	Data Outputs	0	Data outputs for a 18-bit bus.
Vcc	Power		+5 volt power supply pins.
GND	Ground		Ground pins.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +155	ů
Ιουτ	DC Output Current	50	50	mA

NOTE:

3037 tbl 02

Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maimum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcсм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0	1	_	٧
ViH	Input High Voltage Military	2.2	_	_	٧
VIL ⁽¹⁾	Input Low Voltage Commercial & Military		_	0.8	٧

NOTE:

3037 tbl 03

1. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		DT72255L IDT72265L Commercial tclk = 10, 12,15, 20ns			IDT72255L IDT72265L Military tc∟k = 15, 25ns			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
L ⁽¹⁾	Input Leakage Current (any input)	-1	1	1	-10		10	μА
ILO ⁽²⁾	Output Leakage Current	-10	_	10	-10	_	10	μА
Vон	Output Logic "1" Voltage, IOH = -2 mA	2.4		_	2.4	_	_	٧
Vol	Output Logic "0" Voltage, IOL = 8 mA	T-		0.4	_		0.4	٧
Icc1 ⁽³⁾	Active Power Supply Current	_	_	180	_	_	250	mA
ICC2 ^(3,4)	Power Down Current (All inputs = VCC - 0.2V or GND + 0.2V, RCLK and WCLK are free-running)	_	_	15	_	_	25	mA

NOTES:

- Measurements with 0.4 ≤ VIN ≤ VCC.
 OE = VIH
- Tested at f = 20 MHz with outputs unloaded.
- 4. No data written or read for more than 10 cycles

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	pF
Соит ^(1,2)	Output Capacitance	VOUT = 0V	10	pF

NOTES:

3037 tbl 05

- 1. With output deselected, (OE=HIGH).
- 2. Characterized values, not currently tested.

AC ELECTRICAL CHARACTERISTICS(1)

(Commercial: $Vcc = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

			Commercial Cor			Com'i	& Mil.	Comn	nercial	Military		
		72255L10 72255L12 72265L10 72265L12		72255L15 72265L15		7225 7226		7225 7226	5L25 5L25			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Cycle Frequency		100		83.3	_	66.7		50		40	MHz
ta	Data Access Time	2	8	2	9	2	10	2	12	3	15	ns
tclk	Clock Cycle Time	10		12	1	15		20	1	25	-	ns
tclkh	Clock High Time	4.5		5		6	<u> </u>	8		10_		ns
tCLKL	Clock Low Time	4.5(2)	_	5(2)		6 ⁽²⁾	_	8	_	10	_	ns
tos	Data Set-up Time	3.5		3.5	_	4	_	5	_	6	_	ns
tDH	Data Hold Time	0		0		1		1	_	1	_	ns
tENS	Enable Set-up Time	3.5	_	3.5	_	4		5		6	1	ns
tenh	Enable Hold Time	0	_	0	_	1		1	_	1	_	ns
tlds	Load Set-up Time	3.5		3.5		4		5_		6		ns
tLDH	Load Hold Time		_	8.5	_ '	10	l —	10		10	_	ns
trs	Reset Pulse Width(3)		_	12		15	I —	20	_	25	_	ns
trss	Reset Set-up Time	10	_	12		15_	_	20	_	25	1	ns
trsr	Reset Recovery Time	10	-	12	_	15	<u> </u>	20	_	25	_	ns
trsf	Reset to Flag and Output Time	_	10		12	_	15	_	20		25	ns
trwrt	Mode Select Time	0_	-	0		0		0	_	0		ns
trts_	Retransmit Set-Up Time	3.5		3.5_		4		5	-	6		ns
toLZ	Output Enable to Output in Low Z ⁽⁴⁾	0	-	0	_	0	_ [0	_	0	_	ns
toE	Output Enable to Output Valid	3	7	3	7.5	3	8	3	10	3	13	ns
tonz	Output Enable to Output in High Z(4)	3	7	3	7.5	3	8	3	10	3	13	ns
twff	Write Clock to FF or IR	-	8		9		10	1	12		15	ns
tref	Read Clock to EF or OR		8		9		10		12		15	ns
<u>tPAF</u>	Write Clock to PAF		8		9		10		12		15	ns
tPAE_	Read Clock to PAE		8		9		10		12		15	ns
tHF	Clock to HF		16		18		20		22		25	ns
tskew1	Skew time between RCLK and WCLK for FF and IR	8	_	10	_	12		15		20	_	ns
tskew2	Skew time between RCLK and WCLK for PAE and PAF	15	_	18	_	21		25	_	35	_	ns

NOTES:

- All AC timings apply to both Standard IDT Mode and First Word Fall Through Mode.
- 2. For the RCLK line: tclkl (min.) = 7 ns only when reading the offsets from the programmable flag registers; otherwise, use the table value. For the WCLK line, use the tclkl (min.) value given in the table.
- 3. Pulse widths less than minimum values are not allowed.
- 4. Values guaranteed by design, not currently tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns 1.5V
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1




Figure 1. Output Load
* Includes jig and scope capacitances.

SIGNAL DESCRIPTIONS:

INPUTS:

DATA IN (Do - D17)

Data inputs for 18-bit wide data.

CONTROLS:

MASTER RESET (MRS)

A Master Reset is accomplished whenever the Master Reset (MRS) input is taken to a LOW state. This operation sets the internal read and write pointers to the first location of the RAM array. PAE will go LOW, PAF will go HIGH, and HF will go HIGH.

If FWFT is LOW during Master Reset then the IDT Standard Mode, along with Frand Frare selected. Frwill go LOW and Fr will go HIGH. If FWFT is HIGH, then the First Word Fall through Mode (FWFT), along with IR and OR, are selected. OR will go HIGH and IR will go LOW.

If $\overline{\text{LD}}$ is LOW during Master Reset, then $\overline{\text{PAE}}$ is assigned a threshold 127 words from the empty boundary and $\overline{\text{PAF}}$ is assigned a threshold 127 words from the full boundary; 127 words corresponds to an offset value of 07FH. Following Master Reset, parallel loading of the offsets is permitted, but not serial loading.

If $\overline{\text{LD}}$ is HIGH during Master Reset, then $\overline{\text{PAE}}$ is assigned a threshold 1023 words from the empty boundary and $\overline{\text{PAF}}$ is assigned a threshold 1023 words from the full boundary; 1023 words corresponds to an offset value of 3FFH. Following Master Reset, serial loading of the offsets is permitted, but not parallel loading.

Regardless of whether serial or parallel offset loading has been selected, parallel reading of the registers is always permitted. (See section describing the $\overline{\text{LD}}$ line for further details).

During a Master Reset, the output register is initialized to all zeroes. A Master Reset is required after power up, before a write operation can take place. MRS is asynchronous.

PARTIAL RESET (PRS)

A Partial Reset is accomplished whenever the Partial Reset (\overline{PRS}) input is taken to a LOW state. As in the case of the Master Reset, the internal read and write pointers are set to the first location of the RAM array, \overline{PAE} goes LOW, \overline{PAF} goes HIGH, and \overline{HF} goes HIGH.

Whichever mode is active at the time of partial reset, IDT Standard Mode or First Word Fall-through, that mode will remain selected. If the IDT Standard Mode is active, then FF will go HIGH and EF will go LOW. If the First word Fall-through Mode is active, then OR will go HIGH, and IR will go LOW.

Following Partial Reset, all values held in the offset registers remain unchanged. The programming method (parallel or serial) currently active at the time of Partial Reset is also retained. The output register is initialized to all zeroes. $\overline{\text{PRS}}$ is asynchronous.

A Partial Reset is useful for resetting the device during the course of operation, when reprogramming flag settings may not be convenient.

RETRANSMIT (RT)

The Retransmit operation allows data that has already been read to be accessed again. There are two stages: first, a setup procedure that resets the read pointer to the first location of memory, then the actual retransmit, which consists of reading out the memory contents, starting at the beginning of memory.

Retransmit Setup is initiated by holding $\overline{\text{RT}}$ LOW during a rising RCLK edge. $\overline{\text{REN}}$ and $\overline{\text{WEN}}$ must be HIGH before bringing $\overline{\text{RT}}$ LOW. At least one word, but no more than Full-2 words should have been written into the FIFO between Reset (Master or Partial) and the time of Retransmit Setup (Full = 8,192 words for the 72255, 16,384 words for the 72265).

If IDT Standard mode is selected, the FIFO will mark the beginning of the Retransmit Setup by setting EF LOW. The change in level will only be noticeable if EF was HIGH before setup. During this period, the internal read pointer is initialized to the first location of the RAM array.

When EF goes HIGH, Retransmit Setup is complete and read operations may begin starting with the first location in memory. Since IDT Standard Mode is selected, every word read including the first word following Retransmit Setup requires a LOW on REN to enable the rising edge of RCLK. Writing operations can begin after one of two conditions have been met: EF is HIGH or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the RT pulse.

The deassertion time of EF during Retransmit Setup is variable. The parameter tRTF1, which is measured from the rising RCLK edge enabled by RT to the rising edge of EF is described by the following equation:

trtf1 max. = 14*Tf + 3*Trclk (in ns)

where Tr is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period.

Regarding FF: Note that since no more than Full - 2 writes are allowed between a Reset and a Retransmit Setup, FF will remain HIGH throughout the setup procedure.

For IDT Standard mode, updating the PAE, HF, and PAF flags begins with the "first" REN-enabled rising RCLK edge following the end of Retransmit Setup (the point at which EF goes HIGH). This same RCLK rising edge is used to access the "first" memory location. HF is updated on the first RCLK rising edge. PAE is updated after two more rising RCLK edges. PAF is updated after the "first" rising RCLK edge, followed by the next two rising WCLK edges. (If the tskew2 specification is not met, add one more WCLK cycle.)

If FWFT mode is selected, the FIFO will mark the beginning of the Retransmit Setup by setting \overline{OR} HIGH. The change in level will only be noticeable if \overline{OR} was LOW before setup. During this period, the internal read pointer is set to the first location of the RAM array.

When \overline{OR} goes LOW, Retransmit Setup is complete; at the same time, the contents of the first location are automatically displayed on the outputs. Since FWFT Mode is selected, the first word appears on the outputs, no read request necessary. Reading all subsequent words requires a LOW on \overline{REN} to enable the rising edge of RCLK. Writing operations can begin after one of two conditions have been met: \overline{OR} is LOW or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the \overline{RT} pulse.

The assertion time of \overline{OR} during Retransmit Setup is variable. The parameter tRTF2, which is measured from the rising RCLK edge enabled by \overline{RT} to the falling edge of \overline{OR} is described by the following equation:

tRTF2 max. = 14*Tf + 4*TRCLK (in ns)

where Tris either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period. Note that a Retransmit Setup in FWFT mode requires one more RCLK cycle than in IDT Standard mode.

Regarding $\overline{\rm IR}$: Note that since no more than Full - 2 writes are allowed between a Reset and a Retransmit Setup, $\overline{\rm IR}$ will remain LOW throughout the setup procedure.

For FWFT mode, updating the PAE, HF, and PAF flags begins with the "last" rising edge of RCLK before the end of Retransmit Setup. This is the same edge that asserts OR and automatically accesses the first memory location. Note that, in this case, REN is not required to initiate flag updating. HF is updated on the "last" RCLK rising edge. PAE is updated after two more rising RCLK edges. PAF is updated after the "last" rising RCLK edge, followed by the next two rising WCLK edges. (If the tskew2 specification is not met, add one more WCLK cycle.)

RT is synchronized to RCLK. The Retransmit operation is useful in the event of a transmission error on a network, since it allows a data packet to be resent.

FIRST WORD FALL THROUGH/SERIAL IN (FWFT/SI)

This is a dual purpose pin. During Master Reset, the state of the FWFT/SI helps determine whether the device will operate in IDT Standard mode or First Word Fall Through (FWFT) mode.

If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard mode will be selected. This mode uses the Empty Flag (EF) to indicate whether or not there are any words present in the FIFO memory. It also uses the Full Flag function (FF) to indicate whether or not the FIFO memory has any free space for writing. In IDT Standard mode, every word read from the FIFO, including the first, must be requested using the Read Enable (REN) line.

If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will be selected. This mode uses Output Ready (\overline{OR}) to indicate whether or not there is valid data at the data outputs (Qn). It also uses Input Ready (\overline{IR}) to indicate whether or not the FIFO memory has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to Qn, no read request necessary. Subsequent words must be accessed using the Read Enable (\overline{REN}) line.

After Master Reset, FWFT/SI acts as a serial input for loading PAE and PAF offsets into the programmable registers. The serial input function can only be used when the serial loading method has been selected during Master Reset. FWFT/SI functions the same way in both IDT Standard and FWFT modes.

WRITE CLOCK (WCLK)

A write cycle is initiated on the rising edge of the write clock (WCLK). Data set-up and hold times must be met with respect to the LOW-to-HIGH transition of the WCLK. The write and read clocks can either be asynchronous or coincident.

WRITE ENABLE (WEN)

When Write Enable (WEN) is LOW, data can be loaded into the input register on the rising edge of every WCLK cycle. Data is stored in the RAM array sequentially and independently of any on-going read operation.

When WEN is HIGH, the input register holds the previous data and no new data is loaded into the FIFO.

To prevent data overflow in the IDT Standard Mode, FF will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, FF will go HIGH allowing a write to occur. WEN is ignored when the FIFO is full.

To prevent data overflow in the FWFT mode, $\overline{\mathbb{R}}$ will go HIGH, inhibiting further write operations. Upon the completion of a valid read cycle, $\overline{\mathbb{R}}$ will go LOW allowing a write to occur.

WEN is ignored when the FIFO is full.

READ CLOCK (RCLK)

Data can be read on the outputs, on the rising edge of the read clock (RCLK), when Output Enable (\overline{OE}) is set LOW. The write and read clocks can be asynchronous or coincident.

READ ENABLE (REN)

When Read Enable (REN) is LOW, data is loaded from the RAM array into the output register on the rising edge of the RCLK.

When REN is HIGH, the output register holds the previous data and no new data is loaded into the output register.

In the IDT Standard Mode, every word accessed at Qn, including the first word written to an empty FIFO, must be requested using REN. When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, inhibiting further read operations. REN is ignored when the FIFO is empty. Once a write is performed, EF will go HIGH after trwL1 +tref and a read is permitted.

In the FWFT Mode, the first word written to an empty FIFO automatically goes to the outputs Qn, no need for any read request. In order to access all other words, a read must be executed using $\overline{\text{REN}}$. When all the data has been read from the FIFO, Output Ready $(\overline{\text{OR}})$ will go HIGH, inhibiting further read operations. $\overline{\text{REN}}$ is ignored when the FIFO is empty. Once a write is performed, $\overline{\text{OR}}$ will go LOW after tFWL2+tREF, when the first word appears at Qn; if a second word is written into the FIFO, then $\overline{\text{REN}}$ can be used to read it out.

when the first word appears at Q_n ; if a second word is written into the FIFO, then \overline{REN} can be used to read it out.

SERIAL ENABLE (SEN)

Serial Enable is (SEN) is an enable used only for serial programming of the offset registers. The serial programming method must be selected during Master Reset. SEN is always used in conjunction with LD. When these lines are both LOW, data at the SI input can be loaded into the input register one bit for each LOW-to-HIGH transition of WCLK.

When SEN is HIGH, the programmable registers retains the previous settings and no offsets are loaded.

SEN functions the same way in both IDT Standard and FWFT modes.

OUTPUT ENABLE (OE)

When Output Enable (\overline{OE}) is enabled (LOW), the parallel output buffers receive data from the output register. When \overline{OE} is HIGH, the output data bus (Qn) goes into a high impedance state.

LOAD (LD)

This is a dual purpose pin. During Master Reset, the state

of the Load line $(\overline{\text{LD}})$ determines one of two default values (127 or 1023) for the $\overline{\text{PAE}}$ and $\overline{\text{PAF}}$ flags, along with the method by which these flags can be programmed, parallel or serial. After Master Reset, $\overline{\text{LD}}$ enables write operations to and read operations from the registers. Only the offset loading method currently selected can be used to write to the registers. Aside from Master Reset, there is no other way change the loading method. Registers can be read only in parallel; this can be accomplished regardless of whether serial or the parallel loading has been selected.

Associated with each of the programmable flags, \overline{PAE} and \overline{PAF} , is one register which can either be written to or read from. Offset values contained in these registers determine how many words need to be in the FIFO memory to switch a partial flag. A LOW on \overline{LD} during Master Reset selects a default \overline{PAE} offset value of 07FH (a threshold 127 words from the empty boundary), a default \overline{PAF} offset value of 07FH (a threshold 127 words from the full boundary), and parallel loading of other offset values. A HIGH on \overline{LD} during Master Reset selects a default \overline{PAE} offset value of 3FFH (a threshold 1023 words from the empty boundary), a default \overline{PAF} offset value of 3FFH (a threshold 1023 words form the full boundary), and serial loading of other offset values.

LD	WEN	REN	SEN	WCLK	RCLK	Selection
0	0	1	1		х	Parallel write to registers: Empty Offset Full Offset
0	1	0	1	Х		Parallel read from registers: Empty Offset Full Offset
0	1	1	0		х	Serial shift into registers: 26 bits for the 72255 28 bits for the 72265 1 bit for each rising WCLK edge Starting with Empty Offset (LSB) Ending with Full Offset (MSB)
0	1	1	1	х	×	No Operation
1	0	х	x		x	Write Memory
1	X	0	x	х		Read Memory
1	1	1	х	Х	Х	No Operation

3037 tbl 02

- 1. Only one of the two offset programming methods, serial or parallel, is available for use at any given time.
- 2. The programming method can only be selected at Master Reset.
- 3. Parallel reading of the offset registers is always permitted regardless of which programming method has been selected.
- 4. The programming sequence applies to both IDT Standard and FWFT modes.

Figure 2. Partial Flag Programming Sequence

two pointers operate independently; however, a read and a write should not be performed simultaneously to the offset registers. A Master Reset initializes both pointers to the Empty Offset (LSB) register. A Partial Reset has no effect on the position of these pointers.

Once serial offset loading has been selected, then programming PAE and PAF procedes as follows: When LD and SEN are set LOW, data on the SI input are written, one bit for each WCLK rising edge, starting with the Empty Offset (13 bits for the 72255, 14 bits for the 72265), ending with the Full Offset (13 bits for the 72255, 14 bits for the 72265). A total of 26 bits are necessary to program the 72255; a total of 28 bits are necessary to program the 72265. Individual registers cannot be loaded serially; rather, both must be programmed in sequence, no padding allowed. PAE and PAF can show a valid status only after the the full set of bits have been entered. The registers can be re-programmed, as long as both offsets are loaded. When LD is LOW and SEN is HIGH, no serial write to the registers can occur.

Once parallel offset loading has been selected, then programming PAE and PAF procedes as follows: When LD and WEN are set LOW, data on the inputs Dn are written into the Empty Offset Register on the first LOW-to-HIGH transition of WCLK. Upon the second LOW-to-HIGH transition of WCLK, data at the inputs are written into the Full Register. The third transition of WCLK writes, once again, to the Empty Offset Register.

To ensure proper programming (serial or parallel) of the offset registers, no read operation is permitted from the time of reset (master or partial) to the time of programming. (During this period, the read pointer must be pointing to the first location of the memory array.) After the programming has been accomplished, read operations may begin.

Write operations to memory are allowed before and during the parallel programming sequence. In this case, the programming of all offset registers does not have to occur at one time. One or two offset registers can be written to and then, by bringing \overline{LD} HIGH, write operations can be redirected to the FIFO memory. When \overline{LD} is set LOW again, and \overline{WEN} is LOW, the next offset register in sequence is written to. As an alternative to holding \overline{WEN} LOW and toggling \overline{LD} , parallel programming can also be interrupted by setting \overline{LD} LOW and toggling \overline{WEN} .

Write operations to memory are allowed before and during the serial programming sequence. In this case, the programming of all offset bits does not have to occur at once. A select number of bits can be written to the SI input and then, by bringing \$\overline{LD}\$ and \$\overline{SEN}\$ HIGH, data can be written to FIFO memory via \$D_n\$ by toggling \$\overline{WEN}\$. When \$\overline{WEN}\$ is brought HIGH with \$\overline{LD}\$ and \$\overline{SEN}\$ restored to a LOW, the next offset bit in sequence is written to the registers via SI. If a mere interruption of serial programming is desired, it is sufficient either to set \$\overline{LD}\$ LOW and deactivate \$\overline{LD}\$ once \$\overline{LD}\$ and \$\overline{SEN}\$ are both restored to a LOW level, serial offset programming continues from where it left off.

Note that the status of a partial flag (PAE or PAF) output is invalid during the programming process. From the time parallel programming has begun, a partial flag output will not

be valid until the appropriate offset word has been written to the register pertaining to that flag. From the time serial programming has begun, neither partial flag will be valid until the full set of bits required to fill all the offset registers has been written. Measuring from the rising WCLK edge that achieves either of the above criteria; PAF will be valid after two more rising WCLK edges plus tPAF, PAE will will be valid after the next two rising RCLK edges plus tPAE (Add one more RCLK cycle if tSKEW2 is not met.)

The act of reading the offset registers employs a dedicated read offset register pointer. The contents of the offset registers can be read on the output lines when \overline{LD} is set LOW and \overline{REN} is set LOW; then, data are read via \overline{CO} from the LSB Empty Offset Register on the first LOW-to-HIGH transition of RCLK. Upon the second LOW-to-HIGH transition of RCLK, data are read from the MSB Empty Offset Register. Upon the third LOW-to-HIGH transition of RCLK, data are readfrom the LSB Full Offset Register. Upon the fourth LOW-to-HIGH transition of RCLK, data are read from the MSB Full Offset Register. The fifth transition of RCLK reads, once again, from the LSB Empty Offset Register.

It is permissable to interrupt the the offset register access sequence with reads or writes to memory . The interruption is accomplished by deasserting $\overline{\text{REN}}$, $\overline{\text{LD}}$, or both together. When $\overline{\text{REN}}$ and $\overline{\text{LD}}$ are restored to a LOW level, access of the registers continues where it left off.

LD functions the same way in both IDT Standard and FWFT modes.

FREQUENCY SELECT INPUT (FS)

An internal state machine manages the movement of data through the Supersync FIFO. The FS line determines whether RCLK or WCLK will synchronize the state machine. Tie FS to VCC if the RCLK line is running at a lower frequency than the WCLK line. In this case, the state machine will be synchronized to WCLK. Tie FS to GND if the RCLK line is running at a higher frequency than the WCLK line. In this case, the state machine will be synchronized to RCLK. Note that FS must be set so the clock line running at the higher frequency drives the state machine; this ensures efficient handling of the data within the FIFO. If the same clock signal drives both the WCLK and the RCLK pins, then tie FS to GND.

The frequency of the clock tied to the state machine (referred to as the "selected clock") may be changed at any time, so long as it is always greater than or equal to the frequency of the clock that is not tied to the state machine (referred to as the "non-selected clock"). The frequency of the non-selected clock can also be varied with time, so long as it never exceeds the frequency of the selected clock. To be more specific, the frequencies of both RCLK and WCLK may be varied during FIFO operation, provided that, at any given point in time, the cycle period of the selected clock is equal to or less than the cycle period of the non-selected clock.

The selected clock must be continuous. It is, however, permissible to stop the non-selected clock. Note, so long as RCLK is idle, EF/OR and PAE will not be updated. Likewise, as long as WCLK is idle, FF/IR and PAF will not be updated.

Changing the FS setting during FIFO operation (i.e. read-

ing or writing) is not permitted; however, such a change at the time of Master Reset or Partial Reset is all right. FS is an asynchronous input.

OUTPUTS:

FULL FLAG (FF/IR)

This is a dual purpose pin. In IDT Standard Mode, the Full Flag (FF) function is selected. When the FIFO is full (i.e. the write pointer catches up to the read pointer), FF will go LOW, inhibiting further write operation. When FF is HIGH, the FIFO is not full. If no reads are performed after a reset (either MRS or PRS), FF will go LOW after 8,192 writes tor the IDT72255 and 16,384 writes to the IDT72265.

In FWFT Mode, the Input Ready (IR) function is selected. IR goes LOW when memory space is available for writing in data. When there is no longer any free space left, IR goes HIGH, inhibiting further write operation. If no reads are performed after a reset (either MRS or PRS), IR will go HIGH after 8,193 writes for the IDT72255 and 16,385 writes for the IDT72265.

The IR status not only measures the contents of the FIFO memory, but also counts the presence of a word in the output register. Thus, in FWFT mode, the total number of writes necessary to deassert IR is one greater than needed to assert FF in IDT Standard mode.

FF/IR is synchronized to WCLK. It is double-registered to enhance metastable immunity.

EMPTY FLAG (EF/OR)

This is a dual purpose pin. In the IDT Standard Mode, the Empty Flag (EF) function is selected. When the FIFO is empty (i.e. the read pointer catches up to the write pointer), EF will go LOW, inhibiting further read operations. When EF is HIGH, the FIFO is not empty.


When writing the first word to an empty FIFO, the deassertion time of EF is variable, and can be represent by the First Word Latency parameter, tFWL1, which is measured from the rising WCLK edge that writes the first word to the rising RCLK edge that updates the flag. tFWL1 includes any delays due to clock skew and can be expressed as follows:


where Tris either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period. Since no read can take place until EF goes HIGH, the tFWL1 delay determines how early the first word can be available at Qn. This delay has no effect on the reading of subsequent words.

In FWFT Mode, the Ouput Ready (\overline{OR}) function is selected. \overline{OR} goes LOW at the same time that the first word written to an empty FIFO appears valid on the outputs. \overline{OR} goes HIGH one cycle after RCLK shifts the last word from the FIFO memory to the outputs. Then further data reads are inhibited until \overline{OR} goes LOW again.


When writing the first word to an empty FIFO, the assertion time of \overline{OR} is variable, and can be represented by the First Word Latency parameter, tFWL2, which is measured from the rising WCLK edge that writes the first word to the rising RCLK edge that updates the flag. tFWL2 includes any delay due to clock skew and can be expressed as follows:


where Tr is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period. Note that the First Word Latency in FWFT mode is one RCLK cycle longer than in IDT Standard mode. The tFWL2 delay determines how early the first word can be available at Qn. This delay has no effect





72265 - 16.384 x 18-BIT





1. Any bits of the offset register not being programmed should be set to zero.

Figure 3. Offset Register Location and Default Values

5.03

11

on the reading of subsequent words.

EF/OR is sychronized to the RCLK. It is double-registered to enhance metastable immunity.

PROGRAMMABLE ALMOST-FULL FLAG (PAF)

The Programmable Almost-Full Flag (PAF) will go LOW when the FIFO reaches the Almost-Full condition as specified by the offset m stored in the Full Offset register.

At the time of Master Reset, depending on the state of \overline{LD} , one of two possible default offset values are chosen. If \overline{LD} is LOW, then m = 07FH and the \overline{PAF} switching threshold is 127 words from the Full boundary, if \overline{LD} is HIGH, then m = 3FFH and the \overline{PAF} switching threshold is 1023 words away from the Full boundary.

Any integral value of m from 0 to the maximum FIFO depth minus 1 (8,191 words for the 72255, 16,383 words for the

72265) can be programmed into the Full Offset register.

In IDT Standard Mode, if no reads are performed after reset (MRS or PRS), PAF will go LOW after (8,192-m) writes to the IDT72255, and (16,384-m) writes to the IDT72265.

In FWFT Mode, if no reads are performed after reset (MRS or PRS), PAF will go LOW after (8,193-m) writes to the IDT72255, and (16,385-m) writes to the IDT72265. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register; therefore, it has no effect on determining the state of PAF.

Note that even though PAF is programmed to switch LOW during the first word latency period (tFWL), attempts to read data will be ignored until EF goes HIGH indicating that data is available at the output port. This is true for both timing modes.

PAF is synchronous and updated on the rising edge of WCLK. It is double-registered to enhance metastable immunity.

TABLE I — STATUS FLAGS FOR IDT STANDARD MODE

Number of Words	Number of Words in FIFO Memory (1)						
72255	72265	T FF	PAF	HF	PAE	EF	
0	0	Н	Н	Н	L	L	
1 to n ⁽²⁾	1 to n ⁽²⁾	Н	Н	Н	L	Н	
(n+1) to 4,096	(n+1) to 8,192	Ĥ	Н	Н	Н	Н	
4,097 to (8192-(m+1))	8,193 to (16,384-(m+1))	Н	Н	L	Н	Н	
(8,192-m) ⁽³⁾ to 8,191	(16,384-m) ⁽³⁾ to 16,383	Н	L	L	н	Н	
8,192	16,384	L	L	L	н	Н	

3037 tbl 03

NOTES:

- Data in the output register does not count as a 'word in FIFO memory". Since in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
- 2. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n=1023 when serial offset loading is selected.
- 3. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or n=1023 when serial offset loading is selected.

TABLE II — STATUS FLAGS FOR FWFT MODE

Number of Words	Number of Words in FIFO Memory (1)					
72255	72265	ĪŔ	PAF	HF	PAE	ŌR
0	0	L	Н	н	L	H (4)
1 to n ⁽²⁾	1 to n ⁽²⁾	Ĺ	Н	Н	L	L
(n+1) to 4,096	(n+1) to 8,192	L	H	Н	Н	L
4,097 to (8192-(m+1))	8,193 to (16,384-(m+1))	L	Н	L	Н	L
(8,192-m) ⁽³⁾ to 8,191	(16,384-m) ⁽³⁾ to 16,383	L	L		Н	L
8,192	16,384	Н	L	L	Н	L

3037 tbl 04

- 1.Data in the output register does not count as a 'word in FIFO memory". Since in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
- 2. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n=1023 when serial offset loading is selected.
- 3. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or n=1023 when serial offset loading is selected.
- 4. Following a reset (Master or Partial), the FIFO memory is empty and \overline{OR} = HIGH. After writing the first word, the FIFO memory remains empty, the data is placed into the output register, and \overline{OR} goes LOW. In this case, or any time the last word in the FIFO memory has been read into the output register; a rising RCLK edge, enabled by \overline{REN} , will set \overline{OR} HIGH.

5

PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)

The Programmable Almost-Empty Flag (PAE) will go LOW when the FIFO reaches the Almost-Empty condition as specified by the offset n stored in the Empty Offset register.

At the time of Master Reset, depending on the state of \overline{LD} , one of two possible default offset values are chosen. If \overline{LD} is LOW, then n = 07FH and the \overline{PAE} switching threshold is 127 words from the Empty boundary, if \overline{LD} is HIGH, then n = 3FFH and the \overline{PAE} switching threshold is 1023 words away from the Empty boundary.

Any integral value of n from 0 to the maximum FIFO depth minus 1 (8,191 words for the 72255, 16,383 words for the 72265) can be programmed into the Empty Offset register.

In IDT Standard Mode, if no reads are performed after reset (MRS or PRS), the PAE will go HIGH after (n + 1) writes to the IDT72255/72265.

In FWFT Mode, if no reads are performed after reset (MRS or PRS), the PAE will go HIGH after (n+2) writes to the IDT72255/72265. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register; therefore, it has no effect on determining the state of PAE.

Note that even though PAE is programmed to switch HIGH during the first word latency period (tFwL), attempts to read data will be ignored until EF goes HIGH indicating that data is available at the output port. This is true for both timing modes.

PAE is synchronous and updated on the rising edge of RCLK. It is double-registered to enhance metastable immunity.

HALF-FULL FLAG (HF)

This output indicates a half-full memory. The rising WCLK edge that fills the memory beyond half-full sets HFLOW. The flag remains LOW until the difference between the write and read pointers becomes less than or equal to half of the total depth of the device; the rising RCLK edge that accomplishes this condition also sets HF HIGH.

In IDT Standard Mode, if no reads are performed after reset (MRS or PRS), HF will go LOW after (D/2 + 1) writes, where D is the maximum FIFO depth (8,192 words for the IDT72255, 16.384 words for the IDT72265).

In FWFT Mode, if no reads are performed after reset (MRS or PRS), HF will go LOW after (D/2+2) writes to the IDT72255/72265. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register; therefore, it has no effect on determining the state of LE

Because HF uses both RCLK and WCLK for synchronization purposes, it is asynchronous.

DATA OUTPUTS (Q0-Q17)

Qo-Q₁₇ are data outputs for 18-bit wide data.




Figure 4. Master Reset Timing






Figure 5. Partial Reset Timing



1. tskew is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH (after one WCLK cycle plus twrf). If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew, then the FF deassertion may be delayed an extra WCLK cycle.

2. LD = HIGH

Figure 6. Write Cycle Timing (IDT Standard Mode)




3037 drw 10

- 1. tFWL1 contributes a variable delay to the overall first word latency (this parameter includes delays due to skew):

 tFWL1 max. (in ns) = 10*Tr + 2* TRCLK


 where Tr is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period
- 2. LD = HIGH

Figure 7. Read Cycle Timing (IDT Standard Mode)



- tFWL1 max. (in ns) = 10* Tf + 2* TRCLK
 Where Tr is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period
- 2. LD = HIGH

Figure 8. First Data Word Latency (IDT Standard Mode)




1. tsxew is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go high (after one WCLK cycle pus twrf).

If the time between the rising edge of the RCLK and the rising edge of the WCLK is less than tsxew1, then the FF deassertion may be delayed an extra WCLK cycle.

2. LD = HIGH

Figure 9. Full Flag Timing (IDT Standard Mode)



3037 drw 13

- 1. tFWL1 max. (in ns) = 10*Tf + 2*TRCLK
- Where Tr is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the period.
- 2. \overline{LD} = HIGH

Figure 10. Empty Flag Timing (IDT Standard Mode)




Figure 11. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT modes)

1. For the 72255, X = 12. For the 72265, X = 13.




Figure 12. Parallel Loading of Programmable Flag Registers (IDT Standard and FWFT modes)






Figure 13. Parallel Read of Programmable Flag Registers (IDT Standard and FWFT modes)

1. OE=LOW




- 1. PAE offset = n
- 2. Data in the output register does not count as a "word in FIFO memory". Since, in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
- 3. tskew2 is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to go HIGH (after one RCLK cycle plus tPAE). If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskew2, then the PAE deassertion may be delayed one extra RCLK cycle.

Figure 14. Programmable Almost Empty Flag Timing (IDT Standard and FWFT modes)



- 1. PAF offset = m, D = 8,192 for IDT 72255, 16,384 word for IDT 72265.
- 2. Data in the output register does not count as a "word in FIFO memory". Since, in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
- 3. tskewz is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to go HIGH (after one WCLK cycle plus tPAF). If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewz, then the PAF deassertion time may be delayed an extra WCLK cycle.


Figure 15. Programmable Almost Full Flag Timing (IDT Standard and FWFT modes)



NOTE:


1. D = maximum FIFO depth = 8,192 for IDT 72255, 16,384 word for IDT 72265.

Figure 16. Half - Full Flag Timing (IDT Standard and FWFT modes)




- 1. thtf1 contributes a variable delay to the overall retransmit recovery time: theff1 max = 14*T1 + 3*ThcLk (in ns)
 - Where Tr is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period.
- 2. Retransmit set up is complete after EF returns HiGH, only then can a read operation begin. Write operations are permitted after one of two conditions have been met: EF is HiGH or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the RT pulse.
- 3. Following Retransmit Setup, the rising edge of RCLK that accesses the first memory location also initiates the updating of HF, PAE, and PAF.
- 4. No more than D-2 words (D = 8,192 words for the 72255, 16,384 words for the 72265) should have been written to the FIFO between Reset (Master or Partial) and Retransmit Setup. Therefore, FF will be HIGH throughout the Restransmit Setup procedure.
- 5. OE=LOW

Figure 17. Retransmit Timing (IDT Standard mode)




- 1. tFWL2 max. (in ns) = 10*Tr + 3*TRCLK where Tf is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period.
- 2. tskewz is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to go HIGH (after one RCLK cycle plus tPAE). If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewz, then the PAE deassertion may be delayed one extra RCLK cycle.
- 3. LD = HIGH, OE = LOW
- 4. PAE offset = n, PAF offset = m, D = maximum FIFO depth = 8,192 words for the IDT72255, 16,384 words for the IDT72265.

Figure 18. Write Timing (First Word Fall Through Mode)



- 1. tskewt is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that IR will go LOW (after one WCLK cycle plus twrf). If the time between the rising ege of RCLK and the rising edge of WCLK is less than tskewt, then the IR assertion may be delayed an extra WCLK cycle.
- 2. tskewz is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to go HIGH (after one WCLK cycle plus tPAF). If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewz, then the PAF deassertion may be delayed an extra WCLK cycle.
- 3. LD = HIGH
- 4. PAE Offset = n, PAF offset = m, D = maximum FIFO depth = 8,192 words for the IDT72255, 16,384 words for the IDT72265.



- 1. trtf2 contribute a variable delay to the overall retransmit time: trtf2 max = 13*Tr + 4*Trclk (in ns)
 - Where Tr is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period.
- 2. Retransmit set up is complete after \overline{OR} returns LOW, only then can a read operation begin. Write operations are permitted after one of two conditions have been met: \overline{OR} is LOW or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the \overline{RT} pulse.
- 3. Following Retransmit Setup, the rising edge of RCLK that accesses the first memory location also initiates the updating of HF, PAÉ, and PAF.
- 4. No more than D-2 words (D = 8,192 words for the 72255, 16,384 words for the 72265) should have been written to the FIFO between Reset (Master or Partial) and Retransmit Setup. Therefore, IR will be LOW throughout the Retransmit Setup procedure.
- 5. OE=LÓW

Figure 20. Retransmit Timing (FWFT mode)

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION

A single IDT72255/72265 may be used when the applica-

tion requirements are for 8,192/16,384 words or less. The IDT72255/72265 can always be used in Single Device Configuration, whether IDT Standard Mode or FWFT Mode has been selected. No special set up procedure is necessary.





Figure 21. Block Diagram of Single 8,192x18/16,384x18 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the $\overline{\text{EF}}$ and $\overline{\text{FF}}$ functions in IDT Standard mode and the $\overline{\text{IR}}$ and $\overline{\text{OR}}$ functions in FWFT mode. Because of variations in skew between RCLK and WCLK, it is possible for $\overline{\text{EF}/\text{FF}}$ deassertion and $\overline{\text{IR}/\text{OR}}$ assertion to vary by one cycle between FIFOs. In

IDT Standard mode, such problems can be avoided by creating composite flags, that is, ANDing EF of every FIFO, and separately ANDing FF of every FIFO. In FWFT mode, composite flags can be created by ORing OR of every FIFO, and separately ORing IR of every FIFO. Figure 22 demonstrates an 36-word width by using two IDT72255/72265s. Any word width can be attained by adding additional IDT72255/72265s.



- 1. Use an AND gate in IDT Standard mode, an OR gate in FWFT mode.
- 2. Do not connect any output control signals directly together.

Figure 22. Block Diagram of 8,192x36/16,384x36 72255/65 Width Expansion

DEPTH EXPANSION CONFIGURATION

The IDT72255/72265 can easily be adapted to applications requiring more than 8,192/16,384 words of buffering. In FWFT mode, the FIFOs can be arranged in series (the data outputs of one FIFO connected to the data inputs of the next)—no external logic necessary. The resulting configuration provides a total depth equivalent to the sum of the depths associated with each single FIFO. Figure 23 shows a depth expansion using two IDT72255/72265s.

Care should be taken to select FWFT mode during Master Reset for all FIFOs in the depth expansion configuration. The first word written to an empty configuration will pass from one FIFO to the next ("ripple down") until it finally appears at the outputs of the last FIFO in the chain–no read operation is necessary. Each time the data word appears at the outputs of one FIFO, that device's \overline{OR} line goes LOW, enabling a write to the next FIFO in line.

The \overline{OR} assertion time is variable and is described with the help of the tFWL2 parameter, which includes including delay caused by clock skew:

tFWL2 max.= 10*Tf + 3*TRCLK




Figure 23. Block Diagram of 16,384x18/32,768x18 Synchronous FIFO Memory With Programmable Flags used in Depth Expansion Configuration

5.03 29

where TRCLK is the RCLK period and Tr is either the RCLK or the WCLK period, whichever is shorter.

The maximum amount of time it takes for a word to pass from the inputs of the first FIFO to the outputs of the last FIFO in the chain is the sum of the delays for each individual FIFO:

where N is the number of FIFOs in the expansion.

Note that the additional RCLK term accounts for the time it takes to pass data between FIFOs.

The ripple down delay is only noticeable for the first word written to an empty depth expansion configuration. There will be no delay evident for subsequent words written to the configuration.

The first free location created by reading from a full depth expansion configuration will "bubble up" from the last FIFO to the previous one until it finally moves into the first FIFO of the

chain. Each time a free location is created in one FIFO of the chain, that FIFO's \overline{IR} line goes LOW, enabling the preceding FIFO to write a word to fill it.


The amount of time it takes for $\overline{\mathbb{IR}}$ of the first FIFO in the chain to assert after a word is read from the last FIFO is the sum of the delays for each individual FIFO:

N*(3*Twclk)

where N is the number of FIFOs in the expansion and TWCLK is the WCLK period. Note that one of the three WCLK cycle accounts for TSKEW1 delays.

In a Supersync depth expansion, set FS individually for each FIFO in the chain. The Transfer Clock line should be tied to either WCLK or RCLK, whichever is faster. Both these actions result in moving, as quickly as possible, data to the end of the chain and free locations to the beginning of the chain.

ORDERING INFORMATION



3037 drw 27



CMOS SINGLE BIT SyncFIFO™ 64 X 1, 256 x 1, 512 x 1

PRELIMINARY IDT72423 IDT72203 IDT72213

FEATURES:

- 64 x 1-bit organization (IDT72423)
- 256 x 1-bit organization (IDT72203)
- 512 x 1-bit organization (IDT72213)
- 10 ns read/write cycle time (IDT72423/72203/72213)
- · Independent read and write clock lines
- · Empty and Full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags can be programmed to any depth via a dedicated port (Pn).
 These flags default to Empty+7 and Full-7, respectively.
- Output enable puts output data bus in high impedance state
- Available in 24-pin SOIC, 24-pin plastic DIP (300 mil.), and 24-pin ceramic DIP (300 mil.)
- Military product compliant to MIL-STD-883, Class B Advanced submicron CMOS technology

DESCRIPTION:


The IDT72423/72203/72213 SyncFIFO[™] are very high-speed, low-power First-In, First-Out (FIFO) memories with a word width of 1 and clocked read and write controls. The IDT72423/72203/72213 have a 64, 256, and 512 x 1-bit memory arrays, respectively. These FIFOs are appropriate

for a wide variety of serial data buffering needs, especially telecommunications applications such as networks, modems, signal processing, and serial interfaces.

These single-bit FIFOs have 1-bit input (D) and output ports (Q). The input port is controlled by a free-running clock (WCLK), and two write enable pins (WEN1, WEN2). Data is written into the Synchronous FIFO on every rising clock edge when the write enable pins are asserted. The output port is controlled by another clock pin (RCLK) and a read enable pin (REN). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin (OE) is provided on the read port for three-state control of the output.

The Synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF). Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are provided for improved system control. The programmable flags default to Empty+7 and Full-7 for PAE and PAF, respectively. The programmable flag offset is loaded via the Program Inputs (P0 - P7), on the rising WCLK when the load pin (LD) is asserted.

The IDT72423/72203/72213/ are fabricated using IDT's high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883. Class B.



The IDT logo is a registered trademark and SyncFIFO is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

MAY 1994

PIN CONFIGURATION

P5		1		24		P ₆
P4		2		23		P7
Рз	П	3		22		D
P2		4		21		RS
P1		5	P24-1	20		WEN1
Po		6	D24-1 SO24-2	19		WCLK
PAF		7	00212	18		WEN2/LD
PAE		8		17		Vcc
Vss		9		16		Q
NC		10		15		FF
RCLK		11		14	\Box	ĒF
REN		12		13	口	ŌĒ

PIN DESCRIPTIONS

DIP/SOIC TOP VIEW

3111 drw 02

Symbol	Name	1/0	Description
D	Data Input	1	Input for serial data.
RS	Reset	1	When $\overline{\text{RS}}$ is set LOW, internal read and write pointers are set to the first location of the RAM array, $\overline{\text{FF}}$ and $\overline{\text{PAF}}$ go HIGH, and $\overline{\text{PAE}}$ and $\overline{\text{EF}}$ go LOW. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock	!	Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable(s) are asserted.
WEN1	Write Enable 1	ı	If the FIFO is configured to have programmable flags, WEN1 is the only write enable pin. When WEN1 is LOW, data is written into the FIFO on every LOW-to-HIGH transition WCLK. If the FIFO is configured to have two write enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW.
WEN2/LD	Write Enable 2/ Load		The FIFO is configured at reset to have either two write enables or programmable flags. If WEN2/\overline{LD} is HIGH at reset, this pin operates as a second write enable. If WEN2/\overline{LD} is LOW at reset, this pin operates as a control to load and read the programmable flag offsets. If the FIFO is configured to have two write enables, \overline{WEN1} must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the \overline{FF} is LOW. If the FIFO is configured to have programmable flags, \overline{WEN2/\overline{LD}} is held LOW to write or read the programmable flag offsets.
Po-P7	Program Inputs	_	Offsets for the programmable flag registers are entered at these inputs on the rising edge of WCLK when LD and WEN are LOW
Q	Data Output	0	Output for serial data.
RCLK	Read Clock		Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when $\overline{\text{REN}}$ is asserted.
REN	Read Enable 1	_	When REN is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW.
ŌĒ	Output Enable	1	When OE is LOW, the data output bus is active. If OE is HIGH, the output data bus will be in a high impedance state.
ĒF	Empty Flag	0	When EF is LOW, the FIFO is empty and further data reads from the output are inhibited. When EF is HIGH, the FIFO is not empty. EF is synchronized to RCLK.
PAE	Programmable Almost-Empty Flag	0	When PAE is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is Empty+7. PAE is synchronized to RCLK.
PAF	Programmable Almost-Full Flag	0	When PAF is LOW, the FIFO is almost full based on the offset programmed into the FIFO. The default offset at reset is Full-7. PAF is synchronized to WCLK.
FF	Full Flag	0	When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to WCLK.
Vcc	Power		One +5Volt power supply pin.
GND	Ground		One 0Volt ground pin.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +135	ç
lout	DC Output Current	50	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcсм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0	1	_	٧
ViH	Input High Voltage Military	2.2	_	_	٧
VIL	Input Low Voltage Commercial & Military	-	_	0.8	٧

3111 tbl 03

3111 tbl 04

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	pF
Cout ^(1,2) Output Capacitan		Vout = 0V	10	pF

NOTES:

- 1. With output deselected (OE = HIGH).
- 2. Characterized values, not currently tested.

DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V ± 10%, TA = 0°C to +70°C; Military: Vcc = 5V ± 10%, TA = -55°C to +125°C)

Symbol	Parameter		IDT72423 IDT72203 IDT72213 Commercial tcLK = 10, 12, 15ns Min. Typ. Max.			IDT72423 IDT72203 IDT72213 Military tcLK = 15, 25ns Min. Typ. Max.		
LI ⁽¹⁾	Input Leakage Current (Any Input)	-1	_	1	-10	_	10	μА
ILO ⁽²⁾	Output Leakage Current	-10	_	10	– 10	_	10	μА
Voн	Output Logic "1" Voltage, Iон = -2 mA	2.4	_	_ :	2.4		_	٧
Vol	Output Logic "0" Voltage, IoL = 8 mA	_	_	0.4	_		0.4	٧
Icc ⁽³⁾	Active Power Supply Current	_	_	80		_	100	mA

3111 tbl 05

- 1. Measurements with $0.4 \le Vin \le Vcc$.
- 2. OE ≥ VIH, 0.4 ≤ VOUT ≤ VCC.
- 3. Measurements are made with outputs unloaded. Tested at fCLK = 20MHz.

AC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

			Comm	mercial		Com'	l & Mil.	Mi	litary	
1		7242	23L10	724	23L12	724	23L15	724	123L25	
		7220	3L10	722	03L12	722	03L15	722	203L25	
		72213L10		72213L12		72213L15		72213L25		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fS	Clock Cycle Frequency	100	_		83.3		66.7		40	Mhz
tA	Data Access Time	2	7.5	2	8	2	10	3	15	ns
tCLK	Clock Cycle Time	10	_	12		15		25		ns
tCLKH	Clock High Time	4.5		5		6		10		ns
tCLKL	Clock Low Time	4.5		5	_	6		10	_	ns
tDS	Data Set-up Time	3	_	3		4	_	6	_	ns
tDH	Data Hold Time	0		0		1	_	1	_	ns
tENS	Enable Set-up Time	3		3		4		6		ns
tENH	Enable Hold Time	0	_	0.2	_	1	_	1	_	ns
tRS	Reset Pulse Width ⁽¹⁾	10	_	12	_	15	_	25	_	ns
tRSS	Reset Set-up Time	10	-	12	-	15		25	_	ns
tRSR	Reset Recovery Time	10		12	_	15		25	_	ns
tRSF	Reset to Flag and Output Time	10	_		12		15	l —	25	ns
tOLZ	Output Enable to Output in Low-Z ⁽²⁾	0	_	0		0		0		ns
tOE	Output Enable to Output Valid	3	6.5	3	7	3	8	3	13	ns
tOHZ	Output Enable to Output in High-Z(2)	3	6.5	3	7	3	8	3	13	ns
tWFF	Write Clock to Full Flag	7.5		_	8	_	10	_	15	ns
tREF	Read Clock to Empty Flag	7.5	_	_	8		10		15	ns
tAF	Write Clock to Almost-Full Flag	7.5			8		10	_	15	ns
tAE	Read Clock to Almost-Empty Flag	7.5	-	_	8		10	-	15	ns
tSKEW1	Skew time between Read Clock & Write Clock for Empty Flag &Full Flag	5	_	5	_	6		10	_	ns
tSKEW2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag	22		22		28		40	_	ns

NOTES:

1. Pulse widths less than minimum values are not allowed.

2. Values guaranteed by design, not currently tested.

AC TEST CONDITIONS

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1
	3111 tbl 07

D.U.T. 5V
1.1ΚΩ
30pF*

or equivalent circuit

Figure 1. Output Load *Includes jig and scope capacitances.

5.04

SIGNAL DESCRIPTIONS

INPUTS:

Data In (D) — Input for serial data.

CONTROLS:

Reset (RS)—Reset is accomplished whenever the Reset (RS) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag (FF) and Programmable Almost-Full Flag (PAF) will be reset to HIGH after trass. The Empty Flag (EF) and Programmable Almost-Empty Flag (PAE) will be reset to low after trass. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

Write Clock (WCLK)—A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data setup and hold times must be met in respect to the LOW-to-HIGH transition of the write clock (WCLK). The Full Flag (FF) and Programmable Almost-Full Flag (PAF) are synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

Write Enable 1 (WEN1)—If the FIFO is configured for programmable flags, Write Enable 1 (WEN1) is the only enable control pin. In this configuration, when Write Enable 1 (WEN1) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable 1 (WEN1) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

If the FIFO is configured to have two write enables, which allows for depth expansion, there are two enable control pins. See Write Enable 2 paragraph below for operation in this configuration.

To prevent data overflow, the Full Flag (FF) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (FF) will go high after tWFF, allowing a valid write to begin. Write Enable 1 (WEN1) is ignored when the FIFO is full.

Read Clock (RCLK) — Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK). The Empty Flag $(\overline{\text{EF}})$ and Programmable Almost-Empty Flag $(\overline{\text{PAE}})$ are synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

The write and read clocks can be asynchronous or coincident.

Read Enables (REN)—When the Read Enable (REN) is LOW, data is read from the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When the Read Enable (REN) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag (EF) will go HIGH after tREF and a valid read can begin. The Read Enable (REN) is ignored when the FIFO is empty.

Output Enable (\overline{OE})—When Output Enable (\overline{OE}) is enabled (LOW), the output buffer receives data from the output register. When Output Enable (\overline{OE}) is disabled (HIGH), the Q data output is in a high-impedance state.

Write Enable 2/Load (WEN2/LD)—This is a dual-purpose pin. The FIFO is configured at Reset to have programmable flags or to have two write enables, which allows depth expansion. If Write Enable 2/Load (WEN2/LD) is set HIGH at Reset (RS = LOW), this pin operates as a second write enable pin.

If the FIFO is configured to have two write enables, when Write Enable (WEN1) is LOW and Write Enable 2/Load (WEN2/LD) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable (WEN1) is HIGH and/or Write Enable 2/Load (WEN2/LD) is LOW, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag (FF) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (FF) will go HIGH after tWFF, allowing a valid write to begin. Write Enable 1 (WEN1) and Write Enable 2/Load (WEN2/LD) are ignored when the FIFO is full.

The FIFO is configured to have programmable flags when the Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$) is set LOW at Reset ($\overline{\text{RS}}$ = LOW). The IDT72423/72203/72213 devices contain four 8-bit offset registers which can be loaded with data on the Program Inputs (Po - Pr). See Figure 3 for details of the size of the registers and the default values.

If the FIFO is configured to have programmable flags when the Write Enable 1 (WEN1) and Write Enable 2/Load (WEN2/LD) are set LOW, data on the Program Inputs (Po - P7) are written into the Empty (Least Significant Bit) offset register on the first LOW-to-HIGH transition of the write clock (WCLK). Data is written into the Empty (Most Significant Bit) offset register on the second LOW-to-HIGH transition of the write clock (WCLK), into the Full (Least Significant Bit) offset register on the third transition, and into the Full (Most Significant Bit) offset register on the fourth transition. The fifth transition of the write clock (WCLK) again writes to the Empty (Least Significant Bit) offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$) pin HIGH, the FIFO is returned to normal read/write operation. When the Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$) pin is set LOW, and Write Enable 1 ($\overline{\text{WEN1}}$) is LOW, the next offset register in sequence is written.

Program Inputs (Po-P7)—Flag offsets on these inputs are entered into the programmable offset registers on the rising edge of WCLK when $\overline{\text{LD}}$ and $\overline{\text{WEN}}$ are LOW.

LD	WEN1	WCLK(1)	Selection
- 0	0		Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB)
0	1		No Operation
1	0		Write into FIFO
1	1		No Operation
			3111 tbi 08

Figure 2. Write Offset Register




Figure 3. Offset Register Location and Default Values

7

OUTPUTS:

Full Flag (FF)—The Full Flag (FF) will go LOW, inhibiting further write operation, when the device is full. If no reads are performed after Reset (RS), the Full Flag (FF) will go LOW after 64 writes for the IDT72423, 256 writes for the IDT72203, 512 writes for the IDT72213.

The Full Flag (FF) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Empty Flag (EF)—The Empty Flag (EF) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag (EF) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Programmable Almost-Full Flag (PAF)—The Programmable Almost-Full Flag (PAF) will go LOW when the FIFO reaches the Almost-Full condition. If no reads are performed after Reset (RS), the Programmable Almost-Full Flag (PAF) will go LOW after (64-m) writes for the IDT72423, (256-m)

writes for the IDT72203, (512-m) writes for the IDT72213. The offset "m" is defined in the Full offset registers.

If there is no Full offset specified, the Programmable Almost-Full Flag (PAF) will go LOW at Full-7 words.

The Programmable Almost-Full Flag (PAF) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Programmable Almost-Empty Flag (PAE)—The Programmable Almost-Empty Flag (PAE) will go LOW when the read pointer is "n+1" locations less than the write pointer. The offset "n" is defined in the Empty offset registers. If no reads are performed after Reset the Programmable Almost-Empty Flag (PAE) will go HIGH after "n+1" for the IDT72423/72203/72213. If there is no Empty offset specified, the Programmable Almost-Empty Flag (PAE) will go LOW at Empty+7 words.


The Programmable Almost-Empty Flag (PAE) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Data Outputs (Q) — Output for serial data.

TABLE 1: STATUS FLAGS

N	UMBER OF WORDS IN FIFO					
72423	72203	72213	FF	PAF	PAE	EF
0	0	0	Н	Н	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	Н	Н	L	Н
(n+1) to (64-(m+1))	(n+1) to (256-(m+1))	(n+1) to (512-(m+1))	Н	Н	Н	Н
(64-m) ²⁾ to 63	(256-m) ⁽²⁾ to 255	(512-m) ²⁾ to 511	Н	L	Н	Н
64	256	512	L	L	Н	Н
						3111 tbl 09


- 1. n = Empty Offset (n = 7 default value)
- 2. m = Full Offset (m = 7 default value)



- 1. Holding WEN2/LD HIGH during reset will make the pin act as a second write enable pin. Holding WEN2/LD LOW during reset will make the pin act as a load enable for the programmable flag offset registers.

 2. After reset, the outputs will be LOW if $\overrightarrow{OE} = 0$ and tri-state if $\overrightarrow{OE} = 1$.
- 3. The clocks (RCLK, WCLK) can be free-running during reset.


Figure 4. Reset Timing



NOTE:

1. tskewt is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewt, then EF may not change state until the next RCLK edge.


Figure 5. Write Cycle Timing



Note:

Figure 6. Read Cycle Timing


^{1.} tskewi is the minimum time between a rising WCLK edge and a rising RCLK edge for EF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewi, then EF may not change state until the next RCLK edge. Figure 6. Read Cycle - Timing



Note:


When tskew₁ ≥ minimum specification, tfRL = tcLk + tskew₁
 When tskew₁ < minimum specification, tfRL = 2tcLk + tskew₁ or tcLk + tskew₁
 The Latency Timings apply only at the Empty Boundary (EF = LOW).

Figure 7. First Data Word Latency Timing



2655 drw 10

Figure 8. Full Flag Timing




2655 drw 11

Note:


When tskewt ≥ minimum specification, tfRL maximum = tclk + tskewt
When tskewt < minimum specification, tfRL maximum = 2tclk + tskewt or tclk + tskewt
The Latency Timings apply only at at the Empty Boundary (EF = LOW).

Figure 9. Empty Flag Timing



- 1. PAF offset = m.
- 2. 64 m words in for IDT72423, 256 m words in FIFO for IDT72203, 512 m words for IDT72213.
- 3. tskew2 is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew2, then PAF may not change state until the next WCLK rising edge.
- 4. If a write is performed on this rising edge of the write clock, there will be Full (m-1) words in the FIFO when PAF goes LOW.

Figure 10. Programmable Full Flag Timing



- 1. PAE offset = n.
- 2. tskew2 is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to change during that clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskew2, then PAE may not change state until the next RCLK rising edge.
- 3. If a read is performed on this rising edge of the read clock, there will be Empty + (n-1) words in the FIFO when PAE goes LOW.

Figure 11. Programmable Empty Flag Timing




Figure 12. Write Offset Registers Timing

3111 drw 16

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION—A single IDT72423/72203/72213 may be used when the application requirements

are for 64/256/512 bits or less. In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 14. Block Diagram of Single 64 x 1/256 x 1/512 x 1 Synchronous FIFO


DEPTH EXPANSION—The IDT72423/72203/72213 can be adapted to applications when the requirements are for greater than 64/256/512 words. The existence of two enable pins on the write port facilitates depth expansion. The Write Enable 2/Load pin is used as a second write enable in a depth expansion configuration thus the Programmable flags are set to the default values. Two read enables can be created by adding a two-input AND gate to the REN line of the FIFO. Depth expansion is possible by using one enable input for system control while the other enable input is controlled by expansion logic to direct the flow of data. A typical application would have the expansion logic alternate data access from one device to the next in a sequential manner. The IDT72423/

72203/72213 operates in the Depth Expansion configuration when the following conditions are met:

- 1.The WEN2/LD pin is held HIGH during Reset so that this pin operates a second Write Enable.
- 2.An external two-input AND gate is used to create two read enables, REN1 and REN2. The output of the AND gate is tied to the REN pin of the FIFO device, one input of the AND gate is designated REN1, the other REN2.
- External logic is used to control the flow of data.

Please see the Application Note "Depth Expansion of IDT's Synchronous FIFOs Using the Ring Counter Approach" for details of this configuration.

ORDERING INFORMATION





CMOS SyncFIFO™ 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8 IDT72420 IDT72200 IDT72210 IDT72220 IDT72230 IDT72240

FEATURES:

- 64 x 8-bit organization (IDT72420)
- 256 x 8-bit organization (IDT72200)
- 512 x 8-bit organization (IDT72210)
- 1024 x 8-bit organization (IDT72220)
- 2048 x 8-bit organization (IDT72230)
- 4096 x 8-bit organization (IDT72240)
- 12 ns read/write cycle time (IDT72420/72200/72210)
- 15 ns read/write cycle time (IDT72220/72230/72240)
- Read and write clocks can be asynchronous or coincidental
- · Dual-Ported zero fall-through time architecture
- · Empty and Full flags signal FIFO status
- Almost-empty and almost-full flags set to Empty+7 and Full-7, respectively
- Output enable puts output data bus in high-impedance state
- Produced with advanced submicron CMOS technology
- Available in 28-pin 300 mil plastic DIP and 300 mil ceramic DIP
- For surface mount product please see the IDT72421/ 72201/72211/72221/72231/72241 data sheet
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:


The IDT72420/72200/72210/72220/72230/72240

SyncFIFO™ are very high-speed, low-power First-In, First-Out (FIFO) memories with clocked read and write controls. The IDT72420/72200/72210/72220/72230/72240 have a 64, 256, 512, 1024, 2048, and 4096 x 8-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs, such as graphics, Local Area Networks (LANs), and interprocessor communication.

These FIFOs have 8-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a write enable pin (WEN). Data is written into the Synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and a read enable pin (REN). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin (OE) is provided on the read port for three-state control of the output.

These Synchronous FIFOs have two end-point flags, Empty (EF) and Full (FF). Two partial flags, Almost-Empty (AE) and Almost-Full (AF), are provided for improved system control. The partial (AE) flags are set to Empty+7 and Full-7 for AE and AF respectively.


The IDT72420/72200/72210/72220/72230/72240 are fabricated using IDT's high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.



MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

PIN CONFIGURATION



PIN DESCRIPTIONS

Symbol	Name	1/0	Description
Do - D7	Data Inputs		Data inputs for a 8-bit bus.
RS	Reset	1	When $\overline{\rm RS}$ is set LOW, internal read and write pointers are set to the first location of the RAM array, $\overline{\rm FF}$ and $\overline{\rm AF}$ go HIGH, and $\overline{\rm AE}$ and $\overline{\rm EF}$ go LOW. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock		Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when $\overline{\text{WEN}}$ is asserted.
WEN	Write Enable	1	When $\overline{\text{WEN}}$ is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. Data will not be written into the FIFO if the $\overline{\text{FF}}$ is LOW.
Q0 - Q7	Data Outputs	0	Data outputs for a 8-bit bus.
RCLK	Read Clock		Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when $\overline{\text{REN}}$ is asserted.
REN	Read Enable	1	When REN is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW.
ŌĒ	Output Enable		When \overline{OE} is LOW, the data output bus is active. If \overline{OE} is HIGH, the output data bus will be in a high-impedance state.
ĒF	Empty Flag	0	When $\overline{\text{EF}}$ is LOW, the FIFO is empty and further data reads from the output are inhibited., When $\overline{\text{EF}}$ is HIGH, the FIFO is not empty. $\overline{\text{EF}}$ is synchronized to RCLK.
ĀĒ	Almost-Empty Flag	0	When \overline{AE} is LOW, the FIFO is almost empty based on the offset Empty+7. \overline{AE} is synchronized to RCLK.
ĀĒ	Almost-Full Flag	0	When \overrightarrow{AF} is LOW, the FIFO is almost full based on the offset Full-7. \overrightarrow{AF} is synchronized to WCLK.
F	Full Flag	0	When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to WCLK.
Vcc	Power		One +5 volt power supply pin.
GND	Ground		One 0 volt ground pin.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to + 7.0	-0.5 to + 7.0	V
Та	Operating Temperature	0 to + 70	-55 to + 125	°C
TBIAS	Temperature Under Bias	-55 to + 125	-65 to + 135	ô
TsTG	Storage Temperature	-55 to + 125	-65 to + 135	°Ç
Ιουτ	DC Output Current	50	50	mA
NOTE:			2	680 tbl 02

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	V
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage Commercial	2.0	_	_	V
ViH	Input High Voltage Military	2.2	_	_	V
VIL	Input Low Voltage Commercial & Military	_		0.8	V

CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	рF
COUT(1, 2)	Output Capacitance	Vout = 0V	10	рF

NOTES:

- 1. With output deselected. (OE = HIGH)
- 2. Characterized values, not currently tested.

2680 tbl 04

DC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5V \pm 10\%$, $Ta = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5V \pm 10\%$, $Ta = -55^{\circ}C$ to $+125^{\circ}C$)

Symbol	Parameter	IDT72420 IDT72200 IDT72210 Commercial tcLK = 12, 15, 20, 25, 35, 50 ns Min. Typ. Max.			tcLK = Min.	Units		
ILI ⁽¹⁾	Input Leakage Current (any input)	-1	_	1	-10	_	10	μА
ILO ⁽²⁾	Output Leakage Current	-10	-	10	-10		10	μА
Vон	Output Logic "1" Voltage, Іон = –2 mA	2.4		_	2.4	-		V
Vol	Output Logic "0" Voltage, lot = 8 mA	_		0.4	_	_	0.4	V
ICC1 ⁽³⁾	Active Power Supply Current	_		140	_		160	mA

2680 tht 05

Symbol	Parameter	IDT72220 IDT72230 IDT72240 Commercial tCLK = 15, 20, 25, 35, 50 ns Min. Typ. Max.			tcLi Min.	Units		
l⊔ ⁽¹⁾	Input Leakage Current (any input)	-1		1	-10	_	10	μА
ILO ⁽²⁾	Output Leakage Current	-10	_	10	-10	_	10	μА
Vон	Output Logic "1" Voltage, Іон = –2 mA	2.4	_	_	2.4	ı	_	٧
VoL	Output Logic "0" Voltage, IoL = 8 mA			0.4	_		0.4	V
ICC1 ⁽⁴⁾	Active Power Supply Current	_		160			180	mA

NOTES:

- 1. Measurements with 0.4 ≤ Vin ≤ Vcc.
- 2. $\overline{OE} \ge V_{IH}$, $0.4 \le V_{OUT} \le V_{CC}$.
- 3 & 4. Measurements are made with outputs open. Tested at fclk = 20 MHz. (3) Typical Icc1 = 65 + (fclk * 1.1/MHz) + (fclk * Cl * 0.03/MHz-pF) mA

(4) Typical Icc1 = 80 + (fcLK * 2.1/MHz) + (fcLK * CL * 0.03/MHz-pF) mA

fclk = 1 / tclk

CL = external capacitive load (30 pF typical)

AC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5V \pm 10\%$, $Ta = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5V \pm 10\%$, $Ta = -55^{\circ}C$ to $+125^{\circ}C$)

		Commercial						Com	merci	al & N	lilitary			
l		1	00L12		00L15		0L20	7220			00L35		0L50]
ł			10L12 20L12		0L15	1	0L20	7221 7242			10L35 20L35		0L50 20L50	[[
Symbol	Parameter		Max.	<u> </u>	Max.		Max.	<u> </u>	Max.		Max.		Max.	Unit
fs	Clock Cycle Frequency	IVIII.	83.3	WIIII.	66.7	IVIIII.	50	IVIIII.	40	With.				MHz
<u></u>	Data Access Time	<u> </u>		<u> </u>							28.6	<u> </u>	20	
tA		2	8	2	10	2	12	3	15	3	20	3	25	ns
tCLK	Clock Cycle Time	12		15		20		25		35		50		ns
tCLKH	Clock High Time	5	4	6		8		10		14		20		ns
tCLKL	Clock Low Time	5	_4,	6		8		10		14		20		ns
tDS	Data Set-up Time	3	_=_	4		5		6		8				ns
tDH	Data Hold Time	0.5	<u> </u>	1		1		1		2		2		ns
tENS	Enable Set-up Time	3	4	4		5		6		8		10		ns
tENH	Enable Hold Time	0.5	e e e e e e e e e e e e e e e e e e e	1		1		1		2		2	_	ns
tRS	Reset Pulse Width ⁽¹⁾		44	15		20		25		35		50		ns
tRSS	Reset Set-up Time	12		15	_	20		25		35		50	_	ns
tRSR	Reset Recovery Time	12		15		20	_	25		35		50		ns
tRSF	Reset to Flag and Output Time	-	12	 	15	_	20	_	25		35	_	50	ns
tOLZ	Output Enable to Output in Low-Z(2)	0		0	_	0	_	0	_	0	_	0	_	ns
tOE	Output Enable to Output Valid	3	7	3	8	3	10	3	13	3	15	3	28	ns
toHZ	Output Enable to Output in High-Z ⁽²⁾	3	7	3	8	3	10	3	13	3	15	3	28	ns
tWFF	Write Clock to Full Flag	ПН	8	_	10	_	12	_	15	_	20	_	30	ns
tREF	Read Clock to Empty Flag		8	_	10	$\Gamma =$	12	_	15	_	20	_	30	ns
tAF	Write Clock to Almost-Full Flag		8	_	10	Γ	12	_	15	_	20	_	30	ns
tAE	Read Clock to Almost-Empty Flag		8	_	10	_	12	_	15	_	20	_	30	ns
tSKEW1	Skew time between Read Clock &	5		6		8		10	_	12	_	15	_	ns
	Write Clock for Empty Flag & Full Flag									L				
tSKEW2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag	22		28	_	35	_	40	_	42	_	45	_	ns

NOTES:

^{1.} Pulse widths less than minimum values are not allowed.

^{2.} Values guaranteed by design, not currently tested.

2680 tbl 08

AC ELECTRICAL CHARACTERISTICS

(Commercial: $VCC = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $VCC = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		Commercial 72220L15 72220L20					Commercial & Militar					
(0L15 0L15		0L20 0L20		0L25	7222 7223		7222 7223		
(0L15		0L20		0L25	7224		7224		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Cycle Frequency	_	66.7	1	50	_	40	_	28.6	_	20	MHz
tA	Data Access Time	2	10	2	12	3	15	3	20	3	25	ns
tclk	Clock Cycle Time	15	_	20	_	25	_	35	_	50	_	ns
tCLKH	Clock High Time	6	_	8	_	10	_	14	_	20	_	ns
tCLKL	Clock Low Time	6	_	8	_	10	_	14	_	20		ns
tDS	Data Set-up Time	4		5		6	_	8	_	10		ns
tDH	Data Hold Time	1	_	1	_	1		2	_	2		ns
tENS	Enable Set-up Time	4	_	. 5	_	6	_	8	_	10	_	ns
tENH	Enable Hold Time	1	_	1	_	1	_	2	_	2		ns
tRS	Reset Pulse Width ⁽¹⁾	15	_	20	_	25	_	35	_	50	_	ns
tRSS	Reset Set-up Time	15	_	20	_	25	_	35	_	50	_	ns
trsr	Reset Recovery Time	15	_	20	_	25		35	_	50	_	ns
tRSF	Reset to Flag and Output Time	<u> </u>	15	_	20	_	25	_	35	_	50	ns
toLZ	Output Enable to Output in Low-Z ⁽²⁾	0		0	_	0		0	_	0		ns
tOE	Output Enable to Output Valid	3	8	3	10	3	13	3	15	3	23	ns
tonz	Output Enable to Output in High-Z ⁽²⁾	3	8	3	10	3	13	3	15	3	23	ns
twff	Write Clock to Full Flag	_	10	_	12	_	15	_	20	_	30	ns
tREF	Read Clock to Empty Flag		10		12	_	15	_	20	_	30	ns
tAF	Write Clock to Almost-Full Flag	I —	10	_	12	_	15	Γ <u> </u>	20	_	30	ns
tAE	Read Clock to Almost-Empty Flag	_	10	-	12	_	15		20	_	30	ns
tskew1	Skew time between Read Clock & Write Clock for Empty Flag & Full Flag	6	_	8	_	10	_	12	_	15	_	ns
tskew2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag	28		35		40		42	_	45	-	ns


NOTES:

- 1. Pulse widths less than minimum values are not allowed.
- 2. Values guaranteed by design, not currently tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2680 tbl 09



2680 drw 03

or equivalent circuit

Figure 1. Output Load
*Includes jig and scope capacitances.

5.05 5

SIGNAL DESCRIPTIONS

INPUTS:

Data In (Do-D7) — Data inputs for 8-bit wide data.

CONTROLS:

Reset ($\overline{\text{RS}}$) — Reset is accomplished whenever the Reset ($\overline{\text{RS}}$) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The Full Flag ($\overline{\text{FF}}$) and Almost Full Flag ($\overline{\text{AF}}$) will be reset to HIGH after tRSF. The Empty Flag ($\overline{\text{EF}}$) and Almost Empty Flag ($\overline{\text{AE}}$) will be reset to LOW after tRSF. During reset, the output register is initialized to all zeros.

Write Clock (WCLK) — A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data set-up and hold times must be met in respect to the LOW-to-HIGH transition of the write clock (WCLK). The Full Flag ($\overline{\text{FF}}$) and Almost Full Flag ($\overline{\text{AF}}$) are synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

Write Enable (WEN) — When Write Enable (WEN) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

When Write Enable (\overline{WEN}) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag (FF) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (FF) will go HIGH after tWFF, allowing a valid write to begin. Write Enable (WEN) is ignored when the FIFO is full.

Read Clock (RCLK) — Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK). The Empty Flag (EF) and Almost-Empty Flag (AE) are synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

The write and read clocks can be asynchronous or coincident.

Read Enable (REN) — When Read Enable (REN) is LOW, data is read from the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When Read Enable (REN) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag (EF) will go HIGH after tREF and a valid read can begin. Read Enable (REN) is ignored when the FIFO is empty.

Output Enable (\overline{OE}) — When Output Enable (\overline{OE}) is enabled (LOW), the parallel output buffers receive data from the output register. When Output Enable (\overline{OE}) is disabled (HIGH), the Q output data bus is in a high-impedance state.

OUTPUTS:

Full Flag (FF) — The Full Flag (FF) will go LOW, inhibiting further write operation, when the device is full. If no reads are performed after Reset (RS), the Full Flag (FF) will go LOW after 64 writes for the IDT72420, 256 writes for the IDT72200, 512 writes for the IDT72210, 1024 writes for the IDT72220, 2048 writes for the IDT72230, and 4096 writes for the IDT72240.

The Full Flag (FF) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Empty Flag (EF) — The Empty Flag (EF) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag (EF) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Almost Full Flag (\$\overline{AF}\$) — The Almost Full Flag (\$\overline{AF}\$) will go LOW when the FIFO reaches the Almost-Full condition. If no reads are performed after Reset (\$\overline{RS}\$), the Almost Full Flag (\$\overline{AF}\$) will go LOW after 57 writes for the IDT72420, 249 writes for the IDT72200, 505 writes for the IDT72210, 1017 writes for the IDT72220, 2041 writes for the IDT72230 and 4089 writes for the IDT72240.

The Almost Full Flag (\overline{AF}) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Almost Empty Flag (AE) — The Almost Empty Flag (AE) will go LOW when the FIFO reaches the Almost-Empty condition. If no reads are performed after Reset (RS), the Almost Empty Flag (AE) will go HIGH after 8 writes for the IDT72420, IDT72200, IDT72210, IDT72220, IDT72230 and IDT72240.


The Almost Empty Flag (\overline{AE}) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Data Outputs (Qo-Q7) — Data outputs for a 8-bit wide data.

TABLE 1: STATUS FLAGS


	Number of Words in FIFO								
IDT72420	IDT72200	IDT72210	IDT72220	IDT72230	IDT72240	FF	ĀĒ	ĀĒ	EF
0	0	0	0	0	0	Н	Н	L	L
1 to 7	1 to 7	1 to 7	1 to 7	1 to 7	1 to 7	Н	Н	L	Н
8 to 56	8 to 248	8 to 504	8 to 1016	8 to 2040	8 to 4088	I	Н	Н	Н
57 to 63	249 to 255	505 to 511	1017 to 1023	2041 to 2047	4089 to 4095	Н	L	. Н	Н
64	256	512	1024	2048	4096	L	L	Н	Н

2680 tbl 10



- 1. After reset, the outputs will be LOW if \overline{OE} = 0 and tri-state if \overline{OE} = 1.
- 2. The clocks (RCLK, WCLK) can be free-running during reset.

Figure 2. Reset Timing




2680 drw 05

NOTE:

1. tskewi is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change during the curent clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewi, then FF may not change state until the next WCLK edge.

Figure 3. Write Cycle Timing




NOTE:

1. tskewi is the minimum time between a rising WCLK edge and a rising RCLK edge for EF to change during the curent clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewi, then EF may not change state until the next RCLK edge.

Figure 4. Read Cycle Timing

2680 drw 07



NOTE:

 When tskew1 ≥ minimum specification, tfRL maximum = tclk + tskew1 tskew1 < minimum specification, tfRL maximum = 2tclk + tskew1 or tclk + tskew1 The Latency Timing apply only at the Empty Boundry (EF = LOW).

Figure 5. First Data Word Latency Timing

5.05




Figure 6. Full Flag Timing





Figure 7. Empty Flag Timing


5.05

12



- 1. tskewz is the minimum time between a rising RCLK edge and a rising WCLK edge for AF to change during the curent clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewz, then AF may not change state until the next WCLK edge.
- 2. If a write is performed on this rising edge of the write clock, there will be Full 6 words in the FIFO when \overline{AF} goes LOW.

Figure 8. Almost Full Flag Timing



- tskewz is the minimum time between a rising WCLK edge and a rising RCLK edge for AE to change during the curent clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewz, then AE may not change state until the next RCLK edge.
 If a read is performed on this rising edge of the read clock, there will be Empty 6 words in the FIFO when AE goes LOW.

Figure 9. Almost Empty Flag Timing

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION - A single IDT72420/72200/72210/72220/72230/72240 may be used when the

application requirements are for 64/256/512/1024/2048/4096 words or less. See Figure 10.




Figure 10. Block Diagram of Single 64 x 8/256 x 8/512 x 8/1024 x 8/2048 x 8/4096 x 8 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION - Word width may be increased simply by connecting the corresponding input control signals of multiple devices. A composite flag should be created for each of the end-point status flags (EF and FF) The partial status flags (ĀE and ĀF) can be detected from any one

device. Figure 11 demonstrates a 16-bit word width by using two IDT72420/72200/72210/72220/72230/72240s. Any word width can be attained by adding additional IDT72420/72200/72210/72220/72230/72240s.




Figure 11. Block Diagram of 64 x 16/256 x 16/512 x 16/1024 x 16/2048 x 16/4096 x 16 Synchronous FIFO Used in a Width Expansion Configuration


5.05

DEPTH EXPANSION - The IDT72420/72200/72210/72220/72230/72240 can be adapted to applications when the requirements are for greater than 64/256/512/1024/2048/4096 words. Depth expansion is possible by using expansion logic to direct the flow of data. A typical application would have the

expansion logic alternate data accesses from one device to the next in a sequential manner.

Please see the Application Note "DEPTH EXPANSION IDT'S SYNCHRONOUS FIFOS USING RING COUNTER APPROACH" for details of this configuration.

ORDERING INFORMATION





Integrated Device Technology, Inc.

CMOS SyncFIFOTM 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 IDT72421 IDT72201 IDT72211 IDT72221 IDT72231 IDT72241

FEATURES:

- 64 x 9-bit organization (IDT72421)
- 256 x 9-bit organization (IDT72201)
- 512 x 9-bit organization (IDT72211)
- 1024 x 9-bit organization (IDT72221)
- 2048 x 9-bit organization (IDT72231)
- 4096 x 9-bit organization (IDT72241)
- 12 ns read/write cycle time (IDT72421/72201/72211)
- 15 ns read/write cycle time (IDT72221/72231/72241)
- · Read and write clocks can be independent
- Dual-Ported zero fall-through time architecture
- Empty and Full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags can be set to any depth
- Programmable Almost-Empty and Almost-Full flags default to Empty+7, and Full-7, respectively
- Output enable puts output data bus in high-impedance
- Advanced submicron CMOS technology
- · Available in 32-pin plastic leaded chip carrier (PLCC) and ceramic leadless chip carrier (LCC)
- For Through-Hole product please see the IDT72420/ 72200/72210/72220/72230/72240 data sheet
- · Military product compliant to MIL-STD-883, Class B

DESCRIPTION:


The IDT72421/72201/72211/72221/72231/72241 SyncFIFO™ are very high-speed, low-power First-In, FirstOut (FIFO) memories with clocked read and write controls. The IDT72421/72201/72211/72221/72231/72241 have a 64, 256, 512, 1024, 2048, and 4096 x 9-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication.

These FIFOs have 9-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and two write enable pins (WEN1, WEN2). Data is written into the Synchronous FIFO on every rising clock edge when the write enable pins are asserted. The output port is controlled by another clock pin (RCLK) and two read enable pins (REN1, REN2). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An output enable pin (OE) is provided on the read port for three-state control of the output.

The Synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF). Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are provided for improved system control. The programmable flags default to Empty+7 and Full-7 for PAE and PAF, respectively. The programmable flag offset loading is controlled by a simple state machine and is initiated by asserting the load pin (\overline{LD}) .

The IDT72421/72201/72211/72221/72231/72241 are fabricated using IDT's high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.






MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

SyncFIFO is a trademark and

PIN CONFIGURATION



2655 drw 02

PIN DESCRIPTIONS

Symbol	Name	1/0	Description
Do-D8	Data Inputs	-	Data inputs for a 9-bit bus.
RS	Reset	1	When $\overline{\text{RS}}$ is set LOW, internal read and write pointers are set to the first location of the RAM array, $\overline{\text{FF}}$ and $\overline{\text{PAF}}$ go HIGH, and $\overline{\text{PAE}}$ and $\overline{\text{EF}}$ go LOW. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock	1	Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable(s) are asserted.
WEN1	Write Enable 1	1	If the FIFO is configured to have programmable flags, WEN1 is the only write enable pin. When WEN1 is LOW, data is written into the FIFO on every LOW-to-HIGH transition WCLK. If the FIFO is configured to have two write enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW.
WEN2/LD	Write Enable 2/ Load	-	The FIFO is configured at reset to have either two write enables or programmable flags. If WEN2/\overline{LD} is HIGH at reset, this pin operates as a second write enable. If WEN2/\overline{LD} is LOW at reset, this pin operates as a control to load and read the programmable flag offsets. If the FIFO is configured to have two write enables, \overline{WEN1} must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the \overline{FF} is LOW. If the FIFO is configured to have programmable flags, \overline{WEN2/\overline{LD}} is held LOW to write or read the programmable flag offsets.
Q0-Q8	Data Outputs	0	Data outputs for a 9-bit bus.
RCLK	Read Clock		Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when REN1 and REN2 are asserted.
REN1	Read Enable 1	1	When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW.
REN2	Read Enable 2	1	When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW.
ŌĒ	Output Enable	1	When \overline{OE} is LOW, the data output bus is active. If \overline{OE} is HIGH, the output data bus will be in a high-impedance state.
EF	Empty Flag	0	When EF is LOW, the FIFO is empty and further data reads from the output are inhibited. When EF is HIGH, the FIFO is not empty. EF is synchronized to RCLK.
PAE	Programmable Almost-Empty Flag	0	When PAE is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is Empty+7. PAE is synchronized to RCLK.
PAF	Programmable Almost-Full Flag	0	When PAF is LOW, the FIFO is almost full based on the offset programmed into the FIFO. The default offset at reset is Full-7. PAF is synchronized to WCLK.
F	Full Flag	0	When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to WCLK.
Vcc	Power		One +5 volt power supply pin.
GND	Ground		One 0 volt ground pin.

ABSOLUTE MAXIMUM RATINGS(1)

Terminal Voltage with Respect to	-0.5 to +7.0	-0.5 to +7.0	V
GND			v
Operating Temperature	0 to +70	-55 to +125	°C
Temperature Under Bias	-55 to +125	-65 to +135	°C
Storage Temperature	-55 to +125	-65 to +135	°C
DC Output Current	50	50	mA
	Operating Temperature Temperature Under Bias Storage Temperature DC Output	Operating Temperature 0 to +70 Temperature -55 to +125 Under Bias Storage Storage -55 to +125 Temperature DC Output 50	Operating Temperature 0 to +70 -55 to +125 Temperature Under Bias -55 to +125 -65 to +135 Storage Temperature -55 to +125 -65 to +135 DC Output 50 50

NOTE:

 ${\bf 1.} \quad {\bf Stresses} \, {\bf greater} \, {\bf than} \, {\bf those} \, {\bf listed} \, {\bf under} \, {\bf ABSOLUTE} \, {\bf MAXIMUM} \, {\bf RATINGS}$ may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	V
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0	_	_	V
ViH	Input High Voltage Military	2.2	_	1	V
VIL	Input Low Voltage Commercial & Military		1	0.8	>

2655 tbl 03

2655 tbl 04

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	pF
Соит ^(1,2)	Output Capacitance	Vout = 0V	10	pF

NOTES:

- With output deselected (OE = HIGH).
- 2. Characterized values, not currently tested.

DC ELECTRICAL CHARACTERISTICS

(Commercial: $VCC = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $VCC = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

Symbol	Parameter	IDT72421 IDT72201 IDT72211 Commercial tcLK = 12, 15, 20, 25,35, 50ns Min. Typ. Max.		IDT72421 IDT72201 IDT72211 Military tclk = 20, 25,35, 50ns Min. Typ. Max.			Unit	
[LI ⁽¹⁾	Input Leakage Current (Any Input)	-1		-1	-10	_	10	μΑ
ILO ⁽²⁾	Output Leakage Current	-10	_	10	-10	_	10	μΑ
Vон	Output Logic "1" Voltage, Iон = -2mA	2.4			2.4	_		V
Vol	Output Logic "0" Voltage, IoL = 8mA	<u> </u>	_	0.4	_	_	0.4	V
Icc ⁽³⁾	Active Power Supply Current		_	140	_		160	mA

2655 tbl 05

Symbol	Parameter		IDT72221 IDT72221 IDT72231 IDT72231 IDT72231 IDT72241 IDT72231 IDT72231				1	Unit
ILI ⁽¹⁾	Input Leakage Current (Any Input)	-1	_	-1	-10	_	10	μА
ILO ⁽²⁾	Output Leakage Current	-10	-	10	-10	_	10	μА
Vон	Output Logic "1" Voltage, Iон = -2mA	2.4	_	_	2.4	_		٧
Vol	Output Logic "0" Voltage, IoL = 8mA	_	_	0.4	_	_	0.4	٧
ICC1 ⁽⁴⁾	Active Power Supply Current			160	_	_	180	mA
NOTES:								2655 tbl 06

- Measurements with 0.4 ≤ VIN ≤ VCC.
- 2. OE ≥ VIH, 0.4 ≤ VOUT ≤ VCC.
- Measurements are made with outputs open. Tested at fCLK = 20MHz.

 - (3) Typical lcc1 = 65 + (fcLK * 1.1/MHz) + (fcLK * CL * 0.03/MHz-pF) mA (4) Typical lcc1 = 80 + (fcLK * 2.1/MHz) + (fcLK * CL * 0.03/MHz-pF) mA
 - fclk = 1/tclk.
 - CL = external capacitive load (30pF typical)

5.06

AC ELECTRICAL CHARACTERISTICS

(Commercial: $VCC = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+ 70^{\circ}C$; Military: $VCC = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		Com'l.					Commercial & Military							
		722	121L12 201L12	7220	1L15 1L15	722	121L20 201L20	722	21L25 201L25	7220	1L35 1L35	722	21L50 01L50	
0 1			211L12		1L15		211L20		11L25		1L35		11L50	
Symbol	Parameter	Min.	Max.		Max.				Max.		Max.		Max.	Unit
fS	Clock Cycle Frequency	_	83.3	_	66.7	_	50	_	40		28.6		20	MHz
tA	Data Access Time	2	8	2	10	2	12	3	15	3	20	3	25	ns
tCLK	Clock Cycle Time	12(1)		15 ⁽²⁾		20		25		35		50		ns
tCLKH	Clock High Time	5		6		8		10		14		20		ns
tCLKL	Clock Low Time	5		6		8		10		14		20		ns
tDS	Data Set-up Time	3		4		5		6		8		10		ns
tDH	Data Hold Time	0.5		1		1		1		2		2		ns
tENS	Enable Set-up Time	3	_	4		5		6		8		10		ns
tENH	Enable Hold Time	0.5		1		1		1		2		2		ns
tRS	Reset Pulse Width ⁽³⁾	12	_	15		20		25		35	_	50		ns
tRSS	Reset Set-up Time	12		15	_	20	_	25	_	35		50		ns
tRSR	Reset Recovery Time	12	_	15		20		25		35		50	_	ns
tRSF	Reset to Flag and Output Time	_	12	-	15	<u> </u>	20	<u> </u>	25	_	35	_	50	ns
tOLZ	Output Enable to Output in Low-Z(4)	0	_	0	_	0	_	0	_	0		0		ns
tOE	Output Enable to Output Valid	3	7	3	8	3	10	3	13	3	15	3	28	ns
tOHZ	Output Enable to Output in High-Z ⁽⁴⁾	3	7	3	8	3	10	3	13	3	15	3	28	ns
tWFF	Write Clock to Full Flag	_	8	_	10	<u> </u>	12		15	_	20		30	ns
tREF	Read Clock to Empty Flag		8		10		12	_	15	-	20		30	ns
tAF	Write Clock to Almost-Full Flag	_	8	-	10		12		15		20		30	ns
tAE	Read Clock to Almost-Empty Flag	_	8	_	10	<u> </u>	12	<u> </u>	15		20		30	ns
tSKEW1	Skew time between Read Clock & Write Clock for Empty Flag &Full Flag	5	_	6	_	8	_	10		12		15	_	ns
tSKEW2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag	22		28	=	35		40		42		45		ns

NOTES

- 2. Valid for programmable PAE or PAF values ≤ 63 bytes from respective boundary. With programmable PAE or PAF values > 63 bytes, tc.k= 20ns.
- 3. Pulse widths less than minimum values are not allowed.
- 4. Values guaranteed by design, not currently tested.

^{1.} Valid for programmable PAE or PAF offset values ≤ 7 bytes from respective boundary. With programmable PAE or PAF offset values such that 7 bytes < offset ≤ 63 bytes, tc.k = 15ns. With programmable PAE or PAF offset values > 63 bytes, tc.k = 20ns.

2655 tbl 08

AC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

	old. 100 - 01 - 1070, 1A - 0 0 to 170 0, Minital	Commercial Commercial and Military				rv						
		7222	21L15	722	221L20	7222			1L35			1
			31L15		231L20					7223		1
			41L15	1 -	241L20	7224	1L25	7224	1L35	7224	72241L50	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fS	Clock Cycle Frequency		66.7	_	50		40	_	28.6		20	MHz
tA	Data Access Time	2	10	2	12	3	15	3	20	3	25	ns
tCLK	Clock Cycle Time	15 ⁽¹⁾		20		25	_	35		50		ns
tCLKH	Clock HIGH Time	6		8	_	10	_	14		20		ns
tCLKL	Clock LOW Time	6		8		10		14		20		ns
tDS	Data Set-up Time	4	_	5	_	6	-	8		10	_	ns
tDH	Data Hold Time	1	_	1	_	1	_	2	_	2	_	ns
tENS	Enable Set-up Time	4	_	5	_	6	_	8	_	10		ns
tENH	Enable Hold Time	1	_	1	_	1	_	2	_	2	_	ns
tRS	Reset Pulse Width ⁽²⁾	15	_	20	_	25		35	_	50	_	ns
tRSS	Reset Set-up Time	15	_	20	_	25	_	35	_	50		ns
tRSR	Reset Recovery Time	15	_	20	_	25	_	35	_	50	_	ns
tRSF	Reset to Flag Time and Output Time	_	15		20	_	25	_	35	_	50	ns
tOLZ	Output Enable to Output in Low-Z(3)	0	_	0	_	0		0	_	0	_	ns
tOE	Output Enable to Output Valid	3	8	3	10	3	13	3	15	3	28	ns
tOHZ	Output Enable to Output in High-Z(3)	3	8	3	10	3	13	3	15	3	28	ns
tWFF	Write Clock to Full Flag	_	10		12		15		20		30	ns
tREF	Read Clock to Empty Flag		10	<u> </u>	12		15	_	20		30	ns
tPAF	Write Clock to Programmable Almost-Full Flag		10	T-	12		15		20	_	30	ns
tPAE	Read Clock to Programmable Almost-Empty Flag	_	10	_	12		15		20	_	30	ns
tSKEW1	Skew Time Between Read Clock and Write Clock for Empty Flag and Full Flag	6		8	_	10	_	12	_	15	_	ns
tSKEW2	Skew Time Between Read Clock and Write Clock for Programmable Almost-Empty Flag and Programmable Almost-Full Flag	28	_	35	-	40		42	_	45	_	ns

NOTES:

- Valid for programmable PAE or PAF offset values ≤ 511 bytes from respective boundary. With programmable PAE or PAF offset values > 511 bytes, tc.k = 20ns.
- 2. Pulse widths less than minimum values are not allowed.
- 3. Values guaranteed by design, not currently tested.

AC TEST CONDITIONS

GND to 3.0V
3ns
1.5V
1.5V
See Figure 1

D.U.T.

680Ω

30pF*

2655 drw 03

or equivalent circuit

Figure 1. Output Load

*Includes jig and scope capacitances.

5.06 5

SIGNAL DESCRIPTIONS

INPUTS:

Data In (Do - D8) - Data inputs for 9-bit wide data.

CONTROLS:

Reset (RS) — Reset is accomplished whenever the Reset (RS) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag (FF) and Programmable Almost-Full Flag (PAF) will be reset to HIGH after trass. The Empty Flag (EF) and Programmable Almost-Empty Flag (PAE) will be reset to LOW after trass. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

Write Clock (WCLK) — A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data setup and hold times must be met in respect to the LOW-to-HIGH transition of the write clock (WCLK). The Full Flag (FF) and Programmable Almost-Full Flag (PAF) are synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

Write Enable 1 (WEN1) — If the FIFO is configured for programmable flags, Write Enable 1 (WEN1) is the only enable control pin. In this configuration, when Write Enable 1 (WEN1) is low, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable 1 (WEN1) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

If the FIFO is configured to have two write enables, which allows for depth expansion, there are two enable control pins. See Write Enable 2 paragraph below for operation in this configuration.

To prevent data overflow, the Full Flag ($\overline{\text{FF}}$) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag ($\overline{\text{FF}}$) will go HIGH after tWFF, allowing a valid write to begin. Write Enable 1 ($\overline{\text{WEN1}}$) is ignored when the FIFO is full.

Read Clock (RCLK) — Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK). The Empty Flag ($\overline{\text{EF}}$) and Programmable Almost-Empty Flag ($\overline{\text{PAE}}$) are synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

The write and read clocks can be asynchronous or coincident.

Read Enables (REN1, REN2) — When both Read Enables (REN1, REN2) are LOW, data is read from the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When either Read Enable (REN1, REN2) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag (EF) will go HIGH after tREF and a valid read can begin. The Read Enables (REN1, REN2) are ignored when the FIFO is empty.

Output Enable (\overline{OE}) — When Output Enable (\overline{OE}) is enabled (LOW), the parallel output buffers receive data from the output register. When Output Enable (\overline{OE}) is disabled (HIGH), the Q output data bus is in a high-impedance state.

Write Enable 2/Load (WEN2/LD) — This is a dual-purpose pin. The FIFO is configured at Reset to have programmable flags or to have two write enables, which allows depth expansion. If Write Enable 2/Load (WEN2/LD) is set high at Reset (RS=LOW), this pin operates as a second write enable pin.

If the FIFO is configured to have two write enables, when Write Enable (WEN1) is LOW and Write Enable 2/Load (WEN2/LD) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable ($\overline{WEN1}$) is HIGH and/or Write Enable 2/Load (WEN2/ \overline{LD}) is LOW, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag ($\overline{\text{FF}}$) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag ($\overline{\text{FF}}$) will go HIGH after tWFF, allowing a valid write to begin. Write Enable 1 ($\overline{\text{WEN1}}$) and Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$) are ignored when the FIFO is full.

The FIFO is configured to have programmable flags when the Write Enable 2/Load (WEN2/LD) is set LOW at Reset (RS=low). The IDT72421/72201/72211/72221/72231/72241 devices contain four 8-bit offset registers which can be loaded with data on the inputs, or read on the outputs. See Figure 3 for details of the size of the registers and the default values.

If the FIFO is configured to have programmable flags when the Write Enable 1 (WEN1) and Write Enable 2/Load (WEN2/LD) are set low, data on the inputs D is written into the Empty (Least Significant Bit) offset register on the first LOW-to-HIGH transition of the write clock (WCLK). Data is written into the Empty (Most Significant Bit) offset register on the second LOW-to-HIGH transition of the write clock (WCLK), into the Full (Least Significant Bit) offset register on the third transition, and into the Full (Most Significant Bit) offset register on the fourth transition. The fifth transition of the write clock (WCLK) again writes to the Empty (Least Significant Bit) offset register.

5.06 6

5

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the Write Enable 2/Load (WEN2/LD) pin HIGH, the FIFO is returned to normal read/write operation. When the Write Enable 2/Load (WEN2/LD) pin is set LOW, and Write Enable 1 (WEN1) is LOW, the next offset register in sequence is written.

The contents of the offset registers can be read on the output lines when the Write Enable 2/Load (WEN2/LD) pin is set low and both Read Enables (REN1, REN2) are set LOW. Data can be read on the LOW-to-HIGH transition of the read clock (RCLK).

A read and write should not be performed simultaneously to the offset registers.

LD	WEN1	WCLK ⁽¹⁾	Selection
0	0		Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB)
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

NOTE:

2655 drw 04

 The same selection sequence applies to reading from the registers. REN1 and REN2 are enabled and read is performed on the LOW-to-HIGH transition of RCLK.

Figure 2. Write Offset Register




Figure 3. Offset Register Location and Default Values

2655 drw 05

OUTPUTS:

Full Flag (FF) — The Full Flag (FF) will go LOW, inhibiting further write operation, when the device is full. If no reads are performed after Reset (RS), the Full Flag (FF) will go LOW after 64 writes for the IDT72421, 256 writes for the IDT72201, 512 writes for the IDT72211, 1024 writes for the IDT72221, 2048 writes for the IDT72231, and 4096 writes for the IDT72241.

The Full Flag (FF) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Empty Flag (EF) — The Empty Flag (EF) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag (EF) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Programmable Almost-Full Flag (PAF) — The Programmable Almost-Full Flag (PAF) will go LOW when the FIFO reaches the Almost-Full condition. If no reads are performed after Reset (RS), the Programmable Almost-Full Flag (PAF) will go LOW after (64-m) writes for the IDT72421, (256-m) writes for the IDT72201, (512-m) writes for the IDT72211, (1024-m) writes for the IDT72221, (2048-m) writes

for the IDT72231, and (4096-m) writes for the IDT72241. The offset "m" is defined in the Full offset registers.

If there is no Full offset specified, the Programmable Almost-Full Flag (PAF) will go LOW at Full-7 words.

The Programmable Almost-Full Flag (PAF) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Programmable Almost-Empty Flag (PAE) — The Programmable Almost-Empty Flag (PAE) will go LOW when the read pointer is "n+1" locations less than the write pointer. The offset "n" is defined in the Empty offset registers. If no reads are performed after Reset the Programmable Almost-Empty Flag (PAE) will go HIGH after "n+1" for the IDT72421/72201/72211/72221/72231/72241.

If there is no Empty offset specified, the Programmable Almost-Empty Flag (PAE) will go LOW at Empty+7 words.

The Programmable Almost-Empty Flag (PAE) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Data Outputs (Qo - Qs) — Data outputs for a 9-bit wide data.

TABLE 1: STÁTUS FLAGS

NUMBER OF WORDS IN FIFO						
72421	72201	72211	FF	PAF	PAÉ	₽ EF
0	0	0	Н	Н	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	H	Н	L	Н
(n+1) to (64-(m+1))	(n+1) to (256-(m+1))	(n+1) to (512-(m+1))	Н	Н	Н	Н
(64-m) ²⁾ to 63	(256-m) ⁽²⁾ to 255	(512-m) ⁽²⁾ to 511	Н	L	Н	Н
64	256	512	L	L	Н	Н


2655 tbl 10

NUMBER OF WORDS IN FIFO							
72221	72231	72241	FF	PAF	PAE	EF	
0	0	0	Н	Н	L	L	
1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	Н	Н	L	Н	
(n+1) to (1024-(m+1))	(n+1) to (2048-(m+1))	(n+1) to (4096-(m+1))	Н	Н	н	Н	
(1024-m) ⁽²⁾ to 1023	(2048-m) ⁽²⁾ to 2047	(4096-m) ⁽²⁾ to 4095	Н	L	н	Н	
1024	2048	4096	L	L	Н	Н	

NOTES:


1. n = Empty Offset (n = 7 default value)

2. m = Full Offset (m = 7 default value)



- 1. Holding WEN2/LD HIGH during reset will make the pin act as a second write enable pin. Holding WEN2/LD LOW during reset will make the pin act as a load enable for the programmable flag offset registers. After reset, the outputs will be LOW if $\overrightarrow{OE}=0$ and tri-state if $\overrightarrow{OE}=1$.
- 3. The clocks (RCLK, WCLK) can be free-running during reset.

Figure 4. Reset Timing



tskewi is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewi, then EF may not change state until the next RCLK edge.

Figure 5. Write Cycle Timing





Figure 6. Read Cycle Timing

^{1.} tskewi is the minimum time between a rising WCLK edge and a rising RCLK edge for EF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewi, then EF may not change state until the next RCLK edge. Figure 6. Read Cycle Timing



 When tskew₁ ≥ minimum specification, tfRL = tclk + tskew₁ tskew₁ < minimum specification, tfRL = 2tclk + tskew₁ or tclk + tskew₁ The Latency Timings apply only at the Empty Boundary (EF = LOW).

Figure 7. First Data Word Latency Timing





Figure 8. Full Flag Timing




2655 drw 11

NOTE:


 When tskEw1 ≥ minimum specification, tFRL maximum = tclk + tskEw1 tskEw1 < minimum specification, tFRL maximum = 2tclk + tskEw1 or tclk + tskEw1 The Latency Timings apply only at at the Empty Boundary (EF = LOW).

Figure 9. Empty Flag Timing



- 1. PAF offset = m.
- 2. 64 m words in for IDT72421, 256 m words in FIFO for IDT72201, 512 m words for IDT72211, 1024 m words for IDT72221, 2048 m words for IDT72231, 4096 m words for IDT72241.
- 3. tskews is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskews, then PAF may not change state until the next WCLK rising edge.
- 4. If a write is performed on this rising edge of the write clock, there will be Full (m-1) words in the FIFO when PAF goes LOW.

Figure 10. Programmable Full Flag Timing



- 1. PAE offset = n.
- 2. tskewz is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to change during that clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewz, then PAE may not change state until the next RCLK rising edge.
- 3. If a read is performed on this rising edge of the read clock, there will be Empty + (n-1) words in the FIFO when PAE goes LOW.

Figure 11. Programmable Empty Flag Timing




Figure 12. Write Offset Registers Timing




Figure 13. Read Offset Registers Timing

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION - A single IDT72421/72201/72211/72221/72231/72241 may be used when the application requirements are for 64/256/512/1024/2048/4096 words or less. When the IDT72421/72201/72211/72221/

72231/72241 are in a Single Device Configuration, the Read Enable 2 (REN2) control input can be grounded (see Figure 14). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 14. Block Diagram of Single 64 x 9/256 x 9/512 x 9/1024 x 9/2048 x 9/4096 x 9 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION - Word width may be increased simply by connecting the corresponding input controls signals of multiple devices. A composite flag should be created for each of the end-point status flags (EF and FF). The partial status flags (ĀE and ĀF) can be detected from any one device. Figure 15 demonstrates a 18-bit word width by using two IDT72421/72201/72211/72221/72231/72241s. Any word width can be attained by adding additional IDT72421/72201/72211/72221/72231/72241s.

When the IDT72421/72201/72211/72221/72231/72241 are in a Width Expansion Configuration, the Read Enable 2 (REN2) control input can be grounded (see Figure 15). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 15. Block Diagram of 64 x 18/256 x 18/512 x 18/1024 x 18/2048 x 18/4096 x 18 Synchronous FIFO Used in a Width Expansion Configuration

5.06


DEPTH EXPANSION - The IDT72421/7221/72211/72221/72231/72241 can be adapted to applications when the requirements are for greater than 64/256/512/1024/2048/4096 words. The existence of two enable pins on the read and write port allow depth expansion. The Write Enable 2/Load pin is used as a second write enable in a depth expansion configuration thus the Programmable flags are set to the default values. Depth expansion is possible by using one enable input for system control while the other enable input is controlled by expansion logic to direct the flow of data. A typical application would have the expansion logic alternate data

access from one device to the next in a sequential manner. The IDT72421/7221/72211/72221/72231/72241 operates in the Depth Expansion configuration when the following conditions are met:

- The WEN2/LD pin is held HIGH during Reset so that this pin operates a second Write Enable.
- 2. External logic is used to control the flow of data.

Please see the Application Note" DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOS USING THE RING COUNTER APPROACH" for details of this configuration.

ORDERING INFORMATION





DUAL CMOS SyncFiFOTM

PRELIMINARY IDT72801 IDT72811 IDT72821 IDT72831 IDT72841

FEATURES:

- The 72801 is equivalent to two 72201 256 x 9 FIFOs
- The 72811 is equivalent to two 72211 512 x 9 FIFOs
- The 72821 is equivalent to two 72221 1024 x 9 FIFOs
- The 72831 is equivalent to two 72231 2048 x 9 FIFOs
- The 72841 is equivalent to two 72241 4096 x 9 FIFOs
- Offers optimal combination of large capacity, high speed, design flexibility and small footprint
- Ideal for prioritization, bidirectional, and width expansion applications
- 15 ns read/write cycle time FOR THE 72801/72811
- 20 ns read/write cycle time FOR THE 72821/72831/72841
- · Separate control lines and data lines for each FIFO
- Separate empty, full, programmable almost-empty and almost-full flags for each FIFO
- Enable puts output data lines in high-impedance state
- Space-saving 64-pin Thin Quad Flat Pack (TQFP)

DESCRIPTION:


72801/72811/72821/72831/72841 are dual synchronous (clocked) FIFOs. The device is functionally equivalent to two 72201/72211/72221/72231/72241 FIFOs in a single package

with all associated control, data, and flag lines assigned to separate pins.

Each of the two FIFOs (designated FIFO A and FIFO B) contained in the 72801/72811/72821/72831/72841 has a 9-bit input data port (DA0 - DA8), DB0 - DB8) and a 9-bit output data port (QA0 - QA8, QB0 - QB8). Each input port is controlled by a free-running clock(WCLKA, WCLKB), and two write enable pins (WENA1, WENA2, WENB1, WENB2). Data is written into each of the two arrays on every rising clock edge of the write clock (WCLKA WCLKB) when the appropriate write enable pins are asserted.

The output port of each FIFO bank is controlled by its associated clock pin (RCLKA, RCLKB) and two read enable pins (RENA1, RENA2, RENB1, RENB2). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin (OEA, OEB) is provided on the read port of each FIFO for three-state output control.

Each of the two FIFOs has two fixed flags, empty (EFA, EFB) and full (FFA, FFB). Two programmable flags, almost-empty (PAEA, PAEB) and almost-full (PAFA, PAFB), are provided for each FIFO bank to improve memory utilization. If not programmed, the programmable flags default to empty+7 for PAEA



SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

and PAEB, and full-7 for PAFA and PAFB.


The 72801/72811/72821/72831/72841 architecture lends

itself to many flexible configurations such as:

- · 2-level priority data buffering
- · Bidirectional operation
- Width expansion
- · Depth expansion

This FIFO is fabricated using IDTs high-performance submicron CMOS technology.

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTIONS

The 72801/72811/72821/72831/72841s two FIFOs, referred to as FIFO A and FIFO B, are identical in every respect. The following description defines the input and output signals for

FIFO A. The corresponding signal names for FIFO B are provided in parentheses.

Symbol	Name I/O		Description
DA0-DA8	A Data Inputs		9-bit data inputs to RAM array A.
DB0-DB8	B Data Inputs		9-bit data inputs to RAM array B.
RSA, RSB	Reset	1	When RSA (RSB) is set LOW, the associated internal read and write pointers of array A (B) are set to the first location; FFA (FFB) and PAFA (PAFB) go HIGH, and PAEA (PAEB) and EFA (EFB go LOW. After power-up, a reset of both FIFOs A and B is required before an initial WRITE.
WCLKA WCLKB	Write Clock		Data is written into the FIFO A (B) on a LOW-to-HIGH transition of WCLKA (WCLKB) when the write enable(s) are asserted.
WENA1 WENB1	Write Enable 1	1	If FIFO A (B) is configured to have programmable flags, WENA1 (WENB1) is the only write enable pin that can be used. When WENA1 (WENB1) is LOW, data A (B) is written into the FIFO on every LOW-to-HIGH transition WCLKA (WCLKB). If the FIFO is configured to have two write enables, WENA1 (WENB1) must be LOW and WENA2 (WENB2) must be HIGH to write data into the FIFO. Data will not be written into the FIFO if FFA (FFB) is LOW.
WENA2/LDA WENB2/LDB	Write Enable 2/ Load	_	FIFO A (B) is configured at reset to have either two write enables or programmable flags. If LDA (LDB) is HIGH at reset, this pin operates as a second write enable. If WENA2/LDA (WENB2/LDB) is LOW at reset this pin operates as a control to load and read the program mable flag offsets for its respective array. If the FIFO is configured to have two write enables, WENA1 (WENB1) must be LOW and WENA2 (WENB2) must be HIGH to write data into FIFO A (B). Data will not be written into FIFO A (B) if FFA (FFB) is LOW. If the FIFO is configured to have programmable flags, LDA(LDB) is held LOW to write or read the programmable flag offsets.
QA0-QA8	A Data Outputs	0	9-bit data outputs from RAM array A.
QB0-QB8	B Data Outputs	0	9-bit data outputs from RAM array B.
RCLKA RCLKB	Read Clock		Data is read from FIFO A (B) on a LOW-to-HIGH transition of RCLKA (RCLKB) when RENAT (RENB1) and RENA2 (RENB2) are asserted.
RENA1 RENB1	Read Enable 1	1	When RENA1 (RENB1) and RENA2 (RENB2) are LOW, data is read from FIFO A (B) on every LOW-to-HIGH transition of RCLKA (RCLKB). Data will not be read from Array A (B) if EFA (EFB) is LOW.
RENB2	Read Enable 2		When RENAT (RENBT) and RENA2 (RENB2) are LOW, data is read from the FIFO A (B) on every LOW-to-HIGH transition of RCLKA (RCLKB). Data will not be read from array A (B) if the EFA (EFB) is LOW.
OEA OEB	Output Enable	-	When OEA (OEB) is LOW, outputs DA0-DA8 (DB0-DB8) are active. If OEA (OEB) is HIGH, the outputs DA0-DA8 (DB0-DB8) will be in a high-impedance state.
EFA EFB	Empty Flag	0	When EFA (EFB) is LOW, FIFO A (B) is empty and further data reads from the output are inhibited. When EFA (EFB) is HIGH, FIFO A (B) is not empty. EFA (EFB) is synchronized to RCLKA (RCLKB).
PAEA PAEB	Programmable Almost-Empty Flag	0	When PAEA (PAEB) is LOW, FIFO A (B) is almost empty based on the offset programmed into the appropriate offset register. The default offset at reset is Empty+7. PAEA (PAEB) is synchronized to RCLKA (RCLKB).
PAFA PAFB	Programmable Almost-Full Flag	0	When PAFA (PAFB) is LOW, FIFO A (B) is almost full based on the offset programmed into the appropriate offset register. The default offset at reset is Full-7. PAFA (PAFB) is synchronized to WCLKA (WCLKB).
FFA FFB	Full Flag	0	When FFA (FFB) is LOW, FIFO A (B) is full and further data writes into the input are inhibited. When FFA (FFB) is HIGH, FIFO A (B) is not full. FFA (FFB) is synchronized to WCLKA (WCLKB).
Vcc	Power		+5V power supply pin.
GND	Ground		0V ground pin.

3034 tbl 01

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V	
TA	Operating Temperature	0 to +70	°C	
TBIAS	Temperature Under Bias	-55 to +125	°C	
Tstg	Storage Temperature	-55 to +125	°C	
lout	DC Output Current	50	mA	

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of the specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage			_	V
VIL	Input Low Voltage		_	0.8	٧

3034 tbl 03

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	pF
Соит ^(1,2)	Output Capacitance	Vout = 0V	10	рF

NOTE:

3034 tbl 02

1. With output deselected (OEA, OEB = HIGH).

3034 tbl 04

DC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$)

			IDT72801 IDT72811 Commercial					
Symbol	Parameter	Min.	ьк = 15, 20, 25, 35 Тур.	ns Max.	Unit			
ILI ⁽¹⁾	Input Leakage Current (Any Input)	-1	T -	-1	μА			
ILO ⁽²⁾	Output Leakage Current	-10	_	10	μА			
Vон	Output Logic "1" Voltage, Iон = -2 mA	2.4	_	_	V			
Vol	Output Logic "0" Voltage, IoL = 8 mA	_		0.4	V			
Icc ⁽³⁾	Active Power Supply Current			270	mA			

3034 tbl 05

Symbol	Parameter	IDT72821 IDT72831 IDT72841 Commercial tcLK = 20, 25, 35 ns Min. Typ. Max.					
		IVIIII.	Тур.	iviax.	Unit		
I∟I ⁽¹⁾	Input Leakage Current (Any Input)	-1	-	-1	μA		
ILO ⁽²⁾	Output Leakage Current	-10	<u> </u>	10	μА		
Vон	Output Logic "1" Voltage, Ioн = -2 mA	2.4	_	I	٧		
Vol	Output Logic "0" Voltage, IoL = 8 mA	-	_	0.4	٧		
Icc ⁽³⁾	Active Power Supply Current		300				

3034 tbl 06

NOTES:

- 1. Measurements with $0.4 \le VIN \le VCC$.
- 2. OEA, OEB \geq VIH, 0.4 \leq VOUT \leq VCC.
- Measurements are made with outputs open. Tested at fCLK = 20MHz. ICC limits applicable when using both banks of FIFO's

AC ELECTRICAL CHARACTERISTICS

(Commercial: $VCC = 5V \pm 10\%$, $TA = 0^{\circ}C$ to +70°C)

					Comm	ercial				
		IDT72	801L15	IDT72	B01L20	IDT7	2801L25	IDT72	801L35	
		IDT72	811L15	IDT72	B11L20	IDT72811L25		IDT72811L35		l
				IDT72	B21L20	IDT7	2821L25	IDT72	821L35	ŀ
F 42				IDT72	B31L20	IDT7	2831L25	IDT72831L35		
		ĺ		IDT72	B41L20	IDT7	2841L25	IDT72	841L35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fS	Clock Cycle Frequency		66.7	_	50	-	40	_	28.6	MHz
tA	Data Access Time	2	10	2	12	3	15	3	20	ns
tCLK	Clock Cycle Time	15 ⁽¹⁾	_	20		25	_	35		ns
tCLKH	Clock High Time	6		8	_	10		14	_	ns
tCLKL	Clock Low Time	6	_	8		10		14		ns
tDS	Data Set-up Time	4		5		6	_	8	_	ns
tDH	Data Hold Time			1		1		2		ns
tENS	Enable Set-up Time			5		6		8		ns
tENH	Enable Hold Time	1		1		1		2		ns
tRS	Reset Pulse Width ⁽²⁾	15		20	_	25	-	35		ns
tRSS	Reset Set-up Time	15		20		25		35	_	ns
tRSR	Reset Recovery Time	15		20		25		35		ns
tRSF	Reset to Flag Time and Output Time	_	15	_	20	_	25	_	35	ns
tOLZ	Output Enable to Output in Low-Z(3)	0		0		0		0		ns
tOE	Output Enable to Output Valid	3	8	3	10	3	13	3	15	ns
tOHZ	Output Enable to Output in High-Z(3)	3	8	3	10	3	13	3	15	ns
tWFF	Write Clock to Full Flag	<u> </u>	10		12		15		20	ns
tREF	Read Clock to Empty Flag		10		12		15		20	ns
tPAF	Write Clock to Programmable Almost-Full Flag		10		12		15		20	ns
tPAE	Read Clock to Programmable Almost-Empty Flag		10		12		15		20	ns
tSKEW1	Skew Time Between Read Clock and Write Clock for Empty Flag and Full Flag			8		10		12		ns
tSKEW2	Skew Time Between Read Clock and Write Clock for Programmable Almost-Empty Flag and Programmable Almost-Full Flag	28	-	35	-	40	_	42	_	ns

NOTES:

3034 tbl 07

- Regarding the 72801/72811: this spec is valid for programmable PAE or PAF offset values ≤ 63. For offset values ≥ 63, tclk = 20 ns.
 Pulse widths less than minimum values are not allowed.

3. Values guaranteed by design, not currently tested.

AC TEST CONDITIONS

GND to 3.0V
3ns
1.5V
1.5V
See Figure 1

D.U.T. 30pF* 680Ω ₹ 3034 drw 03 or equivalent circuit

Figure 1. Output Load *Includes jig and scope capacitances.

5V

1.1K

SIGNAL DESCRIPTIONS

FIFO A and FIFO B are identical in every respect. The following description explains the interaction of input and output signals for FIFO A. The corresponding signal names for FIFO B are provided in parentheses.

INPUTS:

Data In (DA0 – DA8, DB0 – DB8) — DA0 - DA8 are the nine data inputs for memory array A. DB0 - DB8 are the nine data inputs for memory array B.

CONTROLS:

Reset (RSA, RSB) — Reset of FIFO A (B) is accomplished whenever RSA (RSB) input is taken to a LOW state. During reset, the internal read and write pointers associated with the FIFO are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag FFA (FFB) and Programmable Almost-Full Flag PAFA (PAFB) will be reset to HIGH after trasf. The Empty Flag EFA (EFB) and Programmable Almost-Empty Flag PAEA (PAEB) will be reset to LOW after trasf. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

Write Clock (WCLKA, WCLKB) — A write cycle to Array A (B) is initiated on the LOW-to-HIGH transition of WCLKA (WCLKB). Data set-up and hold times must be met with respect to the LOW-to-HIGH transition of WCLKA (WCLKB). The Full Flag FFA (FFB) and Programmable Almost-Full Flag PAFA (PAFB) are synchronized with respect to the LOW-to-HIGH transition of the write clock WCLKA (WCLKB).

The write and read clocks can be asynchronous or coincident.

Write Enable 1 (WENA1, WENB1) — If FIFO A (B) is configured for programmable flags, WENA1 (WENB1) is the only enable control pin. In this configuration, when WENA1 (WENB1) is LOW, data can be loaded into the input register of RAM Array A (B) on the LOW-to-HIGH transition of every write clock WCLKA (WCLKB). Data is stored in Array A (B) sequentially and independently of any on-going read operation.

In this configuration, when WENA1 (WENB1) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

If the FIFO is configured to have two write enables, which allows for depth expansion. See Write Enable 2 paragraph below for operation in this configuration.

To prevent data overflow, FFA (FFB) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the FFA (FFB) will go HIGH after twFF, allowing a valid write to begin. WENA1 (WENB1) is ignored when FIFO A (B) is full.

Read Clock (RCLKA, RCLKB) — Data can be read from Array A (B) on the the LOW-to-HIGH transition of RCLKA (RCLKB). The Empty Flag EFA (EFB) and Programmable Almost-Empty Flag PAEA (PAEB) are synchronized with respect to the LOW-to-HIGH transition of RCLKA (RCLKB).

The write and read clock can be asynchronous or coincident.

Read Enables (RENA1, RENA2, RENB1, RENB2) — When both Read Enables RENA1, RENA2 (RENB1, RENB2) are LOW, data is read from Array A (B) to the output register on the LOW-to-HIGH transition of the read clock RCLKA (RCLKB).

When either of the two Read Enable RENA1, RENA2 (RENB1, RENB2) associated with FIFO A (B) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from FIFO A (B), the Empty Flag EFA (EFB) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, EFA (EFB) will go HIGH after tREF and a valid read can begin. The Read Enables RENA1, RENA2 (RENB1, RENB2) are ignored when FIFO A (B) is empty.

Output Enable (OEA, OEB) — When Output Enable OEA (OEB) is enabled (LOW), the parallel output buffers of FIFO A (B) receive data from their respective output register. When Output Enable OEA (OEB) is disabled (HIGH), the QA (QB) output data bus is in a high-impedance state.

Write Enable 2/Load (WENA2/LDA, WENB2/LDB) — This is a dual-purpose pin. FIFO A (B) is configured at Reset to have programmable flags or to have two write enables, which allows depth expansion. If WENA2/LDA (WENB2/LDB) is set HIGH at Reset RSA = LOW (RSB = LOW), this pin operates as a second write enable pin.

If FIFO A (B) is configured to have two write enables, when Write Enable 1 WENA1 (WENB1) is LOW and WENA2/LDA (WENB2/LDB) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock WCLKA (WCLKB). Data is stored in the array sequentially and independently of any on-going read operation.

In this configuration, when WENA1 (WENB1) is HIGH and/ or WENA2/LDA (WENB2/LDB) is LOW, the input register of Array A holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag FFA (FFB) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, FFA (FFB) will go HIGH after twrf, allowing a valid write to begin. WENA1, (WENB1) and WENA2/LDA (WENB2/LDB) are ignored when the FIFO is full.

FIFO A (B) is configured to have programmable flags when the WENA2/LDA (WENB2/LDB) is set LOW at Reset RSA = LOW (RSB = LOW). Each FIFO contains four 8-bit offset registers which can be loaded with data on the inputs, or read on the outputs. See Figure 3 for details of the size of the registers and the default values.

LDA	WENA1	WCLKA ⁽¹⁾	OPERATION ON FIFO A
LDB	WENB1	WCLKB(1)	OPERATION ON FIFO B
0	0		Empty Offset (LSB)
'			Empty Offset (MSB)
1			Full Offset (LSB)
ļ	ļ		Full Offset (MSB)
]			
0	1		No Operation
		F	
1	0	. —	Write Into FIFO
1		1	
1	11		No Operation

2034 day 04

Figure 2. Writing to Offset Registers for FIFOs A and B

If FIFO A (B) is configured to have programmable flags, when the WENA1 (WENB1) and WENA2/LDA (WENB2/LDB)

are set LOW, data on the DA (DB) inputs are written into the Empty (Least Significant Bit) offset register on the first LOW-to-HIGH transition of the WCLKA (WCLKB). Data are written into the Empty (Most Significant Bit) offset register on the second LOW-to-HIGH transition of WCLKA (WCLKB), into the Full (Least Significant Bit) offset register on the third transition, and into the Full (Most Significant Bit) offset register on the fourth transition. The fifth transition of WCLKA (WCLKB) again writes to the Empty (Least Significant Bit) offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing LDA (LDB) HIGH, FIFO A (B) is returned to normal read/write operation. When LDA (LDB) is set LOW, and WENA1 (WENB1) is LOW, the next offset register in sequence is written.

The contents of the offset registers can be read on the QA (QB) outputs when WENA2/LDA (WENB2/LDB) is set LOW and both Read Enables RENA1, RENA2 (RENB1, RENB2) are set LOW. Data can be read on the LOW-to-HIGH transition of the read clock RCLKA (RCLKB).

A read and write should not be performed simultaneously to the offset registers.




Figure 3. Offset Register Formats and Default Values for the A and B FIFOs

The same selection sequence applies to reading from the registers.
 RENA1 and RENA2 (RENB1 and RENB2) are enabled and read is performed on the LOW-to-HIGH transition of RCLKA (RCLKB).

OUTPUTS:

Full Flag (FFA, FFB) — FFA (FFB) will go LOW, inhibiting further write operations, when Array A (B) is full. If no reads are performed after reset, FFA (FFB) will go LOW after 256 writes to the 72801's FIFO A (B), 512 writes to the 72811's FIFO A (B), 1024 writes to the 72821's FIFO A (B), 2048 writes to the 72831's FIFO A (B), or 4096 writes to the 72841's FIFO A (B).

FFA (FFB) is synchronized with respect to the LOW-to-HIGH transition of the write clock WCLKA (WCLKB).

Empty Flag (EFA, EFB) — EFA (EFB) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that Array A (B) is empty.

EFA (EFB) is synchronized with respect to the LOW-to-HIGH transition of the read clock RCLKA (RCLKB).

Programmable Almost–Full Flag (PAFA, PAFB) — PAFA (PAFB) will go LOW when the amount of data in Array A (B) reaches the Almost-Full condition. If no reads are performed after reset, PAFA (PAFB) will go LOW after (256-m) writes to the 72801's FIFO A (B), (512-m) writes to the 72811's FIFO A (B), (1024-m) writes to the 72821's FIFO A (B), (2048-m)

writes to the 72831's FIFO A (B), or (4096-m) writes to the 72841's FIFO A (B).

FFA (FFB) is synchronized with respect to the LOW-to-HIGH transition of the write clock WCLKA (WCLKB). The offset "m" is defined in the Full Offset Registers.

If there is no Full offset specified, \overline{PAFA} (\overline{PAFB}) will go LOW at Full-7 words.

PAFA (PAFB) is synchronized with respect to the LOW-to-HIGH transition of the write clock WCLKA (WCLKB).

Programmable Almost–Empty Flag (PAEA, PAEB) — PAEA (PAEB) will go LOW when the read pointer is "n+1" locations less than the write pointer. The offset "n" is defined in the Empty Offset Registers. If no reads are performed after reset, PAEA (PAEB) will go HIGH after "n+1" writes to FIFO A (B).

If there is no Empty offset specified, PAEA (PAEB) will go LOW at Empty+7 words.

PAEA (PAEB) is synchronized with respect to the LOW-to-HIGH transition of the read clock RCLKA (RCLKB).

Data Outputs (QA0 – QA8, QB0 – QB8) — QA0 - QA8 are the nine data outputs for memory array A, QB0 - QB8 are the nine data outputs for memory array B.

TABLE 1: STATUS FLAGS FOR A AND B FIFOS

NU	MBER OF WORDS IN ARRA	FFA	PAFA	PAEA	EFA	
NUI	MBER OF WORDS IN ARRA	FFB	PAFB	PAEB	EFB	
72801	72811	72821				
0	0	0	Н	Н	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	Н	Н	L	Н
(n+1) to (256-(m+1))	(n+1) to (512-(m+1))	(n+1) to (1024-(m+1))	Н	Н	Н	Н
(256-m) ⁽²⁾ to 255	(512-m) ⁽²⁾ to 511	(1024-m) ⁽²⁾ to 1023	Н	L	Н	Н
256	512	1024	L L	L	н	Н

NUMBER OF WOR	NUMBER OF WORDS IN ARRAY A			PAEA	EFA
NUMBER OF WORDS IN ARRAY B			PAFB	PAEB	EFB
72831	72841				
0	0	Н	Н	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	Н	Н	L	Н
(n+1) to (2048-(m+1))	(n+1) to (4096-(m+1))	Н	Н	Н	Н
(2048-m) ⁽²⁾ to 2047	(4096-m) ⁽²⁾ to 4095	Н	L	Н	Н
2048	4096	L	L	Н	Н


NOTES:

1. n = Empty Offset (n = 7 default value)

2. m = Full Offset (m = 7 default value)


5.07

3034 thl 09




- 1. Holding WENA2/LDA (WENB2/LDB) HIGH during reset will make the pin act as a second write enable pin. Holding WEN2/LDA (WENB2/LDB) LOW during reset will make the pin act as a load enable for the programmable flag offset registers.
- 2. After reset, QAo QAs (QBo QBs) will be LOW if OEA (OEB) = 0 and tri-state if OEA (OEB) = 1.
- 3. The clocks RCLKA, WCLKA (RCLKB, WCLKB) can be free-running during reset.

Figure 4. Reset Timing




1. tskew1 is the minimum time between a rising RCLKA (RCLKB) edge and a rising WCLKA (WCLKB) edge for FFA (FFB) to change during the current clock cycle. If the time between the rising edge of RCLKA (RCLKB) and the rising edge of WCLKA (WCLKB) is less than tskew1, then FFA (FFB) may not change state until the next RCLKA (RCLKB) edge.

Figure 5. Write Cycle Timing



1. tskewt is the minimum time between a rising WCLKA (WCLKB) edge and a rising RCLKA (RCLKB) edge for EFA (EFB) to change during the current clock cycle. If the time between the rising edge of RCLKA (RCLKB) and the rising edge of WCLKA (WCLKB) is less than tskewt, then EFA (EFB) may not change state until the next RCLKA (RCLKB) edge.

Figure 6. Read Cycle Timing



 When tskew₁ ≥ minimum specification, tfrl = tclk + tskew₁ tskew₁ < minimum specification, tfrl = 2tclk + tskew₁ or tclk + tskew₁ The Latency Timings apply only at the Empty Boundary (EFA, EFB = LOW).

Figure 7. First Data Word Latency Timing





Figure 8. Full Flag Timing


5.07

13



 When tskew₁ ≥ minimum specification, tfRL maximum = tclk + tskew₁ tskew₁ < minimum specification, tfRL maximum = 2tclk + tskew₁ or tclk + tskew₁ The Latency Timings apply only at at the Empty Boundary (EFA, EFB = LOW).


Figure 9. Empty Flag Timing



Notes:

- 1. PAF offset = m.
- 2. (256-m) words for the 72801, (512-m) words the 72811, (1024-m) words for the 72821, (2048-m) words for the 72831, or (4096-m) words for the 72841.
- 3. tskew2 is the minimum time between a rising RCLKA (RCLKB) edge and a rising WCLKA (WCLKB) edge for PAFA (PAFB) to change during that clock cycle. If the time between the rising edge of RCLKA (RCLKB) and the rising edge of WCLKA (WCLKB) is less than tskew2, then PAFA (PAFB) may not change state until the next WCLKA (WCLKB) rising edge.
- 4. If a write is performed on this rising edge of the write clock, there will be Full (m-1) words in FIFO A (B) when PAFA (PAFB) goes LOW.

Figure 10. Programmable Full Flag Timing



- PAE offset = n.
- 2. tskewz is the minimum time between a rising WCLKA (WCLKB) edge and a rising RCLKA (RCLKB) edge for PAEA (PAEB) to change during that clock cycle. If the time between the rising edge of WCLKA (WCLKB) and the rising edge of RCLKA (RCLKB) is less than tskewz, then PAEA (PAEB) may not change state until the next RCLKA (RCLKB) rising edge.
- 3. If a read is performed on this rising edge of the read clock, there will be Empty + (n-1) words in FIFO A (B) when PAEA (PAEB) goes LOW.

Figure 11. Programmable Empty Flag Timing




Figure 12. Write Offset Register Timing




Figure 13. Read Offset Register Timing

17

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION — When FIFO A (B) is in a Single Device Configuration, the Read Enable 2 RENA2 (RENB2) control input can be grounded (see Figure 14). In

this configuration, the Write Enable 2/Load WENA2/LDA (WENB2/LDB) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 14. Block Diagram of One of the 72801/72811/72821/72831/72841's two FIFOs configured as a single device

width expansion configuration — Word width may be increased simply by connecting the corresponding input control signals of FIFOs A and B. A composite flag should be created for each of the end-point status flags FFA and FFB, also FFA and FFB). The partial status flags PAEA, PAFB, PAEA and PAFB can be detected from any one device. Figure 15 demonstrates an 18-bit word width using the two FIFOs contained in one IDT72801/72811/72821/72831/72841. Any word width can be attained by adding additional IDT2801/

72811/72821/72831/72841s.

When the IDT2801/72811/72821/72831/72841 is in a Width Expansion Configuration, the Read Enable 2 (RENA2 and RENB2) control inputs can be grounded (see Figure 15). In this configuration, the Write Enable 2/Load (WENA2/LDA, WENB2/LDB) pins are set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 15. Block diagram of the two FIFOs contained in one 72801/72811/72821/72831/72841configured for an 18-bit width-expansion

5.07

TWO PRIORITY DATA BUFFER CONFIGURATION

The two FIFOs contained in the IDT2801/72811/72821/72831/72841 can be used to prioritize two different types of data shared on a system bus. When writing from the bus to the FIFO, control logic sorts the intermixed data according to

type, sending one kind to FIFO A and the other kind to FIFO B. Then, at the outputs, each data type is transferred to its appropriate destination. Additional IDT2801/72811/72821/72831/72841s permit more than two priority levels. Priority buffering is particularly useful in network applications.




Figure 16. Block Diagram of Two Priority Configuration

BIDIRIECTIONAL CONFIGURATION

The two FIFOs of the IDT2801/72811/72821/72831/72841 can be used to buffer data flow in two directions. In the

example that follows, a processor can write data to a peripheral controller via FIFO A, and, in turn, the peripheral controller can write the processor via FIFO B.




Figure 17. Block Diagram of Bidirectional Configuration


DEPTH EXPANSION — IDT2801/72811/72821/72831/72841 can be adapted to applications that require greater than 256/512/1024/2048/4096 words. The existence of double enable pins on the read and write ports allow depth expansion. The Write Enable 2/Load (WENA2, WENB2) pins are used as a second write enables in a depth expansion configuration, thus the Programmable flags are set to the default values. Depth expansion is possible by using one enable input for system control while the other enable input is controlled by expansion logic to direct the flow of data. A typical application

would have the expansion logic alternate data access from one device to the next in a sequential manner. The IDT2801/72811/72821/72831/72841 operates in the Depth Expansion configuration when the following conditions are met:

- 1. WENA2/LDA and WENB2/LDB pins are held HIGH during Reset so that these pins operate as second Write Enables.
 - 2. External logic is used to control the flow of data.

Please see the Application Note" DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOS USING THE RING COUNTER APPROACH" for details of this configuration.

ORDERING INFORMATION



3034 drw 20



CMOS SyncFIFO™ 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18 IDT72205LB IDT72215LB IDT72225LB IDT72235LB IDT72245LB

FEATURES:

- 256 x 18-bit organization array (72205LB)
- 512 x 18-bit organization array (72215LB)
- 1024 x 18-bit organization array (72225LB)
- 2048 x 18-bit organization array (72235LB)
- 4096 x 18-bit organization array (72245LB)
- 15 ns read/write cycle time
- · Easily expandable in depth and width
- · Read and write clocks can be asynchronous or coincident
- · Dual-Port zero fall-through time architecture
- · Programmable almost-empty and almost-full flags
- · Empty and Full flags signal FIFO status
- Half-Full flag capability in a single device configuration
- Output enable puts output data bus in high-impedance state
- High-performance submicron CMOS technology
- Available in a 64-lead thin quad flatpack (TQFP), pin grid array (PGA), and plastic leaded chip carrier (PLCC)
- · Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT72205LB/72215LB/72225LB/72235LB/72245LB are very high-speed, low-power First-In, First-Out (FIFO) memories with clocked read and write controls. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication.


Both FIFOs have 18-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a data input enable pin (WEN). Data is read into the synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and another enable pin (REN). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An Output Enable pin (\overline{OE}) is provided on the read port for three-state control of the output.

The synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF), and two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF). The offset loading of the programmable flags is controlled by a simple state machine, and is initiated by asserting the Load pin (LD). A Half-Full flag (HF) is available when the FIFO is used in a single device configuration.

The IDT72205LB/72215LB/72225LB/72235LB/72245LB are depth expandable using a daisy-chain technique. The XI and XO pins are used to expand the FIFOs. In depth expansion configuration, FL is grounded on the first device and set to HIGH for all other devices in the daisy chain.

The IDT72205LB/72215LB/72225LB/72235LB/72245LB is fabricated using IDT's high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM





SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

PIN CONFIGURATIONS






5.08

TOP VIEW

PIN CONFIGURATIONS



NOTE:

1. For information on the flatpack (F68-1), contact factory.

PIN DESCRIPTION

Symbol	Name	1/0	Description
D0-D17	Data Inputs	_	Data inputs for a 18-bit bus.
RS	Reset	1	When RS is set LOW, internal read and write pointers are set to the first location of the RAM array, FF and PAF go HIGH, and PAE and EF go LOW. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock	ı	When $\overline{\text{WEN}}$ is LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full.
WEN	Write Enable	l	When WEN is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. When WEN is HIGH, the FIFO holds the previous data. Data will not be written into the FIFO if the FF is LOW.
RCLK	Read Clock	1	When REN is LOW, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the FIFO is not empty.
REN	Read Enable	1	When REN is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. When REN is HIGH, the output register holds the previous data. Data will not be read from the FIFO if the EF is LOW.
ŌĒ	Output Enable	Ī	When \overline{OE} is LOW, the data output bus is active. If \overline{OE} is HIGH, the output data bus will be in a high-impedance state.
ĹĎ	Load	_	When LD is LOW, data on the inputs D0–D11 is written to the offset and depth registers on the LOW-to-HIGH transition of the WCLK, when WEN is LOW. When LD is LOW, data on the outputs Q0–Q11 is read from the offset and depth registers on the LOW-to-HIGH transition of the RCLK, when REN is LOW.
FL	First Load	1	In the single device or width expansion configuration, FL is grounded. In the depth expansion configuration, FL is grounded on the first device (first load device) and set to HIGH for all other devices in the daisy chain.
WXI	Write Expansion Input	1	In the single device or width expansion configuration, \overline{WXI} is grounded. In the depth expansion configuration, \overline{WXI} is connected to \overline{WXO} (Write Expansion Out) of the previous device.
RXI	Read Expansion Input	_	In the single device or width expansion configuration, RXI is grounded. In the depth expansion configuration, $\overline{\text{RXI}}$ is connected to $\overline{\text{RXO}}$ (Read Expansion Out) of the previous device.
EF	Empty Flag	0	When EF is LOW, the FIFO is empty and further data reads from the output are inhibited. When EF is HIGH, the FIFO is not empty. EF is synchronized to RCLK.
PAE	Programmable Almost-Empty Flag	0	When PAE is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is 31 from empty for 72205LB, 63 from empty for 72215LB, and 127 from empty for 72225LB/72235LB/72245LB.
PAF	Programmable	0	When PAF is LOW, the FIFO is almost full based on the offset programmed into the FIFO. The default offset at reset is 31 from full for 72205LB, 63 from full for 72215LB, and 127 from full for 72225LB/72235LB/72245LB.
FF .	Full Flag	0	When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to WCLK.
WXO/HF	Write Expansion Out/Half-Full Flag	0	In the single device or width expansion configuration, the device is more than half full when HF is LOW. In the depth expansion configuration, a pulse is sent from WXO to WXI of the next device when the last location in the FIFO is written.
RXO	Read Expansion Out	Ō	In the depth expansion configuration, a pulse is sent from $\overline{\text{RXO}}$ to $\overline{\text{RXI}}$ of the next device when the last location in the FIFO is read.
Q0–Q17	Data Outputs	0	Data outputs for a 18-bit bus.
VCC	Power		Eight +5V power supply pins for the PLCC and PGA, five pins for the TQFP.
GND	Ground		Eight ground pins for the PLCC and PGA, seven pins for the TQFP.

2766 tbl 01

5

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +155	°C
Ιουτ	DC Output Current	50	50	mΑ

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maimum rating conditions for extended

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage Commercial	2.0		_	٧
ViH	Input High Voltage Military	2.2		_	V
V _{IL} (1)	Input Low Voltage Commercial & Military	_	_	0.8	V

NOTE

1. 1.5V undershoots are allowed for 10ns once per cycle.

2766 tbl 03

DC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5V \pm 10\%$, $Ta = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5V \pm 10\%$, $Ta = -55^{\circ}C$ to $+125^{\circ}C$)

		IDT72205LB IDT72215LB IDT72225LB IDT72235LB IDT72245LB Commercial tclk = 15, 20, 25, 35, 50ns		IDT72205LB IDT72215LB IDT72225LB IDT72235LB IDT72245LB Military tcLK = 25, 35, 50ns				
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI ⁽¹⁾	Input Leakage Current (any input)	-1	_	1	-10	_	10	μА
ILO ⁽²⁾	Output Leakage Current	-10		10	-10	1	10	μА
Vон	Output Logic "1" Voltage, IOH = -2 mA	2.4	_		2.4		_	٧
Vol	Output Logic "0" Voltage, IOL = 8 mA			0.4			0.4	>
ICC1 ⁽³⁾	Active Power Supply Current	_	_	200		-	250	mA
Icc2 ⁽³⁾	Average Standby Current (All Input = VCC - 0.2V, except RCLK and WCLK which are free-running)	-		70	_		85	mA

NOTES:

- 1. Measurements with $0.4 \le Vin \le Vcc$.
- 2. OE ≥ ViH, 0.4 ≤ Vout ≤ Vcc.
- 3. Tested at f = 20MHz with outputs open.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	pF
Соит ^(1,2)	Output Capacitance	VOUT = 0V	10	pF

NOTES:

- 1. With output deselected, (OE = HIGH).
- 2. Characterized values, not currently tested.

2766 tbl 05

2766 tbl 04

AC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)


		Commercial Com		mercial and Military								
		72205LB15 72215LB15 72225LB15 72235LB15 72245LB15		72215 72225 72235	5LB20 5LB20 5LB20 5LB20 5LB20	72205LB25 72215LB25 72225LB25 72235LB25 72245LB25		72205LB35 72215LB35 72225LB35 72235LB35 72245LB35		72205LB50 72215LB50 72225LB50 72235LB50 72245LB50		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fS	Clock Cycle Frequency		66.7	_	50		40		28.6	_	20	MHz
tA	Data Access Time	2	10	2	12	3	15	3	20	3	25	ns
tCLK	Clock Cycle Time	15		20	<u></u>	25		35		50	<u> </u>	ns
tCLKH	Clock HIGH Time	6.5		8		10		14		20		ns
tCLKL	Clock LOW Time	6.5	·-	8	<u></u>	10		14		20		ns
tDS	Data Set-up Time	4		5		6		7		10		ns
tDH	Data Hold Time	1		1_		1	_	2		2	<u> </u>	ns
tENS	Enable Set-up Time	4	_	5		6	_	7	-	10		ns
tENH	Enable Hold Time	1	1	1	<u> </u>	1	_	2	1	2		ns
tRS	Reset Pulse Width ⁽¹⁾	15	-	20		25	-	35	-	50		ns
tRSS	Reset Set-up Time		1	12	1	15		20	1	30		ns
tRSR	Reset Recovery Time			12		15	_	20	-	30	_	ns
tRSF	Reset to Flag and Output Time		35		35		40	_	45		50	ns
tOLZ	Output Enable to Output in Low-Z ⁽²⁾	0	_	0		0		0	_	0		ns
tOE	Output Enable to Output Valid		8		9	_	12	_	15		20	ns
tOHZ	Output Enable to Output in High-Z ⁽²⁾	1	8	1	9	1	12	1	15	1	20	ns
tWFF	Write Clock to Full Flag		10	-	12	_	15	_	20		30	ns
tREF	Read Clock to Empty Flag	-	10	_	12	_	15		20	<u> </u>	30	ns
tPAF	Clock to Programmable Almost-Full Flag		28	_	30	_	35	1	40		40	ns
tPAE	Clock to Programmable Almost-Empty Flag	_	28	_	30	-	35	_	40	-	40	ns
tHF	Clock to Half-Full Flag		28	_	30	_	35	_	40	_	40	ns
txo	Clock to Expansion Out		10	_	12	_	15	_	20	_	30	ns
tXI	Expansion In Pulse Width	6.5	_	8		10	_	14	_	20	_	ns
tXIS	Expansion In Set-Up Time	5	_	8		10		15		20	_	ns
tSKEW1	Skew time between Read Clock & Write Clock for Full Flag	10	_	14		16	_	18	_	20	_	ns
tSKEW2	Skew time between Read Clock & Write Clock for Empty Flag	10	_	14	_	16		18	_	20		ns

NOTES:

- 1. Pulse widths less than minimum values are not allowed.
- 2. Values guaranteed by design, not currently tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1
	2766 thl 07



* Includes jig and scope capacitances.

7

SIGNAL DESCRIPTIONS:

INPUTS:

DATA IN (Do - D17)

Data inputs for 18-bit wide data.

CONTROLS:

RESET (RS)

Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag (\overline{FF}) , Half-Full Flag (\overline{HF}) , and Programmable Almost-Full Flag (\overline{PAF}) will be reset to HIGH after tRsF. The Empty Flag (\overline{PAF}) and Programmable Almost-Empty Flag (\overline{PAE}) will be reset to LOW after tRSF. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

WRITE CLOCK (WCLK)

A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data set-up and hold times must be met with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

WRITE ENABLE (WEN)

When Write Enable (WEN) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

When WEN is HIGH, the input register holds the previous data and no new data is loaded into the FIFO.

To prevent data overflow, the Full Flag (FF) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the FF will go HIGH after twFF allowing a write to begin. WEN is ignored when the FIFO is full.

READ CLOCK (RCLK)

Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK), when Output Enable (\overline{OE}) is set LOW.

The write and read clocks can be asynchronous or coincident.

READ ENABLE (REN)

When Read Enable (REN) is LOW, data is loaded into the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When REN is HIGH, the output register holds the previous data and no new data is loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, inhibiting further read operations. Once

a write is performed, the \overline{EF} will go HIGH after tREF and a read can begin. \overline{REN} is ignored when the FIFO is empty.

OUTPUT ENABLE (OE)

When Output Enable (\overline{OE}) is enabled (LOW), the parallel output buffers receive data from the output register. When \overline{OE} is disabled (HIGH), the Q output data bus is in a high-impedance state.

LOAD (LD)

The IDT72205LB/72215LB/72225LB/72235LB/72245LB devices contain two 12-bit offset registers with data on the inputs, or read on the outputs. When the Load ($\overline{\text{LD}}$) pin is set LOW and $\overline{\text{WEN}}$ is set LOW, data on the inputs D0-D11 is written into the Empty offset register on the first LOW-to-HIGH transition of the write clock (WCLK). When the $\overline{\text{LD}}$ pin and ($\overline{\text{WEN}}$) are held LOW then data is written into the Full offset register on the second LOW-to-HIGH transition of the write clock (WCLK). The third transition of the write clock (WCLK) again writes to the Empty offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the \overline{LD} pin HIGH, the FIFO is returned to normal read/write operation. When the LD pin is set LOW, and \overline{WEN} is LOW, the next offset register in sequence is written.

When the $\overline{\text{LD}}$ pin is LOW and $\overline{\text{WEN}}$ is HIGH, the WCLK input is disabled; then a signal at this input can neither increment the write offset register pointer, nor execute a write.

The contents of the offset registers can be read on the output lines when the $\overline{\text{LD}}$ pin is set LOW and $\overline{\text{REN}}$ is set LOW; then, data can be read on the LOW-to-HIGH transition of the read clock (RCLK). The act of reading the control registers employs a dedicated read offset register pointer. (The read and write pointers operate independently).

A read and a write should not be performed simultaneously to the offset registers.

LD	WEN	WCLK(1)	Selection
0	0		Writing to offset registers: Empty Offset Full Offset
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation
NOTE:			2766 tbl 08

The same selection sequence applies to reading from the registers. RED is enabled and read is performed on the LOW-to-HIGH transition of RCLK.

Figure 2. Write Offset Register

First Load (FL)

First Load (FL) is grounded to indicate operation in the Single Device or Width Expansion mode. In the Depth Expansion configuration, FL is grounded to indicate it is the first device loaded and is set to HIGH for all other devices in the daisy chain. (See Operating Configurations for further details.)

WRITE EXPANSION INPUT (WXI)

This is a dual purpose pin. Write Expansion In (\overline{WXI}) is grounded to indicate operation in the Single Device or Width Expansion mode. \overline{WXI} is connected to Write Expansion Out (\overline{WXO}) of the previous device in the Depth Expansion or Daisy Chain mode.

READ EXPANSION INPUT (RXI)

This is a dual purpose pin. Read Expansion In (RXI) is grounded to indicate operation in the Single Device or Width Expansion mode. RXI is connected to Read Expansion Out (RXO) of the previous device in the Depth Expansion or Daisy Chain mode.

OUTPUTS:

FULL FLAG (FF)


The Full Flag (FF) will go LOW, inhibiting further write operation, indicating that the device is full. If no reads are performed after Reset (RS), the Full Flag (FF) will go LOW after 256 writes for the IDT72205LB, 512 writes for the IDT72215LB, 1024 writes for the IDT72225LB, 2048 writes for the IDT72235LB and 4096 writes for the IDT72245LB.


The Full Flag (FF) is updated on the LOW-to-HIGH transition of the write clock (WCLK).

EMPTY FLAG (EF)

The Empty Flag (EF) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The EF is updated on the LOW-to-HIGH transition the read clock (RCLK).





NOTE: 2766 drw 06

1. Any bits of the offset register not being programmed should be set to zero.

Figure 3. Offset Register Location and Default Values

TABLE I — STATUS FLAGS

Number of Words in FIFO									
72205	72215	72225	72235	72245	FF	PAF	ĦF	PAE	ĒF
0	0	0	0	0	Н	H_	Н	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	Н	Н	Н	L	Н
(n + 1) to 128	(n + 1) to 256	(n + 1) to 512	(n + 1) to 1024	(n + 1) to 2048	Н	H	Н	H	Н
129 to (256-(m+1))	257 to (512-(m+1))	513 to (1024-(m+1))	1025 to (2048-(m+1))	2049 to (4096-(m+1))	Н	Η	٦	Н	Н
(256-m) ⁽²⁾ to 255	(512-m) ⁽²⁾ to 511	(1024-m) ⁽²⁾ to 1023	(2048-m) ⁽²⁾ to 2047	(4096-m) ⁽²⁾ to 4095	Н	L	L	Н	Н
256	512	1024	2048	4096	L	L	L	Н	Ξ
NOTES:								276	6 tbl 09

1. n = Empty Offset (Default Values : 72205 n=31, 72215 n = 63, 72225/72235/72245 n = 127) 2. m = Full Offset (Default Values : 72205 n=31, 72215 n = 63, 72225/72235/72245 n = 127)

PROGRAMMABLE ALMOST-FULL FLAG (PAF)

The Programmable Almost-Full Flag (PAF) will go LOW when FIFO reaches the Almost-Full condition. If no reads are performed after Reset (RS), the PAF will go LOW after (256-m) writes for the IDT72205LB, (512-m) writes for the IDT72215LB, (1024-m) writes for the IDT72225LB, (2048-m) writes for the IDT72235LB and (4096-m) writes for the IDT72245LB. The offset "m" is defined in the FULL offset register.

If there is no Full offset specified, the PAF will be LOW when the device is 31 away from completely full for 72205LB, 63 away from completely full for 72215LB, and 127 away from completely full for 72225LB/72235LB/72245LB.

The PAF is asserted LOW on the LOW-to-HIGH transition of the write clock (WCLK). PAF is reset to HIGH on the LOW-to-HIGH transition of the read clock (RCLK). Thus PAF is asychronous.

PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)

The Programmable Almost-Empty Flag (PAE) will go LOW when the read pointer is "n+1" locations less than the write pointer. The offset "n" is defined in the EMPTY offset register.

If there is no Empty offset specified, the Programmable Almost Empty Flag (PAE) will be LOW when the device is 31 away from completely empty for 72205LB, 63 away from completely empty for 72215LB, and 127 away from completely empty for 72225LB/72235LB/72245LB.

The PAE is asserted LOW on the LOW-to-HIGH transition of the read clock (RCLK). PAE is reset to HIGH on the LOW-to-HIGH transition of the write clock (WCLK). Thus PAF is asychronous.

WRITE EXPANSION OUT/HALF-FULL FLAG (WXO/HF)

This is a dual-purpose output. In the Single Device and Width Expansion mode, when Write Expansion In (\overline{WXI}) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the LOW-to-HIGH transition of the next write cycle, the Half-Full Flag goes LOW

and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (\overline{HF}) is then reset to HIGH by the LOW-to-HIGH transition of the read clock (RCLK). The \overline{HF} is asychronous.


In the Depth Expansion or Daisy Chain mode, WXI is connected to WXO of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device writes to the last location of memory.

READ EXPANSION OUT (RXO)

In the Depth Expansion or Daisy Chain configuration, Read Expansion In (\overrightarrow{RXI}) is connected to Read Expansion Out (\overrightarrow{RXO}) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device reads from the last location of memory.

DATA OUTPUTS (Q0-Q17)

Q0-Q17 are data outputs for 18-bit wide data.




NOTES:

- 1. After reset, the outputs will be LOW if $\overline{OE} = 0$ and tri-state if $\overline{OE} = 1$.
- 2. The clocks (RCLK, WCLK) can be free-running during reset.

Figure 5. Reset Timing(2)

5.08




2766 drw 08

NOTE:

1. 1SKEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskEw1, then FF may not change state until the next WCLK edge.

Figure 6. Write Cycle Timing




2766 drw 09

NOTE:

1. tskEw2 is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskEw2, then EF may not change state until the next RCLK edge.

Figure 7. Read Cycle Timing



- 1. When tskewz ≥ minimum specification, tfRL (maximum) = tcl.k + tskewz. When tskewz < minimum specification, tfRL (maximum) = either 2 * tcl.k + tskewz or tcl.k + tskewz. The Latency Timing applies only at the Empty Boundary (EF = LOW).
- 2. The first word is available the cycle after EF goes HIGH, always.

Figure 8. First Data Word Latency after Reset with Simultaneous Read and Write




Figure 9. Full Flag Timing

1. tskewi is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewi, then FF may not change state until the next WCLK edge.




Figure 10. Empty Flag Timing

1. When tskew₂ ≥ minimum specification, tFRL (maximum) = tclk + tskew₂. When tskew₂ < minimum specification, tFRL (maximum) = either 2*tclk + tskew₂. or tclk + tskew₂. The Latency Timing apply only at the Empty Boundary (EF = LOW).




Figure 11. Write Programmable Registers






Figure 12. Read Programmable Registers



1. PAE is offset = n. Number of data words written into FIFO already = n.

Figure 13. Programmable Almost Empty Flag Timing



NOTES:

- 1. PAF offset = m. Number of data words written into FIFO already = 256 m + 1 for the IDT72205B, 512 m + 1 for the IDT72215B, 1024 m + 1 for the IDT72235B and 4096 m + 1 for the IDT72245B.
- $2. \ \ 256 m\ words\ in\ IDT72205B, 512 m\ words\ in\ IDT72215B, 1024 m\ words\ in\ IDT72225B, 2048 m\ words\ in\ IDT72235B\ and\ 4096 m\ words\ in\ IDT72245B.$
- 3. 256 m + 1 words in IDT72205B, 512 m + 1 words in IDT72215B, 1024 m + 1 words in IDT72225B, 2048 m + 1 words in IDT72235B and 4096 m + 1 words in IDT72245B.

Figure 14. Programmable Almost-Full Flag Timing






Figure 15. Half-Full Flag Timing



1. Write to Last Physical Location.

Figure 16. Write Expansion Out Timing



NOTE:

1. Read from Last Physical Location.

Figure 17. Read Expansion Out Timing




Figure 18. Write Expansion In Timing




Figure 19. Read Expansion In Timing

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION

A single IDT72205LB/72215LB/72225LB/72235LB/72245LB may be used when the application requirements are for 256/512/1024/2048/4096 words or less. The IDT72205LB/

72215LB/72225LB/72235LB/72245LB are in a single Device Configuration when the Write Exansion In (\overline{WXI}) , Read Expansion In (\overline{RXI}) , and First Load (\overline{FL}) control inputs are grounded (Figure 20).





Figure 20. Block Diagram of Single 256 x 18/512 x 18/1024 x 18/2048 x 18/4096 x 18 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the Empty Flag and Full Flag. Because of variations in skew between RCLK and WCLK, it is possible for flag assertion and deassertion to vary by one cycle between FIFOs. To avoid

problems the user must create composite flags by ANDing the Empty Flags of every FIFO, and separately ANDing all Full Flags. Figure 21 demonstrates a 36-word width by using two IDT72205B/72215B/72225B/72235B/72245Bs. Any word width can be attained by adding additional IDT72205B/72215B/72225B/72235B/72245Bs. Please see the Application Note AN-83.



NOTE:

1. Do not connect any output control signals directly together.

Figure 21. Block Diagram of 256 x 36/512 x 36/1024 x 36/2048 x 36/4096 x 36 Synchronous FIFO Memory Used in a Width Expansion Configuration

DEPTH EXPANSION CONFIGURATION (WITH PROGRAMMABLE FLAGS)

The IDT72205LB/72215LB/72225LB/72235LB/72245LB can easily be adapted to applications requiring more than 256/512/1024/2048/4096 words of buffering. Figure 22 shows Depth Expansion using three IDT72205LB/72215LB/72225LB/72235LB/72245LBs. Maximum depth is limited only by signal loading. Follow these steps:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the HIGH state.
- The Write Expansion Out (WXO) pin of each device must be tied to the Write Expansion In (WXI) pin of the next device. See Figure 24.
- The Read Expansion Out (RXO) pin of each device must be tied to the Read Expansion In (RXI) pin of the next device. See Figure 24.
- 5. All Load (LD) pins are tied together.
- The Half-Full Flag (HF) is not available in the Depth Expansion Configuration.
- EF, FF, PAE, and PAF are created with composite flags by ORing together every respective flags for monitoring. The composite PAE and PAF flags are not precise.





Figure 22. Block Diagram of 768 x 18/1536 x 18/3072 x 18/6144 x 18/12288 x 18 Synchronous FIFO Memory With Programmable Flags used in Depth Expansion Configuration

ORDERING INFORMATION



CMOS DUAL SyncFIFO™
DUAL 256 x 18, DUAL 512 x 18,
DUAL 1024 x 18

PRELIMINARY IDT72805LB IDT72815LB IDT72825LB

FEATURES:

- The 72805 is equivalent to two 72205LB 256 x 18 FIFOs
- The 72815 is equivalent to two 72215LB 512 x 18 FIFOs
- The 72825 is equivalent to two 72225LB 1024 x 18 FIFOs
- Offers optimal combination of large capacity (2K), high speed, design flexibility, and small footprint
- · Ideal for the following applications:
 - Network switching
 - Two level prioritization of parallel data
 - Bidirectional data transfer
 - Busmatching between 18-bit and 36-bit data paths
 - Width expansion to 36-bit per package
 - Depth expansion to 2048 words per package
- · 20ns read/write cycle time, 12ns access time
- Read and write clocks can be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge)
- · Programmable almost-empty and almost-full flags
- · Empty and Full flags signal FIFO status
- · Half-Full flag capability in single device configuration


- Enable puts output data bus in high impedance state
- High-performance submicron CMOS technology
- Available in a 121-lead, 16 x 16 mm plastic Ball Grid Array (BGA)

DESCRIPTION:

The IDT72805LB/72815LB/72825LB are dual 18-bit-wide synchronous (clocked) first-in, first-out (FIFO) memories. These devices are functionally equivalent to two IDT72205LB/72215LB/72225LB FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, local area networks (LANs), and interprocessor communication.

Each of the two FIFOs contained in the IDT72805LB/72815LB/72825LB has an 18-bit input data port (D0 - D17) and an 18-bit output data port (Q0 - Q17). Each input port is controlled by a free-running Write Clock (WCLK) and a data input Write Enable pin (WEN). Data is written into each array on every rising clock edge of the appropriate Write Clock (WCLK) when its corresponding Write Enable line (WEN) is asserted.

The output port of each FIFO bank is controlled by a Read Clock pin (RCLK) and a Read Enable pin (REN). The Read



COMMERCIAL TEMPERATURE RANGE

FEBRUARY 1995

DESCRIPTION (CONTINUED)

Clock can be tied to the Write Clock for single clock operation or the two clock lines can run asynchronously to one another for dual clock operation. An Output Enable pin (\overline{OE}) is provided on the read port of each FIFO for three-state output control.


Each of the two FIFOs has fixed flags, an Empty (EF) and a Full (FF). Two kinds of programmable flags, an Almost-Empty (PAE) and an Almost-Full (PAF), are provided to improve the utilization of each FIFO memory bank. The offset loading of the programmable flags is controlled by a simple

state machine and is initiated by asserting the load pin (\overline{LD}) . A Half-Full flag (\overline{HF}) is available for each FIFO that is implemented as a single device.

The IDT72805LB/72815LB/72825LB are depth expandable using a daisy-chain technique. A set of expansion pins (XI and XO) are provided for each FIFO. In depth expansion configuration, FL is grounded on the first device and set high for all other devices in the daisy-chain.

The IDT72805LB/72815LB/72825LB is fabricated using IDT's high speed submicron CMOS technology.

PIN CONFIGURATION



PIN DESCRIPTION

Symbol	Name	1/0	Description
DA0-DA17 DB0-DB17	Data Inputs		Data inputs for a 18-bit bus.
RSA RSB	Reset		When RS is set LOW, internal read and write pointers are set to the first location of the RAM array, FF and PAF go HIGH, and PAE and EF go LOW. A reset is required before an initial WRITE after power-up.
WCLKA WCLKB	Write Clock		When $\overline{\text{WEN}}$ is LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full.
WENA WENB	Write Enable		When WEN is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. When WEN is HIGH, the FIFO holds the previous data. Data will not be written into the FIFO if the FF is LOW.
RCLKA RCLKB	Read Clock		When $\overline{\text{REN}}$ is LOW, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the FIFO is not empty.
RENA RENB	Read Enable		When REN is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. When REN is HIGH, the output register holds the previous data. Data will not be read from the FIFO if the EF is LOW.
OEA OEB	Output Enable	ı	When OE is LOW, the data output bus is active. If OE is HIGH, the output data bus will be in a high-impedance state.
LDA LDB	Load		When \overline{LD} is LOW, data on the inputs D0–D9 is written to the offset and depth registers on the LOW-to-HIGH transition of the WCLK, when \overline{WEN} is LOW. When \overline{LD} is LOW, data on the outputs Q0–Q9 is read from the offset and depth registers on the LOW-to-HIGH transition of the RCLK, when \overline{REN} is LOW.
FLA FLB	First Load		In the single device or width expansion configuration, FL is grounded. In the depth expansion configuration, FL is grounded on the first device (first load device) and set to HIGH for all other devices in the daisy chain.
WXIA WXIB	Write Expansion Input		In the single device or width expansion configuration, \overline{WXI} is grounded. In the depth expansion configuration, \overline{WXI} is connected to \overline{WXO} (Write Expansion Out) of the previous device.
RXIA RXIB	Read Expansion Input	1	In the single device or width expansion configuration, RXI is grounded. In the depth expansion configuration, $\overline{\text{RXI}}$ is connected to $\overline{\text{RXO}}$ (Read Expansion Out) of the previous device.
EFA EFB	Empty Flag	0	When EF is LOW, the FIFO is empty and further data reads from the output are inhibited When EF is HIGH, the FIFO is not empty. EF is synchronized to RCLK.
PAEA PAEB	Programmable Almost-Empty Flag	0	When PAE is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is 31 from empty for 72805LB, 63 from empty for 72815LB, and 127 from empty for 72825LB.
PAFA PAFB	Programmable	0	When PAF is LOW, the FIFO is almost full based on the offset programmed into the FIFO The default offset at reset is 31 from full for 72805LB, 63 from full for 72815LB, and 127 from full for 72825LB.
FFA FFB	Full Flag	0	When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to WCLK.
WXOA/HFA WXOB/HFB	Write Expansion Out/Half-Full Flag	0	In the single device or width expansion configuration, the device is more than half full when HF is LOW. In the depth expansion configuration, a pulse is sent from WXO to WXI of the next device when the last location in the FIFO is written.
RXOA RXOB	Read Expansion Out	0	In the depth expansion configuration, a pulse is sent from $\overline{\text{RXO}}$ to $\overline{\text{RXI}}$ of the next device when the last location in the FIFO is read.
QA0-QA17 QB0-QB17	Data Outputs	0	Data outputs for a 18-bit bus.
VCC	Power		8 Vcc pins
GND	Ground		9 GND pins

3139 tbl 01

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maimum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Мах.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	0	0	0	٧	
ViH	Vıн Input High Voltage		-	_	٧
VIL ⁽¹⁾	Input Low Voltage	_		0.8	٧

NOTE:

3139 tbl 03

1. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5V \pm 10\%$, $Ta = 0^{\circ}C$ to $+70^{\circ}C$

		IDT72805LB IDT72815LB IDT72825LB Commercial tcLK = 20, 25, 35ns				
Symbol	Parameter	Min.	Тур.	Max	Unit	
ILI ⁽¹⁾	Input Leakage Current (any input)	-1	_	1	μА	
ILO ⁽²⁾	Output Leakage Current	-10	_	10	μА	
Vон	Output Logic "1" Voltage, IOH = -2 mA	2.4	_	_	V	
VoL	Output Logic "0" Voltage, IOL = 8 mA	T -	_	0.4	V	
Icc1 ⁽³⁾	Active Power Supply Current	<u> </u>		250	mA	
ICC2 ⁽³⁾	Average Standby Current (All Input = VCC - 0.2V, except RCLK and WCLK which are free-running)	_	-	. 80	mA	

NOTES:

- 1. Measurements with 0.4 ≤ Vin ≤ Vcc.
- 2. OE ≥ VIH, 0.4 ≤ VOUT ≤ VCC.
- 3. Tested at f = 20MHz with outputs unloaded.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	pF
Соит ^(1,2)	Output Capacitance	VOUT = 0V	10	pF

NOTES:

- 1. With output deselected, (OE = HIGH).
- 2. Characterized values, not currently tested.

3139 tbl 05

3139 tbl 04

AC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5V \pm 10\%$, TA = 0°C to +70°C)


				Com	mercial			_
		72815	72805LB20 72805LB25 72815LB20 72815LB25 72825LB20 72825LB25		5LB25	72805LB35 72815LB35 72825LB35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fS	Clock Cycle Frequency		50	_	40	_	28.6	MHz
tA	Data Access Time	2	12	3	15	3	20	ns
tCLK	Clock Cycle Time	20		25	_	35		ns
tCLKH	Clock HIGH Time	8	[<u> </u>	10	_	14		ns
tCLKL	Clock LOW Time	8	-	10	_	14		ns
tDS	Data Set-up Time	5		6		7		ns
tDH	Data Hold Time	1		1		2		ns
tENS	Enable Set-up Time	5		6		7		ns
tENH	Enable Hold Time	1		1		2		ns
tRS	Reset Pulse Width ⁽¹⁾	20		25	_	35	l —	ns
tRSS	Reset Set-up Time	12	<u> </u>	15		20	I —	ns
tRSR	Reset Recovery Time		T	15		20	F	ns
tRSF	Reset to Flag and Output Time		35		40	_	45	ns
tOLZ	Output Enable to Output in Low-Z ⁽²⁾	0	<u> </u>	0		0	_	ns
tOE	Output Enable to Output Valid	_	9	_	12	_	15	ns
tOHZ	Output Enable to Output in High-Z ⁽²⁾	1	9	1	12	1	15	ns
tWFF	Write Clock to Full Flag		12		15		20	ns
tREF	Read Clock to Empty Flag		12		15	-	20	ns
tPAF	Clock to Programmable Almost-Full Flag		30		35		40	ns
tPAE	Clock to Programmable Almost-Empty Flag		30		35		40	ns
tHF	Clock to Half-Full Flag		30		35		40	ns
tXO	Clock to Expansion Out		12	_	15		20	ns
tXI	Expansion In Pulse Width	8		10	_	14	_	ns
tXIS	Expansion In Set-Up Time	8		10		15		ns
tSKEW1	Skew time between Read Clock & Write Clock for Full Flag	14	_	16		18	_	ns
tSKEW2	Skew time between Read Clock & Write Clock for Empty Flag	14		16		18		ns

1. Pulse widths less than minimum values are not allowed.

2. Values guaranteed by design, not currently tested.

AC TEST CONDITIONS

3ns 1.5V
1.5V
1.5V
See Figure 1



* Includes jig and scope capacitances.

SIGNAL DESCRIPTIONS:

INPUTS:

DATA IN (DA0 - DA17, DB0 - DB17)

Data inputs for 18-bit wide data.

CONTROLS:

RESET (RSA, RSB)

Reset is accomplished whenever the Reset (RSA, RSB) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag (FFA, FFB), Half-Full Flag (HFA, HFB), and Programmable Almost-Full Flag (PAFA, PAFB) will be reset to HIGH after tRSF. The Empty Flag (EFA, EFB) and Programmable Almost-Empty Flag (PAEA, PAEB) will be reset to LOW after tRSF. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

WRITE CLOCK (WCLKA, WCLKB)

A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLKA, WCLKB). Data set-up and hold times must be met with respect to the LOW-to-HIGH transition of WCLK.

The write and read clocks can be asynchronous or coincident.

WRITE ENABLE (WENA, WENB)

When Write Enable (WENA, WENB) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every WCLK. Data is stored in the RAM array sequentially and independently of any on-going read operation.

When WEN is HIGH, the input register holds the previous data and no new data is loaded into the FIFO.

To prevent data overflow, FF will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the FF will go HIGH after twFF allowing a write to begin. WEN is ignored when the FIFO is full.

READ CLOCK (RCLKA, RCLKB)

Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLKA, RCLKB), when the Output Enable (OEA, OEB) is set LOW.

The write and read clocks can be asynchronous or coincident.

READ ENABLE (RENA, RENB)

When Read Enable (RENA, RENB) is LOW, data is loaded into the RAM array to the output register on the LOW-to-HIGH transition of the RCLK.

When $\overline{\text{REN}}$ is HIGH, the output register holds the previous data and no new data is loaded into the register.

When all the data has been read from the FIFO, EF will go LOW, inhibiting further read operations. Once a write is

performed, the EF will go HIGH after tREF and a read can begin. REN is ignored when the FIFO is empty.

OUTPUT ENABLE (OEA, OEB)

When Output Enable (OEA, OEB) is enabled (LOW), the parallel output buffers receive data from the output register. When OE is disabled (HIGH), the Q output data bus is in a high-impedance state.

LOAD (LDA, LDB)

The IDT72805LB/72815LB/72825LB devices contain two 10-bit offset registers with data on the inputs, or read on the outputs. When the Load ($\overline{\text{LDA}}$, $\overline{\text{LDB}}$) pin is set LOW and $\overline{\text{WEN}}$ is set LOW, data on the inputs D0-D19 is written into the Empty offset register on the first LOW-to-HIGH transition of WCLK. When $\overline{\text{LD}}$ and $\overline{\text{WEN}}$ are held LOW then data is written into the Full offset register on the second LOW-to-HIGH transition of WCLK. The third transition of WCLK again writes to the Empty offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing \overline{LD} HIGH, the FIFO is returned to normal read/write operation. When \overline{LD} is set LOW, and \overline{WEN} is LOW, the next offset register in sequence is written.

When $\overline{\text{LD}}$ is LOW and $\overline{\text{WEN}}$ is HIGH, the WCLK input is disabled; then a signal at this input can neither increment the write offset register pointer, nor execute a write.

The contents of the offset registers can be read on the output lines when \overline{LD} is set LOW and \overline{REN} is set LOW; then, data can be read on the LOW-to-HIGH transition of RCLK. The act of reading the control registers employs a dedicated read offset register pointer. (The read and write pointers operate independently).

A read and a write should not be performed simultaneously to the offset registers.

LDA LDB	WENA WENB	WCLKA(1) WCLKB(1)	Selection
0	0		Writing to offset registers: Empty Offset Full Offset
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

NOTE:

3139 tbl 0

 The same selection sequence applies to reading from the registers. REN is enabled and read is performed on the LOW-to-HIGH transition of RCLK.

Figure 2. Write Offset Register

FIRST LOAD (FLA, FLB)

First Load (FLA, FLB) is grounded to indicate operation in the Single Device or Width Expansion mode. In the Depth Expansion configuration, FL is grounded to indicate it is the first deBvice loaded and is set to HIGH for all other devices in the daisy chain. (See Operating Configurations for further details.)

WRITE EXPANSION INPUT (WXIA, WXIB)

This is a dual purpose pin. Write Expansion In (WXIA, WXIB) is grounded to indicate operation in the Single Device or Width Expansion mode. WXI is connected to Write Expansion Out (WXOA, WXOB) of the previous device in the Depth Expansion or Daisy Chain mode.

READ EXPANSION INPUT (RXIA, RXIB)

This is a dual purpose pin. Read Expansion In (RXIA, RXIB) is grounded to indicate operation in the Single Device or Width Expansion mode. RXI is connected to Read Expansion Out (RXOA, RXOB) of the previous device in the Depth Expansion or Daisy Chain mode.

OUTPUTS:

FULL FLAG (FFA, FFB)


The Full Flag (FFA, FFB) will go LOW, inhibiting further write operation, indicating that the device is full. If no reads are performed after RS, FF will go LOW after 256 writes for the IDT72805LB, 512 writes for the IDT72815LB, 1024 writes for the IDT72825LB.

FF is updated on the LOW-to-HIGH transition of WCLK.

EMPTY FLAG (EFA, EFB)

The Empty Flag (EFA, EFB) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The $\overline{\mathsf{EF}}$ is updated on the LOW-to-HIGH transition of RCLK.



NOTE:

1. Any bits of the offset register not being programmed should be set to zero.

Figure 3. Offset Register Location and Default Values

TABLE I — STATUS FLAGS

Number of Words in FIFO			FFA	PAFA	HFA	PAEA	EFA
72805	72815	72825	FFB	PAFB	HFB	PAEB	EFB
0	0	0	Н	Н	_ H	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	Н	Н	Н	L	Н
(n + 1) to 128	(n + 1) to 256	(n + 1) to 512	Н	Н	Н	Н	Н
129 to (256-(m+1))	257 to (512-(m+1))	513 to (1024-(m+1))	Н	Н	L	Н	Н
(256-m) ⁽²⁾ to 255	(512-m) ⁽²⁾ to 511	(1024-m) ⁽²⁾ to 1023	Н	L	L	Н	Н
256	512	1024	L	L	L	Н	H
S:							3139 tt

NOTES:

1. n = Empty Offset (Default Values: 72805 n=31, 72815 n = 63, 72825 n = 127) 2. m = Full Offset (Default Values: 72805 n=31, 72815 n = 63, 722825 n = 127)

PROGRAMMABLE ALMOST-FULL FLAG (PAFA, PAFB)

The Programmable Almost-Full Flag (PAFA, PAFB) will go LOW when FIFO reaches the Almost-Full condition. If no reads are performed after RS, the PAF will go LOW after (256m) writes for the IDT72805LB, (512-m) writes for the IDT72815LB, (1024-m) writes for the IDT72825LB. The offset "m" is defined in the FULL offset register.

If there is no Full offset specified, the PAF will be LOW when the device is 31 away from completely full for 72805LB, 63 away from completely full for 72815LB, and 127 away from completely full for 72825LB.

The PAF is asserted LOW on the LOW-to-HIGH transition of the WCLK. PAF is reset to HIGH on the LOW-to-HIGH transition of RCLK. Thus PAF is asychronous.

PROGRAMMABLE ALMOST-EMPTY FLAG (PAEA, PAEB)

The Programmable Almost-Empty Flag (PAEA, PAEB) will go LOW when the read pointer is "n" locations less than the write pointer. The offset "n" is defined in the EMPTY offset register.

If there is no Empty offset specified, PAE will be LOW when the device is 31 away from completely empty for 72805LB, 63 away from completely empty for 72815LB, and 127 away from completely empty for 72825LB.

The PAE is asserted LOW on the LOW-to-HIGH transition of RCLK. PAE is reset to HIGH on the LOW-to-HIGH transition of WCLK. Thus PAF is asychronous.

WRITE EXPANSION OUT/HALF-FULL FLAG (WXOA/HFA, WXOB/HFB)

This is a dual-purpose output. In the Single Device and Width Expansion mode, when \overline{WXI} is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the LOW-to-HIGH transition of the next write cycle, the Half-Full Flag goes LOW

and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (\overline{HFA} , \overline{HFB}) is then reset to HIGH by the LOW-to-HIGH transition of the read clock (RCLK). The \overline{HF} is asychronous.


In the Depth Expansion or Daisy Chain mode, \overline{WXI} is connected to \overline{WXO} of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device writes to the last location of memory.

READ EXPANSION OUT (RXOA, RXOB)

In the Depth Expansion or Daisy Chain configuration, Read Expansion In (RXIA, RXIB) is connected to Read Expansion Out (RXOA, RXOB) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device reads from the last location of memory.

DATA OUTPUTS (Q0A-QA17, QB0-QB17)

Q0-Q17 are data outputs for 18-bit wide data.



NOTES:

- 1. After reset, the outputs will be LOW if $\overline{OE} = 0$ and tri-state if $\overline{OE} = 1$.
- 2. The clocks (RCLK, WCLK) can be free-running during reset.

Figure 4. Reset Timing(2)






Figure 5. Write Cycle Timing

^{1.} tskewi is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewi, then FF may not change state until the next WCLK edge.



1. tskewz is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewz, then EF may not change state until the next RCLK edge.

Figure 6. Read Cycle Timing



- When tskew₂ ≥ minimum specification, tfal (maximum) = tclk + tskew₂. When tskew₂ < minimum specification, tfal (maximum) = either 2 * tclk + tskew₂ or tclk + tskew₂. The Latency Timing applies only at the Empty Boundary (EF = LOW).
 The first word is available the cycle after EF goes HIGH, always.

Figure 7. First Data Word Latency after Reset with Simultaneous Read and Write





Figure 8. Full Flag Timing

^{1.} tskewi is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewi, then FF may not change state until the next WCLK edge.



When tskew₂ ≥ minimum specification, tral (maximum) = tclk + tskew₂. When tskew₂ < minimum specification, tral (maximum) = either 2 * tclk + tskew₂.
 or tclk + tskew₂. The Latency Timing apply only at the Empty Boundary (EF = LOW).

Figure 9. Empty Flag Timing




Figure 10. Write Programmable Registers





Figure 11. Read Programmable Registers



1, PAE is offset = n. Number of data words written into FIFO already = n.

WCLK

WEN

TENS

(1)

tens

tens

tens

full - m words
in FIFO(2)

Full - (m + 1) words
in FIFO(3)

RCLK

REN

3139 drw 13

Figure 12. Programmable Almost Empty Flag Timing

NOTES:

- 1. PAF offset = m. Number of data words written into FIFO already = 256 (m + 1) for the IDT72805LB, 512 (m + 1) for the IDT72815LB, 1024 (m + 1) for the IDT72825LB.
- 2. 256 m words in IDT72805LB, 512 m words in IDT72815LB, 1024 m words in IDT72825LB.
- 3. 256 (m + 1) words in IDT72805LB, 512 (m + 1) words in IDT72815LB, 1024 (m + 1) words in IDT72825LB.

Figure 13. Programmable Almost-Full Flag Timing





Figure 14. Half-Full Flag Timing



1. Write to Last Physical Location.

Figure 15. Write Expansion Out Timing




Figure 16. Read Expansion Out Timing




Figure 18. Read Expansion In Timing

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION

Each of the two FIFOs contained in a single IDT72805LB/72815LB/72825LB may be operated as a stand-alone device when the application requirements are for 256/512/1024 words or less. The IDT72805LB/72815LB/72825LB are in a

single Device Configuration when the Write Exansion In (\overline{WXI}), Read Expansion In (\overline{RXI}), and First Load (\overline{FL}) control inputs are grounded (Figure 19).





Figure 19. Block Diagram of Single 256 x 18/512 x 18/1024 x 18 Synchronous FIFO (One of the Two FIFOs contained in the 72805/72815/72825)

WIDTH EXPANSION CONFIGURATION — Word width may be increased simply by connecting together the control signals of FIFOs A and B. A composite flag should be created for each of the end-point status flags (EFA and EFB, also FFA and FFB). The partial status flags (PAEA and PAEB, also PAFA and PAFB) can be detected from any one device. Figure 20 demonstrates a 36-bit word width using the two FIFOs contained in one IDT72805/72815/72825. Any word width can be attained by adding additional IDT2805/72815/ 72825.



NOTE:

- Do not tie any output control signals directly together.
 Tie FLA, FLB, WXIA, WXIB, RXIA and RXIB to GND.

Figure 20. Block Diagram of the two FIFOs contained in one 72805/72815/72825 configured for a 36-bit Width Expansion

DEPTH EXPANSION CONFIGURATION (WITH PROGRAMMABLE FLAGS)

The IDT72805LB/72815LB/72825LB can easily be adapted to applications requiring more than 256/512/1024 words of buffering. Figure 21 shows a Depth Expansion using the two FIFOs contained in one IDT72805LB/72815LB/72825LB. Maximum depth is limited only by signal loading. Follow these steps:

- 1. The first FIFO must be designated by grounding the First Load (FL) control input.
- 2. All other FIFOs must have FL in the HIGH state.
- 3. The Write Expansion Out (WXO) pin of each device must be tied to the Write Expansion In (WXI) pin of the next FIFO.
- 4. The Read Expansion Out (RXO) pin of each device must be tied to the Read Expansion In (RXI) pin of the next FIFO.
- 5. All Load (LD) pins are tied together.
- 6. The Half-Full Flag (HF) is not available in the Depth Expansion Configuration.
- 7. EF, FF, PAE, and PAF are created with composite flags by ORing together every respective flags for monitoring. The composite PAE and PAF flags are not precise.





Figure 21. Block Diagram of 2048 x 18 Synchronous FIFO Memory With Programmable Flags used in Depth Expansion Configuration

5

ORDERING INFORMATION



3139 drw 22

BiCMOSClocked FIFO 64 x 36

IDT723611

FEATURES:


- Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge)
- · 64 x 36 storage capacity
- · Synchronous data buffering from Port A to Port B
- · Mailbox bypass register in each direction
- Programmable Almost-Full (AF) and Almost-Empty (AE) flags
- · Microprocessor Interface Control Logic
- Full Flag (FF) and Almost-Full (AF) flags synchronized by CLKA
- Empty Flag (EF) and Almost-Empty (AE) flags synchronized by CLKB
- · Passive parity checking on each Port
- · Parity Generation can be selected for each Port
- · Supports clock frequencies up to 67MHz

- · Fast access times of 10ns
- Available in 132-pin Plastic Quad Flatpack (PQF) or space-saving 120-pin Thin Quad Flatpack (PF)
- · Low-power advanced BiCMOS technology

DESCRIPTION:

The IDT723611 is a monolithic, high-speed, low-power, BiCMOS Synchronous (clocked) FIFO memory which supports clock frequencies up to 67MHz and has read access times as fast as 10ns. The 64 x 36 dual-port FIFO buffers data from Port A to Port B. The FIFO has flags to indicate empty and full conditions, and two programmable flags, Almost-Full (\overline{AF}) and Almost-Empty (\overline{AE}) , to indicate when a selected number of words is stored in memory. Communication between each port can take place through two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be

FUNCTIONAL BLOCK DIAGRAM



SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

DESCRIPTION (CONTINUED)

ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices may be used in parallel to create wider data paths.


The IDT723611 is a synchronous (clocked) FIFO, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or

coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The Full-Flag (FF) and Almost-Full (AF) flag of the FIFO are two-stage synchronized to the port clock that writes data into its array (CLKA). The Empty Flag (EF) and Almost-Empty (AE) flag of the FIFO are two-stage synchronized to the port clock that reads data from its array.

The IDT723611 is characterized for operation from 0°C to 70°C.

PIN CONFIGURATION




TQFP TOP VIEW

Note:

NC = No internal connection

PIN CONFIGURATION (CONTINUED)



PQF PACKAGE TOP VIEW

PIN DESCRIPTION

Symbol	Name	I/O	Description
A0-A35	Port-A Data	1/0	36-bit bidirectional data port for side A.
ĀĒ	Almost-Empty Flag	0	Programmable almost-empty flag synchronized to CLKB. It is LOW when the number of words in the FIFO is less than or equal to the value in the offset register, X.
ĀĒ	Almost-Full Flag.	0	Programmable almost-full flag synchronized to CLKA. It is LOW when the number of empty locations in the FIFO is less than or equal to the value in the offset register, X.
B0-B35	Port-B Data.	1/0	36-bit bidirectional data port for side B.
CLKA	Port-A Clock	1	CLKA is a continuous clock that synchronizes all data transfers through port-A and can be aynchronous or coincident to CLKB. $\overline{\text{FF}}$ and $\overline{\text{AF}}$ are synchronized to the LOW-to-HIGH transition of CLKA.
CLKB	Port-B Clock	1	CLKB is a continuous clock that synchronizes all data transfers through port-B and can be asynchronous or coincident to CLKA. EF and AE are synchronized to the LOW-to-HIGH transition of CLKB.
CSA	Port-A Chip Select	1	CSA must be LOW to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A. The A0-A35 outputs are in the high-impedance state when CSA is HIGH.
CSB	Port-B Chip Select	1	CSB must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B. The B0-B35 outputs are in the high-impedance state when CSB is HIGH.
F	Empty Flag	0	EF is synchronized to the LOW-to-HIGH transition of CLKB. When EF is LOW, the FIFO is empty, and reads from its memory are disabled. Data can be read from the FIFO to its output register when EF is HIGH. EF is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKB after data is loaded into empty FIFO memory.
ENA	Port-A Enable	Ī	ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A.
ENB	Port-B Enable	1	ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B.
FF	Full Flag	0	FF is synchronized to the LOW-to-HIGH transition of CLKA. When FF is LOW, the FIFO is full, and writes to its memory are disabled. FF is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKA after reset.
FS1, FS0	Flag-Offset Selects	-	The LOW-to-HIGH transition of \overline{RST} latches the values of FS0 and FS1, which loads one of four preset values into the almost-full and almost-empty offset register (X).
MBA	Port-A Mailbox Select	1	A HIGH level on MBA chooses a mailbox register for a port-A read or write operation.
MBB	Port-B Mailbox Select		A HIGH level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a HIGH level on MBB selects data from the mail1 register for output, and a LOW level selects the FIFO output register data for output.
MBF1	Mail1 Register Flag	0	MBF1 is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is set LOW. MBF1 is set HIGH by a LOW-to-HIGH transition of CLKB when a port-B read is selected and MBB is HIGH. MBF1 is set HIGH when the device is reset.

PIN DESCRIPTION (CONTINUED)

Symbol	Name	1/0	Description
MBF2	Mail2 Register Flag	0	MBF2 is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is LOW. MBF2 is set HIGH by a LOW-to-HIGH transition of CLKA when a port-A read is selected and MBA is HIGH. MBF2 is set HIGH when the device is reset.
ODD/ EVEN	Odd/Even Parity Select	l	Odd parity is checked on each port when ODD/EVEN is HIGH, and even parity is checked when ODD/EVEN is LOW. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation.
PEFA	Port-A Parity Error Flag	O (Port A)	When any byte applied to terminals A0-A35 fails parity, PEFA is LOW. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. The parity trees used to check the A0-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is setup by having CSA LOW, ENA HIGH, W/RA LOW, MBA HIGH, and PGA HIGH, the PEFA flag is forced HIGH regardless of the state of A0-A35 inputs.
PEFB	Port-B Parity Error Flag	O (Port B)	When any byte applied to terminals B0-B35 fails parity, PEFB is LOW. Bytes are organized as B0-B8, B9-B17, B18-B26, B27-B35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. The parity trees used to check the B0-B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB. Therefore, if a mail1 read with parity generation is setup by having CSB LOW, ENB HIGH, W/RB LOW, MBB HIGH, and PGB HIGH, the PEFB flag is forced HIGH regardless of the state of the B0-B35 inputs
PGA	Port-A Parity Generation	l	Parity is generated for mail2 register reads from port A when PGA is HIGH. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte.
PGB	Port-B Parity Generation	l	Parity is generated for data reads from port B when PGB is HIGH. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35. The generated parity bits are output in the most significant bit of each byte.
RST	Reset	l	To reset the device, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while $\overline{\text{HST}}$ is LOW. This sets the $\overline{\text{AF}}$, $\overline{\text{MBF1}}$, and $\overline{\text{MBF2}}$ flags HIGH and the $\overline{\text{EF}}$, $\overline{\text{AE}}$, and $\overline{\text{FF}}$ flags LOW. The LOW-to-HIGH transition of $\overline{\text{RST}}$ latches the status of the FS1 and FS0 inputs to select almost-full and almost-empty flag offset.
W/RA	Port-A Write/Read Select	l .	A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The A0-A35 outputs are in the high-impedance state when W/RA is HIGH.
W/RB	Port-B Write/Read Select	I	A HIGH selects a write operation and a LOW selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The B0-B35 outputs are in the high-impedance state when W/RB is HIGH.

ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)(1)

Symbol	Rating	Commercial	Unit
Vcc	Supply Voltage Range	-0.5 to 7	V
VI ⁽²⁾	Input Voltage Range	-0.5 to Vcc+0.5	V
Vo ⁽²⁾	Output Voltage Range	-0.5 to Vcc+0.5	V
lıĸ	Input Clamp Current, (VI < 0 or VI > Vcc)	±20	mA
Іок	Output Clamp Current, (Vo = < 0 or Vo > Vcc)	±50	mA
lout	Continuous Output Current, (Vo = 0 to Vcc)	±50	mA
Icc	Continuous Current Through Vcc or GND	±500	mA
TA	Operating Free Air Temperature Range	0 to 70	°C
Тѕтс	Storage Temperature Range	-65 to 150	°C

Notes:

- Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
 These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply Voltage	4.5	5.5	V
ViH	High-Level Input Voltage	2		V
VIL	Low-Level Input Voltage		0.8	٧
Іон	High-Level Output Current		-4	mA
loL	Low-Level Output Current		8	mA
Та	Operating Free-Air Temperature	0	70	°C

ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

Parameter		Test Condition	s		Min.	Typ. ⁽¹⁾	Max.	Unit
Vон	Vcc = 4.5V,	Iон = -4 mA			2.4			V
Vol	Vcc = 4.5 V,	IOL = 8 mA					0.5	V
ILI	Vcc = 5.5 V,	VI = Vcc or 0					±50	μА
ILO	Vcc = 5.5 V,	Vo = Vcc or 0					±50	μА
Icc	Vcc = 5.5 V,	Io = 0 mA,	VI = VCC or GND	Outputs HIGH			60	mA
				Outputs LOW			130	
				Outputs Disabled			60	
CIN	VI = 0,	f = 1 MHz				4		pF
Cout	Vo = 0,	f = 1 MHZ				8		рF

Notes

1. All typical values are at Vcc = 5 V, Ta = 25°C.

TIMING REQUIREMENTS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURES

		IDT723	611 <u>L1</u> 5	IDT723	611L20	IDT723	611L30	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Frequency, CLKA or CLKB	-	66.7	-	50	_	33.4	Mhz
tCLK	Clock Cycle Time, CLKA or CLKB	15	-	20	-	30	_	Mhz
tclkh	Pulse Duration, CLKA or CLKB HIGH	6		8	-	12	-	ns
tCLKL	Pulse Duration, CLKA or CLKB LOW	6	_	8	_	12	_	ns
tos	Setup Time, A0-A35 before CLKA1 and B0-B35 before CLKB1	4	-	5	-	6	_	ns
tENS1	$\overline{\text{CSA}}$, W/ $\overline{\text{RA}}$, before CLKA \uparrow ; $\overline{\text{CSB}}$, W/ $\overline{\text{RB}}$ before CLKB \uparrow	6	_	6	_	7	_	ns
tENS2	ENA before CLKA↑; ENB before CLKB↑	4	_	5	-	6		ns
tENS3	MBA before CLKA↑; ENB before CLKB↑	4	_	5	-	6	-	ns
tPGS	Setup Time, ODD/EVEN and PGB before CLKB ⁽¹⁾	4	-	5	-	6	-	ns
trsts	Setup Time, RST LOW before CLKA↑ or CLKB↑ ⁽²⁾	5	-	6	_	7	_	ns
trss	Setup Time, FS0 and FS1 before RST HIGH	5	_	6	_	7	_	ns
tDH	Hold Time, A0-A35 after CLKA↑ and B0-B35 after CLKB↑	1	_	1	-	1	-	ns
tENH1	CSA, W/RA after CLKA1; CSB, W/RB after CLKB1	1	-	1	-	1	-	ns
tENH2	ENA after CLKA1; ENB after CLKB1	1		1		1		ns
tENH3	MBA after CLKA1; MBB after CLKB1	1		1		1		ns
tpgh	Hold Time, ODD/EVEN and PGB after CLKB↑(1)	0	_	0	_	0		ns
trsth	Hold Time, RST LOW after CLKA↑ or CLKB↑(2)	6	-	6	-	7	_	ns
tFSH	Hold Time, FS0 and FS1 after RST HIGH	4	_	4	-	4		ns
tskew1 ⁽³⁾	Skew Time, between CLKA \uparrow and CLKB \uparrow for $\overline{\text{EF}}$, $\overline{\text{FF}}$	8	_	8	-	10	_	ns
tskew2 ⁽³⁾	Skew Time, between CLKA↑ and CLKB↑ for AE, AF	9	_	16	_	20	-	ns

Notes:

- 1. Only applies for a rising edge of CLKB that does a FIFO read.
- 2. Requirement to count the clock edge as one of at least four needed to reset a FIFO.
- 3. Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, CL = 30 pF

		IDT723	611L15	IDT723	611L20	IDT723	611L30	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Frequency, CLKA or CLKB	_	66.7	_	50	-	33.4	MHz
tA	Access Time, CLKB↑ to B0-B35	2	10	2	12	2	15	ns
twff	Propagation Delay Time, CLKA↑ to FF	2	10	2	12	2	15	ns
tref	Propagation Delay Time, CLKB↑ to EF	2	10	2	12	2	15	ns
tPAE	Propagation Delay Time, CLKB↑ to AE	2	10	2	12	2	15	ns
tPAF	Propagation Delay Time, CLKA↑ to ĀF	2	10	2	12	2	15	ns
tPMF	Propagation Delay Time, CLKA↑ to MBF1 LOW or MBF2 HIGH and CLKB↑ to MBF2 LOW or MBF1 HIGH	1	9	1	12	1	15	ns
tPMR	Propagation Delay Time, CLKA [↑] to B0-B35 ⁽¹⁾ and CLKB [↑] to A0-A35 ⁽²⁾	3	12	3	14	3	16	ns
tMDV	Propagation Delay Time, MBB to B0-B35 Valid	1	11	1.	11.5	1	12	ns
tPDPE	Propagation Delay Time, A0-A35 Valid to PEFA Valid; B0-B35 Valid to PEFB Valid	3	12	3	13	3	14	ns
tPOPE	Propagation Delay Time, ODD/EVEN to PEFA and PEFB	3	11	3	12	3	14	ns
tPOPB ⁽³⁾	Propagation Delay Time, ODD/EVEN to Parity Bits (A8, A17, A26, A35) and (B8, B17, B26, B35)	2	12	2	13	2	15	ns
tPEPE	Propagation Delay Time, CSA, ENA, W/RA, MBA, or PGAto PEFA; CSB, ENB, W/RB, MBB, or PGB to PEFB	1	12	1	13	1	15	ns
tPEPB ⁽³⁾	Propagation Delay Time, CSA, ENA W/RA, MBA, or PGA to Parity Bits (A8, A17, A26, A35); CSB, ENB, W/RB, MBB, or PGB to Parity Bits (B8, B17, B26, B35)	3	14	3	15	3	16	ns
trsf	Propagation Delay Time, RST to AE LOW and (AF, MBF1, MBF2) HIGH	1	15	1	20	1	30	ns
tEN	Enable Time, $\overline{\text{CSA}}$ and $W/\overline{\text{RA}}$ LOW to A0-A35 Active and $\overline{\text{CSB}}$ LOW and \overline{W}/RB HIGH to B0-B35 Active	2	10	2	12	2	14	ns
tdis	Disable Time, CSA or W/RA HIGH to A0-A35 at high impedance and CSB HIGH or W/RB LOW to B0-B35 at high impedance	1	9	1	10	1	11	ns

Notes:

- 1. Writing data to the mail1 register when the B0-B35 outputs are active and MBB is HIGH.
- 2. Writing data to the mail2 register when the A0-A35 outputs are active and MBA is HIGH.
- 3. Only applies when reading data from a mail register.

SIGNAL DESCRIPTION

RESET (RST)

The IDT723611 is reset by taking the reset (RST) input LOW for at least four port-A clock (CLKA) and four port-B clock (CLKB) LOW-to-HIGH transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of the FIFO and forces the full-flag (FF) LOW, the empty flag (EF) LOW, the almost-empty flag (AE) LOW, and the almost-full flag (AF) HIGH. A reset also forces the mailbox flags (MBF1, MBF2) HIGH. After a reset, FF is set HIGH after two LOW-to-HIGH transitions of CLKA.

Almost-Full and Almost-Empty Flag Offset Register (X)	FS1	FS0	RST
16	Н	Н	1
12	Н	L	1
8	L	Н	1
4	L	L	1

Table 1. Flag Programming

The device must be reset after power up before data is written to its memory.

A LOW-to-HIGH transition on the RST input loads the almost-full and almost-empty offset register (X) with the value selected by the flag select (FS0, FS1) inputs. The values that can be loaded into the register are shown in Table 1.

FIFO WRITE/READ OPERATION

The state of the port-A data (A0-A35) outputs is controlled by the port-A chip select (\overline{CSA}) and the port-A write/read select ($W/\overline{R}A$). The A0-A35 outputs are in the high-impedance state when either \overline{CSA} or $W/\overline{R}A$ is HIGH. The A0-A35 outputs are active when both \overline{CSA} and $W/\overline{R}A$ are LOW. Data is loaded into the FIFO from the A0-A35 inputs on a LOW-to-HIGH transition of CLKA when \overline{CSA} is LOW, $W/\overline{R}A$ is HIGH, ENA is HIGH, MBA is LOW, and \overline{FF} is HIGH (see Table 2).

The port-B control signals are identical to those of port A. The state of the port-B data (B0-B35) outputs is controlled by the port-B chip select (\overline{CSB}) and the port-B write/read select ($\overline{W/RB}$). The B0-B35 outputs are in the high-impedance state when either \overline{CSB} or $\overline{W/RB}$ is HIGH. The B0-B35 outputs are active when both \overline{CSB} and $\overline{W/RB}$ are LOW. Data is read from the FIFO to the B0-B35 outputs by a LOW-to-HIGH transition of CLKB when \overline{CSB} is LOW, $\overline{W/RB}$ is LOW, ENB is HIGH, MBB is LOW, and \overline{EF} is HIGH (see Table 3).

CSA	W/RA	ENA	MBA	CLKA	A0-A35 Outputs	Port Functions
Н	Х	Х	Х	Х	In High-Impedance State	None
L	Н	L	Х	Х	In High-Impedance State	None
L	Н	Н	L	1	In High-Impedance State	FIFO Write
L	Н	Н	Н	1	In High-Impedance State	Mail1 Write
L	L	L	L	Х	Active, Mail2 Register	None
L	L	Н	L	1	Active, Mail2 Register	None
L	L	L	Н	Х	Active, Mail2 Register	None
L	L	Н	Н	<u> </u>	Active, Mail2 Register	Mail2 Read (set MBF2 HIGH)

Table 2. Port-A Enable Function Table

CSB	W/RB	ENB	мвв	CLKB	B0-B35 Outputs	Port Functions
Н	Х	Х	Х	X	In High-Impedance State	None
L	Н	L	Х	Х	In High-Impedance State	None
L	Н	Н	L	1	In High-Impedance State	None
L	Н	Н	Н	1	In High-Impedance State	Mail2 Write
L	L	L	L	Х	Active, FIFO Output Register	None
L	L	Н	L	1	Active, FIFO Output Register	FIFO Read
L	L	L	Н	Х	Active, Mail1 Register	None
L	L	Н	Н	1	Active, Mail1 Register	Mail1 Read (set MBF1 HIGH)

Table 3. Port-B Enable Function Table

The setup and hold-time constraints to the port clocks for the port chip selects ($\overline{\text{CSA}}$, $\overline{\text{CSB}}$) and write/read selects ($W/\overline{\text{RA}}$, $W/\overline{\text{RB}}$) are only for enabling write and read operations and are not related to HIGH-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port's chip select and write/read select can change states during the setup and hold-time window of the cycle.

SYNCHRONIZED FIFO FLAGS

Each FIFO flag is synchronized to its port clock through two flip-flop stages. This is done to improve the flags' reliability by reducing the probability of mestastable events on their outputs when CLKA and CLKB operate asynchronously to one another. $\overline{\text{FF}}$ and $\overline{\text{AF}}$ are synchronized to CLKA. $\overline{\text{EF}}$ and $\overline{\text{AE}}$ are synchronized to CLKB. Table 4 shows the relationship to the flags to the FIFO.

EMPTY FLAG (EF)

The FIFO empty flag is synchronized to the port clock that reads data from its array (CLKB). When the empty flag is HIGH, new data can be read to the FIFO output register. When the empty flag is LOW, the FIFO is empty and attempted FIFO reads are ignored.

The FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an empty flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. A word written to the FIFO can be read to the FIFO output register in a minimum of three port-B clock (CLKB) cycles. Therefore, an empty flag is LOW if a word in memory is the next data to be sent to the FIFO output register and two CLKB cycles have not elapsed since the time the word was written. The empty flag of the FIFO is set HIGH by the second LOW-to-HIGH transition of CLKB, and the new data word can be read to the FIFO output register in the following cycle.

A LOW-to-HIGH transition on CLKB begins the first synchronized cycle of a write if the clock transition occurs at time tskew1 or greater after the write. Otherwise, the subsequent

Number of Words	1 -	ronized LKB	Synchronized to CLKA	
in the FIFO	EF	ĀĒ	ĀF	肚
0	L	L	H	Н
1 to X	Н	L	Н	Н
(X+1) to [64-(X+1)]	Н	Н	Н	Н
(64-X) to 63	Н	Н	L	Н
64	Н	Н	L	L

Table 4. FIFO Flag Operation

Note:

X is the value in the almost-empty flag and almost-full flag register.

CLKB cycle can be the first synchronization cycle (see figure 4).

FULL FLAG (FF)

The FIFO full flag is synchronized to the port clock that writes data to its array (CLKA). When the full flag is HIGH, an SRAM location is free to receive new data. No memory locations are free when the full flag is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to the FIFO, its write pointer is incremented. The state machine that controls the full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from the FIFO, its previous memory location is ready to be written in a minimum of three port-A clock cycles. Therefore, a full flag is LOW if less than two CLKA cycles have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on CLKA after the read sets the full flag HIGH and data can be written in the following clock cycle.

A LOW-to-HIGH transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time tskew1 or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see figure 5).

ALMOST-EMPTY FLAG (AE)

The FIFO almost empty-flag is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls the almost-empty flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with one of four preset values during a device reset (see reset above). The almost-empty flag is LOW when the FIFO contains X or less words in memory and is HIGH when the FIFO contains (X+1) or more words.

Two LOW-to-HIGH transitions on the port-B clock (CLKB) are required after a FIFO write for the almost-empty flag to reflect the new level of fill. Therefore, the almost-empty flag of a FIFO containing (X+1) or more words remains LOW if two CLKB cycles have not elapsed since the write that filled the memory to the (X+1) level. The almost-empty flag is set HIGH by the second CLKB LOW-to-HIGH transition after the FIFO write that fills memory to the (X+1) level. A LOW-to-HIGH transition on CLKB begins the first synchronization cycle if it occurs at time tskEw2 or greater after the write that fills the FIFO to (X+1) words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see figure 6).

ALMOST FULL FLAG (AF)

The FIFO almost-full flag is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an almost-full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the value of the almost-full and almost-full state.

empty offset register (X). This register is loaded with one of four preset values during a device reset (see reset above). The almost-full flag is LOW when the FIFO contains (64-X) or more words in memory and is HIGH when the FIFO contains [64-(X+1)] or less words.

Two LOW-to-HIGH transitions on the port-A clock (CLKA) are required after a FIFO read for the almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [64-(X+1)] or less words remains LOW if two CLKA cycles have not elapsed since the read that reduced the number of words in memory to [64-(X+1)]. The almost-full flag is set HIGH by the second CLKA LOW-to-HIGH transition after the FIFO read that reduces the number of words in memory to [64-(X+1)]. A LOW-to-HIGH transition on CLKA begins the first synchronization cycle if it occurs at time tskEwz or greater after the read that reduces the number of words in memory to [64-(X+1)]. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see figure 7).

MAILBOX REGISTERS

Two 36-bit bypass registers are on the IDT723611 to pass command and control information between port A and port B. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A LOW-to-HIGH transition on CLKA writes A0-A35 data to the mail1 register when port-A write is selected by CSA, W/RA, and ENA with MBA HIGH. A LOW-to-HIGH transition on CLKB writes B0-B35 data to the mail2 register when port-B write is selected by CSB, W/RB, and ENB with MBB HIGH. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) LOW. Attempted writes to a mail register are ignored while its mail flag is LOW.

When the port-B data (B0-B35) outputs are active, the data on the bus comes from the FIFO output register when the port-B mailbox select (MBB) input is LOW and from the mail1 register when MBB is HIGH. Mail2 data is always present on the port-A data (A0-A35) outputs when they are active. The mail1 register flag (MBF1) is set HIGH by a LOW-to-HIGH transition on CLKB when a port-B read is selected by \overline{CSB} , W/ \overline{RB} , and ENB with MBB HIGH. The mail2 register flag (MBF2) is set HIGH by a LOW-to-HIGH transition on CLKA when a port-A read is selected by \overline{CSA} , W/ \overline{RA} , and ENA with MBA HIGH. The data in a mail register remains intact after it is read and changes only when new data is written to the register.

PARITY CHECKING

The port-A (A0-A35) inputs and port-B (B0-B35) inputs each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the input bus is reported by a LOW level on the port parity error flag (PEFA, PEFB). Odd or even parity checking can be selected, and the parity error flags can be ignored if this feature is not desired.

Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more bytes of a port is reported by a LOW level

on the corresponding port parity error flag (PEFA, PEFB) output. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, and port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35. When odd/even parity is selected, a port parity error flag (PEFA, PEFB) is LOW if any byte on the port has an odd/even number of LOW levels applied to its bits.

The four parity trees used to check the A0-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA=HIGH). When port-A read from the mail2 register with parity generation is selected with CSA LOW, ENA HIGH, WRA LOW, MBA HIGH, and PGA HIGH, the port-A parity error flag (PEFA) is held HIGH regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port-B reads (PGB=HIGH). When a port-B read from the mail1 register with parity generation is selected with CSB LOW, ENB HIGH, W/RB LOW, MBB HIGH, and PGB HIGH, the port-B parity error flag (PEFB) is held HIGH regardless of the levels applied to the B0-B35 inputs.

PARITY GENERATION

A HIGH level on the port-A parity generate select (PGA) or port-B generate select (PGB) enables the IDT723611 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all thirty-six inputs regardless of the state of the parity generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.

Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port-B parity generate select (PGB) and ODD/EVEN have setup and hold time constraints to the port-B clock (CLKB) for a rising edge of CLKB used to read a new word to the FIFO output register.

The circuit used to generate parity for the mail1 data is shared by the port-B bus (B0-B35) to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (A0-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port write/read select (W/RA, W/RB) input is LOW, the port mail select (MBA, MBB) input is HIGH, chip select (CSA, CSB) is LOW, enable ENA, ENB) is HIGH, and the port parity generate select (PGA, PGB) is HIGH. Generating parity for mail register data does not change the contents of the register.




Figure 1. Device Reset Loading the X Register with the Value of Eight




Figure 2. FIFO Write Cycle Timing






Figure 3. FIFO Read Cycle Timing



1. ISKEW1 is the minimum time between a rising CLKA edge and a rising CLKB edge for EF to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW1, then the transition of EF HIGH may occur one CLKB cycle later than shown.


Figure 4. $\overline{\text{EF}}$ Flag Timing and First Data Read when the FIFO is Empty



Note:

1. tSKEW1 is the minimum time between a rising CLKB edge and a rising CLKA edge for FF to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tSKEW1, then the transition of FF HIGH may occur one CLKA cycle later than shown.


Figure 5. FF Flag Timing and First Available Write when the FIFO is Full



Notes:

- 1. tskew2 is the minimum time between a rising CLKA edge and a rising CLKB edge for \overline{AE} to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskew2, then \overline{AE} may transition HIGH one CLKB cycle later than shown.
- 2. FIFO write ($\overline{CSA} = L$, $W/\overline{RA} = H$, MBA = L), FIFO read ($\overline{CSB} = L$, $W/\overline{RB} = L$, MBB = L).


Figure 6. Timing for AE when the FIFO is Almost Empty



Notes:


- tskew2 is the minimum time between a rising CLKA edge and a rising CLKB edge for AF to transition HIGH in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskew2, then AF may transition HIGH one CLKB cycle later than shown.
- 2. FIFO write ($\overline{CSA} = L$, $W/\overline{RA} = H$, MBA = L), FIFO read ($\overline{CSB} = L$, $W/\overline{RB} = L$, MBB = L).

Figure 7. Timing for AF when the FIFO is Almost Full



1. Port-B parity generation off (PGB = L)


Figure 8. Timing for Mail1 Register and MBF1 Flag



Note:

1. Port-A parity generation off (PGA = L)


Figure 9. Timing for Mail2 Register and MBF2 Flag



Note:

1. $\overline{CSA} = L$ and $\overline{ENA} = H$.


Figure 10. ODD/EVEN, W/RA, MBA, and PGA to PEFA Timing



Note:

1. CSB = L and ENB = H.


Figure 11. ODD/EVEN, W/RB, MBB, and PGB to PEFB Timing



Note:

1. ENA = H.

Figure 12. Parity Generation Timing when reading from the Mail2 Register



Note:

1. ENB = H.

Figure 13. Parity Generation Timing when reading from the Mail1 Register

TYPICAL CHARACTERISTICS

SUPPLY CURRENT vs CLOCK FREQUENCY




Figure 14.

CALCULATING POWER DISSIPATION

The Icc(f) data for the graph was taken while simultaneously reading and writing the FIFO on the IDT723611 with CLKA and CLKB operating at frequency fs. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitance load per data-output channel is known, the power dissipation can be calculated with the equation below.

With Icc(f) taken from Figure 14, the maximum power dissipation (PT) of the IDT723611 may be calculated by:

$$PT = VCC \times ICC(f) + \sum (CL \times VOH - VOL)^2 \times fO$$

where:

CL = output capacitance load


fo = switching frequency of an output


VOH = output high-level voltage
VOL = output low-level voltage


When no read or writes are occurring on the IDT723611, the power dissipated by a single clock (CLKA or CLKB) input running at frequency fs is calculated by:

PT = Vcc x fs x 0.290 mA/MHz

PARAMETER MEASUREMENT INFORMATION








Note:

1. Includes probe and jig capacitance.

Figure 15. Load Circuit and Voltage Waveforms

ORDERING INFORMATION



3024 drw 19



CMOS Clocked FIFO With Bus Matching and Byte Swapping 64 x 36

PRELIMINARY IDT723613

FEATURES:


- Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge)
- 64 x 36 storage capacity FIFO buffering data from Port A to Port B
- · Mailbox bypass registers in each direction
- Dynamic Port B bus sizing of 36-bits (long word), 18-bits (word), and 9-bits (byte)
- Selection of Big- or Little-Endian format for word and byte bus sizes
- Three modes of byte-order swapping on Port B
- Programmable Almost-Full and Almost-Empty flags
- · Microprocessor interface control logic
- FF, AF flags synchronized by CLKA
- EF, AE flags synchronized by CLKB
- · Passive parity checking on each Port

- · Parity Generation can be selected for each Port
- Low-power advanced BiCMOS technology
- Supports clock frequencies up to 67 MHz
- · Fast access times of 10 ns
- Available in 132-pin quad flatpack (PQF) or space-saving 120-pin thin quad flatpack (TQFP)

DESCRIPTION:

The IDT723613 is a monolithic, high-speed, low-power, BiCMOS synchronous (clocked) FIFO memory which supports clock frequencies up to 67 MHz and has read-access times as fast as 10 ns. The 64 x 36 dual-port SRAM FIFO buffers data from port A to port B. The FIFO has flags to indicate empty and full conditions, and two programmable flags, Almost-Full (\overline{AF}) and Almost-Empty (\overline{AE}) , to indicate when a selected number of words is stored in memory. FIFO data on port B can be output in 36-bit, 18-bit, and 9-bit formats

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark and SyncFIFO is a trademark of Integrated Device Technology, Inc.

DESCRIPTION (CONTINUED)

with a choice of big- or little-endian configurations. Three modes of byte-order swapping are possible with any bus-size selection. Communication between each port can bypass the FIFO via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices may be used in parallel to create wider data paths.


The IDT723613 is a synchronous (clocked) FIFO, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a

continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses with synchronous interfaces.

The Full Flag ($\overline{\text{FF}}$) and Almost-Full ($\overline{\text{AF}}$) flag of the FIFO are two-stage synchronized to the port clock (CLKA) that writes data into its array. The Empty Flag ($\overline{\text{EF}}$) and Almost-Empty ($\overline{\text{AE}}$) flag of the FIFO are two-stage synchronized to the port clock (CLKB) that reads data from its array.

The IDT723613 is characterized for operation from 0°C to 70°C.

PIN CONFIGURATION




NOTE:

1. NC = No internal connection

TQFP TOP VIEW

5.11 2

PIN CONFIGURATION (CONTINUED)



NOTES:

- 1. NC = No internal connection.
- 2. Uses Yamaichi socket IC51-1324-828.

PQF PACKAGE (2) TOP VIEW

J

PIN DESCRIPTION

Symbol	Name	I/O	Description	
A0-A35	Port A Data	1/0	36-bit bidirectional data port for side A.	
ĀĒ	Almost-Empty Flag	O Port B	Programmable almost-empty flag synchronized to CLKB. It is LOW when Port B the number of 36-bit words in the FIFO is less than or equal to the value in the offset register, X.	
ĀĒ	Almost-Full Flag	O Port A	Programmable almost-full flag synchronized to CLKA. It is LOW when the number of 36-bit empty locations in the FIFO is less than or equal to the value the offset register, X.	
B0-B35	Port B Data	1/0	36-bit bidirectional data port for side B	
BE	Big-Endian Select	-	Selects the bytes on port B used during byte or word FIFO reads. A LOW on BE selects the most significant bytes on B0-B35 for use, and a HIGH selects the least significant bytes.	
CLKA	Port A Clock	_	CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. FF and AF are synchronized to the LOW-to-HIGH transition of CLKA.	
CLKB	Port B Clock	I	CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. Port-B byte swapping and data port sizing operations are also synchronous to the LOW-to-HIGH transition of CLKB. EF and AE are synchronized to the LOW-to-HIGH transition of CLKB.	
CSA	Port A Chip Select	_	CSA must be LOW to enable a LOW-to-HIGH transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-impedance state when CSA is HIGH.	
CSB	Port B Chip Select	I	CSB must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when CSB is HIGH.	
臣	Empty Flag	O Port B	EF is synchronized to the LOW-to-HIGH transition of CLKB. When EF is LOW, the FIFO is empty, and reads from its memory are disabled. Data can be read from the FIFO to its output register when EF is HIGH. EF is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKB after data is loaded into empty FIFO memory.	
ENA	Port A Enable	I	ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port A.	
ENB	Port B Enable	_	ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port B.	
〒	Full Flag	O Port A	FF is synchronized to the LOW-to-HIGH transition of CLKA. When FF is LOW, the FIFO is full, and writes to its memory are disabled. FF is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKA after reset.	
FS1, FS0	Flag Offset Selects	1	The LOW-to-HIGH transition of RST latches the values of FS0 and FS1, which loads one of four preset values into the almost-full flag and almost-empty flag offsets.	
MBA	Port A Mailbox Select	1	A high level on MBA chooses a mailbox register for a port A read or write operation. When the A0-A35 outputs are active, mail2 register data is output.	
MBF1	Mail1 Register Flag	0	MBF1 is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is set LOW. MBF1 is set HIGH by a LOW-to-HIGH transition of CLKB when a port B read is selected and both SIZ1 and SIZ0 are HIGH. MBF1 is set HIGH when the device is reset.	
MBF2	Mail2 Register Flag	0	MBF2 is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is set LOW. MBF2 is set HIGH by a LOW-to-HIGH transition of CLKA when a port A read is selected and MBA is HIGH. MBF2 is set HIGH when the device is reset.	

PIN DESCRIPTION (CONTINUED)

Symbol	Name	I/O	Description
ODD/ EVEN	Odd/Even Parity Select	ı	Odd parity is checked on each port when ODD/EVEN is HIGH, and even parity is checked when ODD/EVEN is LOW. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation.
PEFA	Port A Parity Error Flag	O (Port A)	When any byte applied to terminals A0-A35 fails parity, PEFA is LOW. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. The parity trees used to check the A0-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is set up by having CSA LOW, ENA HIGH, W/RA LOW, MBA HIGH and PGA HIGH, the PEFA flag is forced HIGH regardless of the state of the A0-A35 inputs.
PEFB	Port B Parity Error Flag	O (Port B)	When any valid byte applied to terminals B0-B35 fails parity, PEFB is LOW. Bytes are organized as B0-B8, B9-B17, B-18-B26, and B27-B35, with the most significant bit of each byte serving as the parity bit. A byte is valid when it is used by the bus size selected for port B. The type of parity checked is determined by the state of the ODD/EVEN input. The parity trees used to check the B0-B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB. Therefore, if a mail1 read with parity generation is set up by having CSB LOW, ENB HIGH, W/RB LOW, SIZ1 and SIZ0 HIGH and PGB HIGH, the PEFB flag is forced HIGH regardless of the state of the B0-B35 inputs.
PGA	Port A Parity Generation	ı	Parity is generated for data reads from the mail2 register when PGA is HIGH. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized at A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte.
PGB	Port B Parity	I	Parity is generated for data reads from port B when PGB is HIGH. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35. The generated parity bits are output in the most significant bit of each byte.
RST	Reset	l	To reset the device, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while RST is LOW. This sets the AF, MBF1, and MBF2 flags HIGH and the EF, AE, and FF flags LOW. The LOW-to-HIGH transition of RST latches the status of the FS1 and FS0 inputs to select almost-full flag and almost-empty flag offset.
SIZO, SIZ1	Port B Bus Size Selects	(Port B)	A LOW-to-HIGH transition of CLKB latches the states of SIZ0, SIZ1, and $\overline{\text{BE}}$, and the following LOW-to-HIGH transition of CLKB implements the latched states as a port B bus size. Port B bus sizes can be long word, word, or byte. A HIGH on both SIZ0 and SIZ1 accesses the mailbox registers for a port B 36-bit write or read.
SW0, SW1	Port B Byte Swap Selects	l (Port B)	At the beginning of each long word FIFO read, one of four modes of byte- order swapping is selected by SW0 and SW1. The four modes are no swap, byte swap, word swap, and byte-word swap. Byte-order swapping is possible with any bus-size selection.
W/RA	Port A Write/Read Select	l	A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The A0-A35 outputs are in the high-impedance state when W/RA is HIGH.
W/RB	Port B Write/Read Select	I	A HIGH selects a write operation and a LOW selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The B0-B35 outputs are in the high-impedance state when W/RB is HIGH.

ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)(1)

Symbol	Rating	Commercial	Unit
Vcc	Supply Voltage Range	-0.5 to 7	V
VI ⁽²⁾	Input Voltage Range	-0.5 to Vcc+0.5	V
Vo ⁽²⁾	Output Voltage Range	-0.5 to Vcc+0.5	٧
lık	Input Clamp Current, (VI < 0 or VI > Vcc)	±20	mA
Іок	Output Clamp Current, (Vo < 0 or Vo > Vcc)	±50	mA
lout	Continuous Output Current, (Vo = 0 to Vcc)	±50	mA
Icc	Continuous Current Through Vcc or GND	±500	mA
TA	Operating Free-Air Temperature Range	0 to 70	°C
Тѕтс	Storage Temperature Range	-65 to 150	°C

NOTES:

- Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and
 functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not
 implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply Voltage	4.5	5.5	V
ViH	High-Level Input Voltage	2		٧
VIL	Low-Level Input Voltage		0.8	V
Юн	High-Level Output Current		-4	mA
loL	Low-Level Output Current		8	mA
ТА	Operating Free-Air Temperature	0	70	°C

ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

Parameter		Test Condition	s		Min.	Typ. ⁽¹⁾	Max.	Unit
Voн	Vcc = 4.5V,	1он = -4 mA			2.4			٧
Vol	Vcc = 4.5 V,	IoL = 8 mA					0.5	٧
lı	Vcc = 5.5 V,	Vi = Vcc or 0					±50	μА
loz	Vcc = 5.5 V,	Vo = Vcc or 0					±50	μА
Icc	Vcc = 5.5 V,	Io = 0 mA,	VI = VCC or GND	Outputs HIGH			60	mA
1	ļ			Outputs LOW			130	
				Outputs Disabled			60	
Ci	VI = 0,	f = 1 MHz				4		рF
Со	Vo = 0,	f = 1 MHz				8		рF

NOTE:

^{1.} All typical values are at VCC = 5 V, TA = 25°C.

AC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE (SEE FIGURE 4 THROUGH 18)

		IDT723	613L15	IDT723	613L20	IDT723	613L30	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Frequency, CLKA or CLKB	_	66.7	_	50	_	33.4	MHz
tclĸ	Clock Cycle Time, CLKA or CLKB	15	_	20	-	30	_	ns
tclkh	Pulse Duration, CLKA and CLKB HIGH	6	-	8	_	12	-	ns
tCLKL	Pulse Duration, CLKA and CLKB LOW	6	_	8	_	12	_	ns
tos	Setup Time, A0-A35 before CLKA↑ and B0-B35 before CLKB↑	4	_	5	_	6	-	ns
tens	Setup Time, CSA, W/RA, ENA, and MBA before CLKA1; CSB,W/RB, and ENB before CLKB1	5	_	5		6	_	ns
tszs	Setup Time, SIZ0, SIZ1,and BE before CLKB↑	4	-	5	-	6	_	ns
tsws	Setup Time, SW0 and SW1 before CLKB↑	5	-	7	_	8	_	ns
tPGS	Setup Time, ODD/EVEN and PGB before CLKB ⁽¹⁾		-	5	-	6	-	
trsts	Setup Time, RST LOW before CLKA1 or CLKB1(2)	5	_	6	-	7	-	ns
tFSS	Setup Time, FS0 and FS1 before RST HIGH	5	-	6		7	_	ns
tDH	Hold Time, A0-A35 after CLKA↑ and B0-B35 after CLKB↑	1	_	1	-	1	_	ns
tenH	Hold Time, CSA W/RA, ENA and MBA after CLKA1; CSB, W/RB, and ENB after CLKB1	1	-	1	_	1	_	ns
tszн	Hold Time, SIZ0, SIZ1, and BE after CLKB↑	2		2		2	_	ns
tswH	Hold Time, SW0 and SW1 after CLKB↑	0	_	0	_	0	-	ns
tPGH	Hold Time, ODD/EVEN and PGB after CLKB ^{↑(1)}	0	_	0	-	0	-	ns
trsth	Hold Time, RST LOW after CLKA↑ or CLKB↑(2)	5	_	6	-	7	_	ns
trsH	Hold Time, FS0 and FS1 after RST HIGH	4	-	4		4	_	ns
tskew1 ⁽³⁾	Skew Time, between CLKA1 and CLKB1 for EF and FF	8	_	8	-	10	_	ns
tskew2 ⁽³⁾	Skew Time, between CLKA↑ and CLKB↑ for AE and AF	9	_	16	-	20	_	ns

NOTES:

1. Only applies for a clock edge that does a FIFO read.

2. Requirement to count the clock edge as one of at least four needed to reset a FIFO.

Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, CL = 30pF (SEE FIGURE 4 THROUGH 18)

		IDT723	613L15	IDT723613L20		IDT723		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tA	Access Time, CLKA [↑] to A0-A35 and CLKB [↑] to B0-B35	2	10	2	12	2	15	ns
twff	Propagation Delay Time, CLKA↑ to FF	2	10	2	12	2	15_	ns
tref	Propagation Delay Time, CLKB↑ to EF	2	10	2	12	2	15	ns
tPAE	Propagation Delay Time, CLKB↑ to AE	2	10	2	12	2	15	ns
tPAF	Propagation Delay Time, CLKA↑ to ĀF	2	10	2	12	2	15	ns
tPMF	Propagation Delay Time, CLKA [↑] to MBF1 LOW or MBF2 HIGH and CLKB [↑] to MBF2 LOW or MBF1 HIGH	1	9	1	12	1	15	ns
tpmr	Propagation Delay Time, CLKA [↑] to B0-B35 ⁽¹⁾ and CLKB [↑] to A0-A35 ⁽²⁾	3	11	3	12	3	15	ns
tPPE(3)	Propagation delay time, CLKB↑ to PEFB	2	11	2	12	2	13	ns
tMDV	Propagation Delay Time, SIZ1, SIZ0 to B0-B35 valid		11	1	11.5	1	12	ns
tPDPE	Propagation Delay Time, A0-A35 valid to PEFA valid; B0-B35 valid to PEFB valid		10	3	11	3	13	ns
tPOPE	Propagation Delay Time, ODD/EVEN to PEFA and PEFB	3	11	3	12	3	14	ns
tPOPB ⁽⁴⁾	Propagation Delay Time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35)	2	12	2	13	2	15	ns
tPEPE	Propagation Delay Time, CSA, ENA, W/RA, MBA, or PGA to PEFA; CSB, ENB, W/RB, SIZ1, SIZ0, or PGB to PEFB	1	11	1	12	1	14	ns
tPEPB ⁽⁴⁾	Propagation Delay Time, CSA, ENA, W/RA, MBA, or PGA to parity bits (A8, A17, A26, A35); CSB, ENB, W/RB, SIZ1, SIZ0, or PGB to parity bits (B8, B17, B26, B35)		12	3	13	3	14	ns
tRSF	Propagation Delay Time, RST to AE, EF LOW and AF, MBF1, MBF2 HIGH	1	15	1	20	1	25	ns
tEN	Enable Time, CSA and W/RA LOW to A0-A35 active and CSB LOW and W/RB HIGH to B0-B35 active		10	2	12	2	14	ns
tDIS	Disable Time, CSA or W/RA HIGH to A0-A35 at high impedance and CSB HIGH or W/RB LOW to B0-B35 at high impedance	1	8	1	9	1	11	ns

NOTES:

- 1. Writing data to the mail1 register when the B0-B35 outputs are active and SIZ1 and SIZ0 are HIGH.
- 2. Writing data to the mail2 register when the A0-A35 outputs are active.
- 3. Only applies when a new port-B bus size is implemented by the rising CLKB edge.
- 4. Only applies when reading data from a mail register.

FUNCTIONAL DESCRIPTION

RESET (RST)

The IDT723613 is reset by taking the reset (\overline{RST}) input LOW for at least four port A clock (CLKA) and four port B clock (CLKB) LOW-to-HIGH transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of the FIFO and forces the full-flag (\overline{FF}) LOW, the empty flag (\overline{EF}) LOW, the almost-empty flag (\overline{AF}) LOW, and the almost-full flag (\overline{AF}) HIGH. A reset also forces the mailbox flags (\overline{MBF1}, \overline{MBF2}) HIGH. After a reset, \overline{FF} is set HIGH after two LOW-to-HIGH transitions of CLKA. The device must be reset after power up before data is written to its memory.

A LOW-to-HIGH transition on the $\overline{\text{RST}}$ input loads the almost-full and almost-empty offset register (X) with the value selected by the flag select (FS0, FS1) inputs. The values that can be loaded into the register are shown in Table 1.

TABLE 1: FLAG PROGRAMMING

FS1	FS0	RST	ALMOST-FULL AND ALMOST-EMPTY FLAG OFFSET REGISTER (X)
Н	Н	1	16
Н	ا ا	↑	12
L	I	↑	8
L	L	↑	4

FIFO WRITE/READ OPERATION

The state of the port A data (A0-A35) outputs is controlled by the port-A chip select (\overline{CSA}) and the port-A write/read select $(W/\overline{R}A)$. The A0-A35 outputs are in the high-impedance state when either \overline{CSA} or $W/\overline{R}A$ is HIGH. The A0-A35 outputs are active when both \overline{CSA} and $W/\overline{R}A$ are LOW.

Data is loaded into the FIFO from the A0-A35 inputs on a LOW-to-HIGH transition of CLKA when \overline{CSA} is LOW, W/ \overline{RA} is HIGH, ENA is HIGH, MBA is LOW, and \overline{FFA} is HIGH (see Table 2).

The state of the port B data (B0-B35) outputs is controlled by the port B chip select (CSB) and the port B write/read select (W/RB). The B0-B35 outputs are in the high-impedance state when either CSB or W/RB is HIGH. The B0-B35 outputs are active when both CSB and W/RB are LOW. Data is read from the FIFO to the B0-B35 outputs by a LOW-to-HIGH transition of CLKB when CSB is LOW, W/RB is LOW, ENB is HIGH, EFB is HIGH, and either SIZ0 or SIZ1 is LOW (see Table 3).

The setup and hold-time constraints to the port clocks for the port chip selects (\overline{CSA} , \overline{CSB}) and write/read selects (W/\overline{RA} , W/\overline{RB}) are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port's chip select and write/read select can change states during the setup and hold time window of the cycle.

SYNCHRONIZED FIFO FLAGS

Each FIFO flag is synchronized to its port clock through two flip-flop stages. This is done to improve the flags' reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate asynchronously to one another. FF and AF are synchronized to CLKA. EF and AE are synchronized to CLKB. Table 4 shows the relationship of each port flag to the level of FIFO fill.

TABLE 2: PORT A ENABLE FUNCTION TABLE

CSA	W/RA	ENA	МВА	CLKA	A0-A35 OUPTUTS	PORT FUNCTION
Н	Х	Х	Х	Х	In high-impedance state	None
L	Н	L	х	Х	In high-impedance state	None
L	Н	Н	L	1	In high-impedance state	FIFO write
L	Н	Н	Н	↑	In high impedence state	Mail1 write
L	L	L	L	Х	Active, mail2 register	None
L	L	Н	L	1	Active, mail2 register	None
L	L	L	Н	Х	Active, mail2 register	None
L	L	Н	Н	1	Active, mail2 register	Mail2 read (set MBF2 HIGH)

TABLE 3: PORT B ENABLE FUNCTION TABLE

CSB	W/RB	ENB	SIZ1, SIZ0	CLKB	B0-B35 OUTPUTS	PORT FUNCTION
Н	Х	Х	X	Х	In high-impedance state	None
L	Н	L	Х	Χ	In high-impedance state	None
L	Н	Н	One, both LOW	1	In high-impedance state	None
L	Н	Н	Both HIGH	1	In high-impedance state	Mail2 write
٦	L	L	One, both LOW	Х	Active, FIFO output regisger	None
٦	L	Ι	One, both LOW	1	Active, FIFO output register	FIFO read
	L	L	Both HIGH	Х	Active, mail1 register	None
L	L	Н	Both HIGH	1	Active mail1 register	Mail1 read (set MBF1 HIGH)

EMPTY FLAG (EF)

The FIFO empty flag is synchronized to the port clock that reads data from its array (CLKB). When the empty flag is HIGH, new data can be read to the FIFO output register. When the empty flag is LOW, the FIFO is empty and attempted FIFO reads are ignored. When reading the FIFO with a byte or word size on port B, $\overline{\text{EF}}$ is set LOW when the fourth byte or second word of the last long word is read.

The FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls the empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. A word written to the FIFO can be read to the FIFO output register in a minimum of three port B clock (CLKB) cycles. Therefore, an empty flag is LOW if a word in memory is the next data to be sent to the FIFO output register and two CLKB cycles have not elapsed since

TABLE 4: FIFO FLAG OPERATION

NUMBER OF 36-BIT WORDS IN THE FIFO (9)	SYNC NIZ TO C	ED	NI	CHRO- ZED CLKA
0	٦	L	Н	Н
1 to X	Н	L	Н	Н
(X+ 1) to [64 - (X + 1)]	Н	Н	Н	Н
(64 - X) to 63	Η	Н	L	Н
64	Н	Н	L	L

NOTE:

the time the word was written. The empty flag of the FIFO is set HIGH by the second LOW-to-HIGH transition of CLKB, and the new data word can be read to the FIFO output register in the following cycle.

A LOW-to-HIGH transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time tskew1 or greater after the write. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 9).

FULL FLAG (FF)

The FIFO full flag is synchronized to the port clock that writes data to its array (CLKA). When the full flag is HIGH, a SRAM location is free to receive new data. No memory locations are free when the full flag is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to the FIFO, its write-pointer is incremented. The state machine that controls the full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from the FIFO, its previous memory location is ready to be written in a minimum of three CLKA cycles. Therefore, a full flag is LOW if less than two CLKA cycles have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on the full flag synchronizing clock after the read sets the full flag HIGH and data can be written in the following clock cycle.

A LOW-to-HIGH transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time tskew1 or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 10).

ALMOST-EMPTY FLAG (AE)

The FIFO almost empty-flag is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls the almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost

^{1.} X is the value in the almost-empty flag and almost-full flag offset register

empty+2. The almost-empty state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with one of four preset values during a device reset (see reset above). The almost-empty flag is LOW when the FIFO contains X or less long words in memory and is HIGH when the FIFO contains (X+1) or more long words.

Two LOW-to-HIGH transitions on the port B clock (CLKB) are required after a FIFO write for the almost-empty flag to reflect the new level of fill. Therefore, the almost-empty flag of a FIFO containing (X+1) or more long words remains LOW if two CLKB cycles have not elapsed since the write that filled the memory to the (X+1) level. The almost-empty flag is set HIGH by the second CLKB LOW-to-HIGH transition after the FIFO write that fills memory to the (X+1) level. A LOW-to-HIGH transition of CLKB begins the first synchronization cycle if it occurs at time tSKEW2 or greater after the write that fills the FIFO to (X+1) long words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 11).

ALMOST FULL FLAG (AF)

The FIFO almost-full flag is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with one of four preset values during a device reset (see reset above). The almost-full flag is LOW when the FIFO contains (64-X) or more long words in memory and is HIGH when the FIFO contains [64-(X+1)] or less long words.

Two LOW-to-HIGH transitions on the port A clock (CLKA) are required after a FIFO read for the almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [64-(X+1)] or less words remains LOW if two CLKA cycles have not elapsed since the read that reduced the number of long words in memory to [64-(X+1)]. The almostfull flag is set HIGH by the second CLKA LOW-to-HIGH transition after the FIFO read that reduces the number of long words in memory to [64-(X+1)]. A LOW-to-HIGH transition on CLKA begins the first synchronization cycle if it occurs at time tskew2 or greater after the read that reduces the number of long words in memory to [64-(X+1)]. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 12).

MAILBOX REGISTERS

Two 36-bit bypass registers (mail1, mail2) are on the IDT723613 to pass command and control information between port A and port B without putting it in queue. A LOW-to-HIGH transition on CLKA writes A0-A35 data to the mail1 register when a port A write is selected by \overline{CSA} , W/\overline{RA} , and ENA (with MBA HIGH). A LOW-to-HIGH transition on CLKB writes B0-B35 data to the mail2 register when a port B write is selected by \overline{CSB} , W/\overline{RB} , and ENB (and both SIZ0 and SIZ1 are HIGH). Writing data to a mail register sets its corresponding flag ($\overline{MBF1}$ or $\overline{MBF2}$) LOW. Attempted writes to a mail register are ignored while its mail flag is LOW.

When the port B data (B0-B35) outputs are active, the

data on the bus comes from the FIFO output register when either one or both SIZ1 and SIZ0 are LOW and from the mail1 register when both SIZ1 and SIZ0 are HIGH. The mail1 register flag (MBF1) is set HIGH by a rising CLKB edge when a port B read is selected by CSB, W/RB, and ENB, (and both SIZ1 and SIZ0 HIGH). The mail2 register flag (MBF2) is set HIGH by a rising CLKA edge when a port A read is selected by CSA, W/RA, and ENA (with MBA HIGH). The data in a mail register remains intact after it is read and changes only when new data is written to the register.

DYNAMIC BUS SIZING

The port B bus can be configured in a 36-bit long word, 18-bit word, or 9-bit byte format for data read from the FIFO. Word- and byte-size bus selections can utilize the most significant bytes of the bus (big endian) or least significant bytes of the bus (little endian). Port B bus-size can be changed dynamically and synchronous to CLKB to communicate with peripherals of various bus widths.

The levels applied to the port B bus-size select (SIZ0, SIZ1) inputs and the big-endian select (BE) input are stored on each CLKB LOW-to-HIGH transition. The stored port B bus-size selection is implemented by the next rising edge on CLKB according to Figure 1.

Only 36-bit long-word data is written to or read from the FIFO memory on the IDT723613. Bus-matching operations are done after data is read from the FIFO RAM. Port B bus sizing does not apply to mail register operations.

BUS-MATCHING FIFO READS

Data is read from the FIFO RAM in 36-bit long-word increments. If a long-word bus-size is implemented, the entire long word immediately shifts to the FIFO output register upon a read. If byte or word size is implemented on port B, only the first one or two bytes appear on the selected portion of the FIFO output register, with the rest of the long word stored in auxiliary registers. In this case, subsequent FIFO reads with the same bus-size implementation output the rest of the long word to the FIFO output register in the order shown by Figure 1.

Each FIFO read with a new bus-size implementation automatically unloads data from the FIFO RAM to its output register and auxiliary registers. Therefore, implementing a new port B bus-size and performing a FIFO read before all bytes or words stored in the auxiliary registers have been read results in a loss of the unread data in these registers.

When reading data from FIFO in byte or word format, the unused B0-B35 outputs remain inactive but static, with the unused FIFO output register bits holding the last data value to decrease power consumption.

BYTE SWAPPING

The byte-order arrangement of data read from the FIFO can be changed synchronous to the rising edge of CLKB. Byte-order swapping is not available for mail register data. Four modes of byte-order swapping (including no swap) can be done with any data port size selection. The order of the bytes are rearranged within the long word, but the bit order within the bytes remaines constant.




Figure 1. Dynamic Bus Sizing

5.11




Figure 1. Dynamic Bus Sizing (continued)

Byte arrangement is chosen by the port B swap select (SW0, SW1) inputs on a CLKB rising edge that reads a new long word from the FIFO. The byte order chosen on the first byte or first word of a new long word read from the FIFO is maintained until the entire long word is transferred, regardless of the SW0 and SW1 states during subsequent reads. Figure 3 is an example of the byte-order swapping available for long word reads. Performing a byte swap and bus-size simulationeously for a FIFO read first rearranges the bytes as shown in Figure 3, then outputs the bytes as shown in Figure 1.

PORT-B MAIL REGISTER ACCESS

In addition to selecting port B bus sizes for FIFO reads, the port B bus size select (SIZ0, SIZ1) inputs also access the mail registers. When both SIZ0 and SIZ1 are HIGH, the mail1 register is accessed for a port B long-word read and the mail2 register is accessed for a port B long-word write. The mail register is accessed immediately and any bus-sizing operation that can be underway is unaffected by the mail register access. After the mail register access is complete, the previous FIFO access can resume in the next




Figure 2. Logic Diagram for SIZ0, SIZ1, and BE Register




Figure 3. Byte Swapping for FIFO Reads (Long-Word Size Example)

CLKB cycle. The logic diagram in Figure 2 shows the previous bus-size selection is preserved when the mail registers are accessed from port B. A port B bus-size is implemented on each rising CLKB edge according to the states of SIZ0_Q, SIZ1_Q, and $\overline{\rm BE}$ _Q.

PARITY CHECKING

The port A data inputs (A0-A35) and port B data inputs (B0-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the port A data bus is reported by a low level on the port A parity error flag (PEFA). A parity failure on one or more bytes of the port B data inputs that are valid for the bus-size implementation is reported by a low level on the port B parity error flag (PEFB). Odd or even parity checking can be selected, and the parity error flags can be ignored if this feature is not desired.

Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more valid bytes of a port is reported by a LOW level on the corresponding port-parity-errorflag (PEFA, PEFB) output. Port A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, and port B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, and its valid bytes are those used in a port B bus size implementation. When odd/even parity is selected, a port-parity-errorflag (PEFA, PEFB) is LOW if any byte on the port has an odd/even number of LOW levels applied to its bits.

The four parity trees used to check the A0-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA = HIGH). When a port A read from the mail2 register with parity generation is selected with CSA LOW, ENA HIGH, WRA LOW, MBA HIGH, and PGA HIGH, the port A parity error flag (PEFA) is held HIGH regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port B reads (PGB = HIGH). When a port B read from the mail1 register with parity generation is selected with CSB LOW, ENBHIGH, WRB LOW, both SIZ0 and SIZ1 HIGH, and

PGB HIGH, the port B parity error flag (PEFB) is held HIGH regardless of the levels applied to the B0-B35 inputs.

PARITY GENERATION

A HIGH level on the port A parity generate select (PGA) or port B generate select (PGB) enables the IDT723613 to generate parity bits for port reads from a FIFO or mailbox register. Port A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all nine inputs of a byte regardless of the state of the parity generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/ EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.

Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port A parity generate select (PGA) and odd/even parity select (ODD/EVEN) have setup and hold time constraints to the port A clock (CLKA) and the port B parity generate select (PGB) and ODD/EVEN select have setup and hold time constraints to the port B clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new long word to the FIFO output register.

The circuit used to generate parity for the mail1 data is shared by the port B bus (B0-B35) to check parity and the circuit used to generate parity for the mail2 data is shared by the port A bus (A0-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port chip select $(\overline{CSA}, \overline{CSB})$ is LOW, enable (ENA, ENB) is HIGH, and write/read select $(W\overline{RA}, W\overline{RB})$ input is LOW, the mail register is selected (MBA HIGH for port A; both SIZ0 and SIZ1 are HIGH for port B), and port parity generate select (PGA, PGB) is HIGH. Generating parity for mail register data does not change the contents of the register.






Figure 4. Device Reset Loading the X Register with the Value of Eight



NOTE:

1. Written to the FIFO.

Figure 5. FIFO Write Cycle Timing



1. SIZ0 = HIGH and SIZ1 = HIGH selects the mail1 register for output on B0-B35.


2. Data read from FIFO1.

DATA SWAP TABLE FOR FIFO LONG-WORD READS

	FIFO DATA	WRITE		SWAP MODE FIFO DATA READ					
A35-A27	A26-A18	A17-A9	A8-A0	SW1	SW0	B35-B27	B26-B18	B17-B9	B8-B0
Α	В	O	D	L	L	А	В	С	D
Α	В	С	D	L	Н	D	С	В	Α
Α	В	С	D	Н	L	С	D	А	В
Α	В	С	D	Н	Н	В	А	D	С

Figure 6. FIFO Long-Word Read Cycle Timing

3146 drw 06




- NOTES;
- 1. SIZ0 = HIGH and SIZ1 = HIGH selects the mail1 register for output on B0-B35.
- Unused word B0-B17 or B18-B35 holds last FIFO1 output register data for word-size reads.

DATA SWAP TABLE FOR FIFO WORD READS

FIFC	FIFO DATA WRITE					READ		FIFO DAT	ΓA READ					
	DAIA WIII			SWAI MODE		SWAP MODE		OUA. MODE		NO.	BIG EI	NDIAN	LITTLE	NDIAN
A35-A27	A26-A18	A17-A9	A8-A0	SW1	SW0		B35-B27	B26-B18	B17-B9	B8-B0				
Α	В	С	D	L	٦	1 2	A C	B D	C A	D B				
А	В	С	D	L	Н	1 2	D B	C A	B D	A C				
Α	В	С	D	Н	L	1 2	C A	D B	A C	B D				
Α	В	С	D	Н	Н	1 2	B D	A C	D B	C A				

Figure 7. FIFO Word Read-Cycle Timing




- 1. SIZ0 = HIGH and SIZ1 = HIGH selects the mail1 register for output on B0-B35.
- 2. Unused bytes hold last FIFO output register data for byte-size reads.

3145 drw 08

DATA SWAP TABLE FOR FIFO BYTE READS


							FIFO DATA	READ
	FIFO DATA WRITE				MODE	READ NO.	BIG ENDIAN	LITTLE ENDIAN
A35-A27	A26-A18	A17-A9	A8-A0	SW1	SW0		B35-B27	B8-B0
А	В	С	D	L	L	1 2 3 4	A B C D	D C B A
A	В	С	D	L	Н	1 2 3 4	D C B A	A B C D
Α	В	С	D	Н	L	1 2 3 4	C D A B	B A D C
A	В	С	D	Н	Н	1 2 3 4	B A D C	C D A B

Figure 8. FIFO Byte Read-Cycle Timing




- 1. tSKEW1 is the minimum time between a rising CLKA edge and a rising CLKB edge for EF to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW1, then the transition of EF HIGH may occur one CLKB cycle later than shown.
- 2. Port B size of long word is selected for the FIFO read by SIZ1 = LOW, SIZ0 = LOW. If port-B size is word or byte, EF is set LOW by the last word or byte read from the FIFO, respectively.

Figure 9. EF Flag Timing and First Data Read when the FIFO is Empty




- 1. tSKEW1 is the minimum time between a rising CLKB edge and a rising CLKA edge for EF to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tSKEW1, then the transition of EF HIGH may occur one CLKA cycle later than shown.
- 2. Port B size of long word is selected for the FIFO read by SIZ1 = LOW, SIZ0 = LOW. If port B size is word or byte, tSKEW1 is referenced from the rising CLKB edge that reads the first word or byte of the long word, respectively.

Figure 10. FF Flag Timing and First Available Write when the FIFO is Full




- 1. tSKEW2 is the minimum time between a rising CLKA edge and a rising CLKB edge for AE to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW2, then AE may transition HIGH one CLKB cycle later than shown.
- 2. FIFO write (CSA = LOW, W/RA = HIGH, MBA = LOW), FIFO read (CSB = LOW, W/RB = LOW, MBB = LOW).
- 3. Port B size of long word is selected for the FIFO read by SIZ1 = LOW, SIZ0 = LOW. If port B size is word or byte, tSKEW2 is referenced to the first word or byte of the long word, respectively.

Figure 11. Timing for AE when the FIFO is Almost Empty




- 1. tskewz is the minimum time between a rising CLKA edge and a rising CLKB edge for \overline{AF} to transition HIGH in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskewz, then \overline{AF} may transition HIGH one CLKB cycle later than shown.
- 2. FIFO write (CSA = LOW, W/RA = HIGH, MBA = LOW), FIFO read (CSB = LOW, W/RB = LOW, MBB = LOW).
- 3. Port-B size of long word is selected for FIFO read by SIZ1 = LOW, SIZ0 = LOW. If port B size is word or byte, tskew2 is referenced from the first word or byte read of the long word, respectively.

Figure 12. Timing for $\overline{\text{AF}}$ when the FIFO is Almost Full



1. Port-B parity generation off (PGB = LOW).

Figure 13. Timing for Mail1 Register and $\overline{\text{MBF1}}$ Flag



1. Port-A parity generation off (PGA = LOW).

Figure 14. Timing for Mail2 Register and MBF2 Flag





Figure 15. ODD/EVEN, W/RA, MBA, and PGA to PEFA Timing



1. $\overline{\text{CSB}}$ = LOW and ENB = HIGH.

Figure 16. ODD/EVEN, W/RB, SIZ1, SIZ0, and PGB to PEFB Timing




Figure 17. Parity Generation Timing when Reading from the Mail2 Register




Figure 18. Parity Generation Timing when Reading from the Mail1 Register

TYPICAL CHARACTERISTICS

SUPPLY CURRENT vs CLOCK FREQUENCY




FIGURE 19

CALCULATING POWER DISSIPATION

The ICC₁ current for the graph in Figure 19 was taken while simultaneously reading and writing the FIFO on the IDT723613 with CLKA and CLKB set to f_s. All date inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-copacitance load. Once the capacitive lead per data-output channel is known, the power dissipation can be calculated with the equation below.

With Icc(f) taken from Figure 19, the maximum power dissipation (PT) of the IDT723613 may be calculated by:

PT =
$$VCC \times ICC(f) + \sum [C_L \times (V_{OH} - V_{OL})^2 \times f_0)$$

where:

CL = output capacitive load


fo = switching frequency of an output


VOH = output high-level voltage VOL = output high-level voltage

When no reads or writes are occurring on the IDT723613, the power dissipated by a single clock (CLKA or CLKB) input running at frequency f_z is calculated by:

 $PT = VCC \times f_s \times 0.29 \text{ma/MHz}$

PARAMETER MEASUREMENT INFORMATION






NOTE:

Includes probe and jig capacitance.

Figure 20. Load Circuit and Voltage Waveforms

5.11 28

ORDERING INFORMATION



3145 drw 21



CMOS SyncFIFO™ 512 x 36, 1024 x 36, 2048 x 36

IDT723631 IDT723641 IDT723651

Advance information for the IDT723631 Final information for the IDT723641 Advance information for the IDT723651 **FEATURES:**

- · Free-running CLKA and CLKB can be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge)
- . Clocked FIFO buffering data from Port A to Port B
- Storage capacity: IDT723631 512 x 36

IDT723641 - 1024 x 36

IDT723651 - 2048 x 36


- Synchronous read retransmit capability
- · Mailbox register in each direction
- · Programmable Almost-Full and Almost-Empty flags
- · Microprocessor interface control logic
- Input-Ready (IR) and Almost-Full (AF) flags synchronized by CLKA

- Output-Ready (OR) and Almost-Empty (AE) flags synchronized by CLKB
- Low-power 0.8-micron advanced CMOS technology
- Supports clock frequencies up to 67 Mhz
- · Fast access times of 11 ns
- · Available in 132-pin plastic quad flat package (PQF) or space-saving 120-pin thin guad flat package (TQFP)

DESCRIPTION:

The IDT723631/723641/723651 is a monolithic highspeed, low-power, CMOS clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 12ns. The 512/1024/2048 x 36 dual-port SRAM FIFO buffers data from port A to Port B. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and al-

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark and SyncFIFO is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

@1995 Integrated Device Technology, Inc.

MARCH 1995

DESCRIPTION (CONTINUED)


most empty) to indicate when a selected number of words is stored in memory. Communication between each port may take place with two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices may be used in parallel to create wider data paths. Expansion is also possible in word depth.

The IDT723631/723641/723651 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a continuous (free-running) port clock by enable

signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses with synchronous control.

The input-ready (IR) flag and almost-full (\overline{AF}) flag of the FIFO are two-stage synchronized to CLKA. The output-ready (OR) flag and almost-empty (\overline{AE}) flag of the FIFO are two-stage synchronized to CLKB. Offset values for the almost-full and almost empty flags of the FIFO can be programmed from port A or through a serial input.

PIN CONFIGURATION




Notes:

- 1. NC No internal connection
- 2. Uses Yamaichi socket IC51-1324-828

PQF PACKAGE TOP VIEW

3023 dry 02

PIN CONFIGURATION (CONTINUED)



3023 drw 02a

Note:

1. NC - No internal connection

TQFP TOP VIEW

PIN DESCRIPTION

Symbol	Name	1/0	Description
A0-A35	Port-A Data	1/0	36-bit bidirectional data port for side A.
ĀĒ	Almost-Empty Flag	0	Programmable flag synchronized to CLKB. It is LOW when the number of words in the FIFO is less than or equal to the value in the almost-empty register (X).
ĀĒ	Almost-Full Flag.	0	Programmable flag synchronized to CLKA. It is LOW when the number of empty locations in the FIFO is less than or equal to the value in the almost-full offset register (Y).
B0-B35	Port-B Data.	1/0	36-bit bidirectional data port for side B.
CLKA	Port-A Clock		CLKA is a continuous clock that synchronizes all data transfers through port-A and may be aynchronous or coincident to CLKB. IR and \overline{AF} are synchronous to the LOW-to-HIGH transition of CLKA.
CLKB	Port-B Clock	1	CLKB is a continuous clock that synchronizes all data transfers through port-B and may be asynchronous or coincident to CLKA. OR and $\overline{\text{AE}}$ are synchronous to the LOW-to-HIGH transition of CLKB.
CSĀ	Port-A Chip Select	_	CSA must be LOW to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A. The A0-A35 outputs are in the high-impedance state when CSA is HIGH.
CSB	Port-B Chip Select	Ī	CSB must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B. The B0-B35 outputs are in the high-impedance state when CSB is HIGH.
ENA	Port-A Enable	_	ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A.
ENB	Port-B Enable		ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B.
FS1/SEN, FS0/SD	Flag-Offset Select 1/ Serial Enable, Flag Offset 0/ Serial Data		FS1/SEN and FS0/SD are dual-purpose inputs used for flag offset register programming. During a device reset, FS1/SEN and FS0/SD selects the flag offset programming method. Three offset register programming methods are available: automatically load one of two preset values, parallel load from port A, and serial load. When serial load is selected for flag offset register programming, FS1/SEN is used as an enable synchronous to the LOW-to-HIGH transition of CLKA. When FS1/SEN is LOW, a rising edge on CLKA load the bit present on FS0/SD into the X and Y registers. The number of bit writes required to program the offset registers is 18/20/22. The first bit write stores the Y-register MSB and the last bit write stores the X-register LSB.
IR	Input-Ready Flag	0	IR is synchronized to the LOW-to-HIGH transition of CLKA. When IR is LOW, the FIFO is full and writes to its array are disabled. When the FIFO is in retransmit mode, IR indicates when the memory has been filled to the point of the retransmit data and prevents further writes. IR is set LOW during reset and is set HIGH after reset.
MBA	Port-A Mailbox Select	I A HIGH level chooses a mailbox register for a port-A read or write o	
MBB	Port-B Mailbox Select	Ī	A HIGH level chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a HIGH level on MBB selects data from the mail1 register for output and a LOW level selects FIFO data for output.
MBF1	Mail1 Register Flag	0	MBF1 is set LOW by the LOW-to-HIGH transition of CLKA that writes data to the mail1 register. MBF1 is set HIGH by a LOW-to-HIGH transition of CLKB when a port-B read is selected and MBB is HIGH. MBF1 is set HIGH by a reset.

3023 tbl 01

PIN DESCRIPTION (CONTINUED)

Symbol	Name	1/0	Description			
MBF2	Mail2 Register Flag	0	MBF2 is set LOW by the LOW-to-HIGH transition of CLKB that writes data to the mail2 register. MBF2 is set HIGH by a LOW-to-HIGH transition of CLKA when a port-A read is selected and MBA is HIGH. MBF2 is set HIGH by a reset.			
OR	Output-Ready Flag	0	OR is synchronized to the LOW-to-HIGH transition of CLKB. When OR is LOW, the FIFO is empty and reads are disabled. Ready data is present in output register of the FIFO when OR is HIGH. OR is forced LOW during the reset and goes HIGH on the third LOW-to-HIGH transition of CLKB after a word is loaded to empty memory.			
RFM	Read From Mark		When the FIFO is in retransmit mode, a HIGH on RFM enables a LOW-to-HIGH transition of CLKB to reset the read pointer to the beginning retransmit location and output the first selected retransmit data.			
RST	Reset	I	To reset the device, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while RST is LOW. The LOW-to-HIGH transition of RST latches the status of FS0 and FS1 for AF and AE offset selection.			
RTM	Retransmit Mode		When RTM is HIGH and valid data is present in the FIFO output register (OR is HIGH), a LOW-to-HIGH transition of CLKB selects the data for the beginning of a retransmit and puts the FIFO in retransmit mode. The selected word remains the initial retransmit point until a LOW-to-HIGH transition of CLKB occurs while RTM is LOW, taking the FIFO out of retransmit mode.			
W/RA	Port-A Write/Read Select	1	A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The A0-A35 outputs are in the high-impedance state when W/RA is HIGH.			
W/RB	Port-B Write/Read Select	ı	A LOW selects a write operation and a HIGH selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The B0-B35 outputs are in the high-impedance state when W/RB is HIGH.			

3023 tbl 02

ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UN-LESS OTHERWISE NOTED)(2)

Symbol	Rating	Commercial	Unit
Vcc	Supply Voltage Range	-0.5 to 7	V
VI ⁽²⁾	Input Voltage Range	-0.5 to Vcc+0.5	V
Vo ⁽²⁾	Output Voltage Range	-0.5 to Vcc+0.5	V
lıĸ	Input Clamp Current, (VI < 0 or VI > Vcc)	±20	mA
lok	Output Clamp Current, (Vo = < 0 or Vo > Vcc)	±50	mA
lout	Continuous Output Current, (Vo = 0 to Vcc)	±50	mA
Icc	Continuous Current Through Vcc or GND	±400	mA
TA	Operating Free Air Temperature Range	0 to 70	°C
Tstg	Storage Temperature Range	-65 to 150	°C
IOTES:			3023 tbl

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Max.	Unit
VCC	Supply Voltage	4.5	5.5	٧
VIH	HIGH Level Input Voltage	2	-	٧
VIL	LOW-Level Input Voltage	-	0.8	٧
IOH	HIGH-Level Output Current	_	-4	mA
IOL	LOW-Level Output Current		8	mA
TA	Operating Free-air Temperature	0	70	°C

3023 tbl 04

ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERA-TURE RANGE (UNLESS OTHERWISE NOTED)

Parameter		Test Conditions			Min.	Typ. ⁽¹⁾	Max.	Unit
Vон	Vcc = 4.5V,	IOH = -4 mA			2.4			V
Vol	Vcc = 4.5 V,	IoL = 8 mA					0.5	V
ILI	Vcc = 5.5 V,	VI = VCC or 0				±5	μА	
ILO	Vcc = 5.5 V,	Vo = Vcc or 0					±5	μА
lcc	Vcc = 5.5 V,	VI = VCC -0.2 V or 0					400	μΑ
∆ICC ⁽²⁾	Vcc = 5.5 V,	One Input at 3.4 V,	CSA = VIH	A0-A35		0		mA
	Other Inputs at	Vcc or GND	CSB = VIH	B0-B35		0		j
			CSA = VIL	A0-A35			1	
			CSB = VIL	B0-35			1	
			All Other Input	s			1	
Cin	VI = 0,	f = 1 MHz				4		pF
Соит	Vo = 0,	f = 1 MHZ				8		pF

3023 tbl 05

^{1.} Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

^{1.} All typical values are at VCC = 5 V, TA = 25°C.

^{2.} This is the supply current when each input is at least one of the specified TTL voltage levels rather than 0 V or VCC.

DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE

		IDT723	641L15	IDT723 IDT723 IDT723	641L20	IDT723	641L30	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Frequency, CLKA or CLKB	_	66.7	_	50		33.4	MHz
tclk	Clock Cycle Time, CLKA or CLKB	15	1	20	-	30	-	ns
tclkh	Pulse Duration, CLKA or CLKB HIGH	6	1	8	_	12	_	ns
tCLKL	Pulse Duration, CLKA or CLKB LOW	6	-	8	-	12	-	ns
tDS	Setup Time, A0-A35 before CLKA and B0-B35 before CLKB	5	1	6	1	7	_	ns
tENS1	Setup Time, ENA to CLKA1; ENB to CLKB1	5	-	6	-	7	-	ns
tENS2	Setup Time, CSA, W/RA, and MBA to CLKA1; CSB, W/RB, and MBB to CLKB1	7	-	7.5	_	8	_	ns
trms	Setup Time, RTM and RFM to CLKB↑	6	-	6.5	-	7		ns
trsts	Setup Time, RST LOW before CLKA1 or CLKB1(1)	5	-	6	1	7	-	ns
tFSS	Setup Time, FS0 and FS1 before RST HIGH	9	-	10	_	11	_	ns
tsds(2)	Setup Time, FS0/SD before CLKA↑	5	-	6	_	7	_	ns
tsens(2)	Setup Time, FS1/SEN before CLKA↑	5	-	6	-	7	_	ns
tDH	Hold Time, A0-A35 after CLKA↑ and B0-B35 after CLKB↑	0	-	0	-	0	-	ns
tENH1	Hold Time, ENA after CLKA1; ENB after CLKB1	0	_	0	_	0	-	ns
tENH2	Hold Time, CSA, W/RA, and MBA after CLKA1; CSB, W/RB, and MBB after CLKB1	0	1	0	-	0	-	ns
trmh	Hold Time, RTM and RFM after CLKB↑	0	-	0	_	0	-	ns
trsth	Hold Time, RST LOW after CLKA↑ or CLKB↑(1)	5	-	6	-	7	_	ns
tFSH	Hold Time, FS0 and FS1 after RST HIGH	0		0	_	0	_	ns
tSPH ⁽²⁾	Hold Time, FS1/SEN HIGH after RST HIGH	0	-	0	-	0	_	ns
tsdH ⁽²⁾	Hold Time, FS0/SD after CLKA↑	0		0		0		ns
tsenh ⁽²⁾	Hold Time, FS1/SEN after CLKA↑	0		0		0	_]	ns
tskew1 ⁽³⁾	Skew Time, between CLKAT and CLKBT for OR and IR	9	-	11	-	13	-	ns
tskew2 ⁽³⁾	Skew Time, between CLKA [↑] and CLKB [↑] for AE and AF	12	-	16	-	20	_	ns

- 1. Requirement to count the clock edge as one of at least four needed to reset a FIFO.
- 2. Only applies when serial load method is used to program flag offset registers.
- 3. Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

AC ELECTRICAL CHARACTERISTICS

	Davamatay		IDT723631L15 IDT723641L15 IDT723651L15		641 L2 0	IDT723	641L30	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Frequency, CLKA or CLKB	_	66.7		50	_	33.4	MHz_
tA_	Access Time, CLKB↑ to B0-B35	3	11	3	13	3	15	ns
tPIR	Propagation Delay Time, CLKA↑ to IR	1	8	1	10	1	12	ns
tPOR	Propagation Delay Time, CLKB↑ to OR	1	8	1	10	1	12	ns
tPAE	Propagation Delay Time, CLKB↑ to ĀĒ	1	8	1	10	1	12	ns
tPAF	Propagation Delay Time, CLKA↑ to AF	1	8	1	10	1	12	ns
tPMF	Propagation Delay Time, CLKA↑ to MBF1 LOW or MBF2 HIGH and CLKB↑ to MBF2 LOW or MBF1 HIGH	0	8	0	10	0	12	ns
tPMR	Propagation Delay Time, CLKA [↑] to B0-B35 ⁽¹⁾ and CLKB [↑] to A0-A35 ⁽²⁾	3	13.5	3	15	3	17	ns
tMDV	Propagation Delay Time, MBB to B0-B35 Valid	3	13	3	15	3	17	ns
tRSF	Propagation Delay Time, RST LOW to AE LOW and AF HIGH	1	15	1	20	1	30	ns
ten	Enable Time, $\overline{\text{CSA}}$ and W/ $\overline{\text{RA}}$ LOW to A0-A35 Active and $\overline{\text{CSB}}$ LOW and $\overline{\text{W}}$ /RB HIGH to B0-B35 Active	2	12	2	13	2	14	ns
tDIS	Disable Time, CSA or W/RA HIGH to A0-A35 at high impedance and CSB HIGH or W/RB LOW to B0-B35 at high impedance	1	8	1	10	1	11	ns

NOTES:

Writing data to the mail1 register when the B0-B35 outputs are active and MBB is HIGH.
 Writing data to the mail2 register when the A0-A35 outputs are active and MBA is HIGH.

3023 tbl 07

SIGNAL DESCRIPTION

RESET

The IDT723631/723641/723651 is reset by taking the reset (\overline{RSI}) input LOW for at least four port-A clock (CLKA) and four port-B (CLKB) LOW-to-HIGH transitions. The reset input may switch asynchronously to the clocks. A reset initializes the memory read and write pointers and forces the input-ready (IR) flag LOW, the output-ready (OR) flag HIGH, the almost-empty (\overline{AE}) flag LOW, and the almost-full (\overline{AF}) flag HIGH. Resetting the device also forces the mailbox flags ($\overline{MBF1}$, $\overline{MBF2}$) HIGH. After a FIFO is reset, its input-ready flag is set HIGH after at least two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.

ALMOST-EMPTY FLAG AND ALMOST-FULL FLAG OFF-SET PROGRAMMING

Two registers in the IDT723631/723641/723651 are used to hold the offset values for the almost-empty and almost full flags. The almost-empty (AE) flag offset register is labeled X, and the almost-full (AF) flag offset register is labeled Y. The offset register can be loaded with a value in three ways: one of two preset values are loaded into the offset registers, parallel load from port A, or serial load. The offset register programming mode is chosen by the flag select (FS1, FS0) inputs during a LOW-to-HIGH transition on the RST input (See Table 1).

PRESET VALUES

If the preset value of 8 or 64 is chosen by the FS1 and FS0 inputs at the time of a \overline{RST} LOW-to-HIGH transition according to Table 1, the preset value is automatically loaded into the X and Y registers. No other device initialization is necessary to begin normal operation, and the IR flag is set HIGH after two LOW-to-HIGH transitions on CLKA.

PARALLEL LOAD FROM PORT A

To program the X and Y registers from port A, the device is reset with FS0 and FS1 LOW during the LOW-to-HIGH transition of RST. After this reset is complete, the IR flag is set HIGH after two LOW-to-HIGH transitions on CLKA. The first two writes to the FIFO do not store data in its memory but load the offset registers in the order Y, X. Each offset register of the IDT723631, IDT723641, and IDT723651 uses port-A inputs (A8-A0), (A9-A0), and (A10-A0), respectively. The highest number input is used as the most significant bit of the binary number in each case. Each register value can be programmed from 1 to 508 (IDT723631), 1 to 1020 (IDT723641), and 1 to 2044 (IDT723651). After both offset registers are programmed from port A, subsequent FIFO writes store data in the SRAM.

SERIAL LOAD

To program the X and Y registers serially, the device is reset with FS0/SD and FS1/ $\overline{\text{SEN}}$ HIGH during the LOW-to-HIGH transition of $\overline{\text{RST}}$. After this reset is complete, the X and

Y register values are loaded bitwise through the FS0/SD input on each LOW-to-HIGH transition of CLKA that the FS1/SEN input is LOW. Eighteen-, 20-, or 22-bit writes are needed to complete the programming for the IDT723631, IDT723641, or IDT723651, repsectively. The first-bit write stores the most significant bit of the Y register, and the last-bit write stores the least significant bit of the X register. Each register value can be programmed from 1 to 508 (IDT723631), 1 to 1020 (IDT723641), or 1 to 2044 (IDT723651).

When the option to program the offset registers serially is chosen, the input-ready (IR) flag remains LOW until all register bits are written. The IR flag is set HIGH by the LOW-to-HIGH transition of CLKA after the last bit is loaded to allow normal FIFO operation.

FIFO WRITE/READ OPERATION

The state of the port-A data (A0-A35) outputs is controlled by the port-A chip select ($\overline{\text{CSA}}$) and the port-A write/read select ($\overline{\text{W/RA}}$). The A0-A35 outputs are in the high-impedance state when either $\overline{\text{CSA}}$ or $\overline{\text{W/RA}}$ is HIGH. The A0-A35 outputs are active when both $\overline{\text{CSA}}$ and $\overline{\text{W/RA}}$ are LOW.

Data is loaded into the FIFO from the A0-A35 inputs on a LOW-to-HIGH transition of CLKA when $\overline{\text{CSA}}$ and the port-A mailbox select (MBA) are LOW, W/ $\overline{\text{RA}}$, the port-A enable (ENA), and the input-ready (IR) flag are HIGH (see Table 2). Writes to the FIFO are independent of any concurrent FIFO read.

The port-B control signals are identical to those of port-A with the exception that the port-B write/read select ($\overline{W}/\overline{R}B$) is the inverse of the port-A write/read select ($W/\overline{R}A$). The state of the port-B data (B0-B35) outputs is controlled by the port-B chip select (\overline{CSB}) and the port-B write/read select ($\overline{W}/\overline{R}B$). The B0-B35 outputs are in the high-impedance state when either \overline{CSB} is HIGH or $\overline{W}/\overline{R}B$ is LOW. The B0-B35 outputs are active when \overline{CSB} is LOW and $\overline{W}/\overline{R}B$ is HIGH.

Data is read from the FIFO to its output register on a LOW-to-HIGH transition of CLKB when $\overline{\text{CSB}}$ and the port-B mailbox select (MBB) are LOW, $\overline{\text{W}}/\text{RB}$, the port-B enable (ENB), and the output-ready (OR) flag are HIGH (see Table 3). Reads from the FIFO are independent of any concurrent FIFO writes.

The setup- and hold-time constraints to the port clocks for the port-chip selects and write/read selects are only for enabling write and read operations and are not related to high-

FS1	FS0	RST	X and Y Registers (1)
Н	Н	1	Serial Load
Н	L	1	64
L	Н	1	8
L	L	1	Parallel Load From Port A

3023 tbl 08

NOTE:

1. X register holds the offset for AE; Y register holds the offset for AF.

Table 1. Flag Programming

impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port chip select and write/read select may change states during the setup- and hold time window of the cycle.

When the output-ready (OR) flag is LOW, the next data word is sent to the FIFO output register automatically by the CLKB LOW-to-HIGH transition that sets the output-ready flag HIGH. When OR is HIGH, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port-B chip select (CSB), write/read select (W/RB), enable (ENB), and mailbox select (MBB).

SYNCHRONIZED FIFO FLAGS

Each IDT723631/723641/723651 FIFO flag is synchronized to its port clock through at least two flip-flop stages. This is done to improve the flags' reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate asynchronously to one another. OR and AE are synchronized to CLKB. IR and AF are synchronized to CLKA. Table 4 shows the relationship of each flag to the number of words stored in memory.

OUTPUT-READY FLAG (OR)

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). When the output-ready flag is HIGH, new data is present in the FIFO output

register. When the output-ready flag is LOW, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.

A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of CLKB. Therefore, an output-ready flag is LOW if a word in memory is the next data to be sent to the FIFO output register and three CLKB cycles have not elapsed since the time the word was written. The output-ready flag of the FIFO remains LOW until the third LOW-to-HIGH transition of CLKB occurs, simultaneously forcing the output-ready flag HIGH and shifting the word to the FIFO output register.

A LOW-to-HIGH transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time tskew1 or greater after the write. Otherwise, the subsequent CLKB cycle may be the first synchronization cycle (see Figure 6).

INPUT READY FLAG (IR)

The input ready flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). When the input-

CSA	W/RA	ENA	MBA	CLKA	A0-A35 Outputs	Port Functions
Н	Х	Х	Х	Х	In High-Impedance State	None
L	Н	L	Х	X In High-Impedance State		None
L	Н	Н	L	↑ In High-Impedance State		FIFO Write
L	Н	Н	Н	1	In High-Impedance State	Mail1 Write
L.	L	L	L	Х	Active, Mail2 Register	None
L	L	Н	L	1	Active, Mail2 Register	None
L	L	L	Н	Х	Active, Mail2 Register	None
L	L	Н	Н	↑	Active, Mail2 Register	Mail2 Read (Set MBF2 HIGH)

Table 2. Port-A Enable Function Table

3023 tbl 09

CSB	W/RB	ENB	MBB	CLKB	B0-A35 Outputs	Port Functions	
Н	Х	Х	Х	X	In High-Impedance State	None	
L	L	L	Х	Х	In High-Impedance State	None	
L	L	Н	L	1	In High-Impedance State	None	
L	L	Н	Н	1	In High-Impedance State	Mail2 Write	
L	Н	L	L	Х	Active, FIFO Output Register	None	
L	Н	Н	L	1	Active, FIFO Output Register	FIFO read	
L	Н	L	Н	Х	Active, Mail1 Register	None	
L	Н	Н	Н	1	Active, Mail1 Register	Mail1 Read (Set MBF1 HIGH)	

Table 3. Port-B Enable Function Table

3023 tbl 10

ready flag is HIGH, a memory location is free in the SRAM to write new data. No memory locations are free when the inputready flag is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write-pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of three cycles of CLKA. Therefore, an input-ready flag is LOW if less than two cycles of CLKA have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on CLKA after the read sets the input-ready flag HIGH, and data can be written in the following cycle.

A LOW-to-HIGH transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time tskew1 or greater after the read. Otherwise, the subsequent CLKA cycle may be the first synchronization cycle (see Figure 7).

ALMOST-EMPTY FLAG (AE)

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the contents of register X. This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming above). The almost-empty flag is LOW when the FIFO contains X or less words and is HIGH when the FIFO contains (X+1) or more words. A data word present in the FIFO output register has been read from memory.

Two LOW-to-HIGH transitions of CLKB are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing (X+1) or more words remains LOW if two cycles of CLKB have not elapsed since the write that filled the memory to the (X+1)

level. An almost-empty flag is set HIGH by the second LOW-to-HIGH transition of CLKB after the FIFO write that fills memory to the (X+1) level. A LOW-to-HIGH transition of CLKB begins the first synchronization cycle if it occurs at time tskew2 or greater after the write that fills the FIFO to (X+1) words. Otherwise, the subsequent CLKB cycle may be the first synchronization cycle (see Figure 8).

ALMOST-FULL FLAG (AF)

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almostfull state is defined by the contents of register Y. This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming). The almost-full flag is LOW when the number of words in the FIFO is greater than or equal to (512-Y), (1024-Y), OR (2048-Y) for the IDT723631, IDT723641, or IDT723651, respectively. The almost-full flag is HIGH when the number of words in the FIFO is less than or equal to [512-(Y+1)], [1024-(Y+1)], or [2048-(Y+1)] for the IDT723631, IDT723641, or IDT723651, respectively. A data word present in the FIFO output register has been read from

Two LOW-to-HIGH transitions of CLKA are required after a FIFO read for its almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [512/1024/2048-(Y+1)] or less words remains LOW if two cycles of CLKA have not elapsed since the read that reduced the number of words in memory to [512/1024/2048-(Y+1)]. An almost-full flag is set HIGH by the second LOW-to-HIGH transition of CLKA after the FIFO read that reduces the number of words in memory to [512/1024/2048-(Y+1)]. A LOW-to-HIGH transition of CLKA begins the first synchronization cycle if it occurs at time tskEW2 or greater after the read that reduces the number of words in memory to [512/1024/2048-(Y+1)]. Otherwise, the subsequent CLKA cycle may be the first synchronization cycle (see Figure 9).

. N	umber of Words in the Fl	Synchronized to CLKB		Synchronized to CLKA		
IDT723631	IDT723641	IDT723651	OR	ĀĒ	ĀĒ	IR
0	0	0	L	L	Н	Н
1 to X	1 to X	1 to X	Н	L	Н	Н
(X+1) to [512-(Y+1)]	(X+1) to [1024-(Y+1)]	(X+1) to [2048-(Y+1)]	Н	Н	Н	Н
(512-Y) to 511	(1024-Y) to 1023	(2048-Y) to 2047	Н	Н	L	Н
512	1024	2048	Н	Н	L	L

3023 tbl 11

- 1. X is the almost-empty offset for AE. Y is the almost-full offset for AF.
- 2. When a word is present in the FIFO output register, its previous memory location is free.

Table 4. FIFO Flag Operation

SYNCHRONOUS RETRANSMIT

The synchronous retransmit feature of the IDT723631/723641/723651 allows FIFO data to be read repeatedly starting at a user-selected position. The FIFO is first put into retransmit mode to select a beginning word and prevent ongoing FIFO write operations from destroying retransmit data. Data vectors with a minimum length of three words can retransmit repeatedly starting at the selected word. The FIFO can be taken out of retransmit mode at any time and allow normal device operation.

The FIFO is put in retransmit mode by a LOW-to-HIGH transition on CLKB when the retransmit mode (RTM) input is HIGH and OR is HIGH. The rising CLKB edge marks the data present in the FIFO output register as the first retransmit data. The FIFO remains in retransmit mode until a LOW-to-HIGH transition occurs while RTM is LOW.

When two or more reads have been done past the initial retransmit word, a retransmit is initiated by a LOW-to-HIGH transition on CLKB when the read-from-mark (RFM) input is HIGH. This rising CLKB edge shifts the first retransmit word to the FIFO output register and subsequent reads can begin immediately. Retransmit loops can be done endlessly while the FIFO is in retransmit mode. RFM must be LOW during the CLKB rising edge that takes the FIFO out of retransmit mode.

When the FIFO is put into retransmit mode, it operates with two read pointers. The current read pointer operates normally, incrementing each time a new word is shifted to the FIFO output register and used by the OR and \overline{AE} flags. The shadow read pointer stores the SRAM location at the time the device is put into retransmit mode and does not change until the device is taken out of retransmit mode. The shadow read pointer is used by the IR and \overline{AF} flags. Data writes can proceed while the FIFO is in retransmit mode, but \overline{AF} is set LOW by the write that stores (512 - Y), (1024 - Y), or (2048 - Y) words after the first retransmit word for the IDT723631, IDT723641, or IDT723651, respectively. The IR flag is set LOW by the 512th, 1024th, or 2048th write after the first retransmit word for the IDT723651, respectively.

SYNCHRONOUS TRANSMIT

When the FIFO is in retransmit mode and RFM is HIGH, a rising CLKB edge loads the current read pointer with the

shadow read-pointer value and the OR flag reflect the new level of fill immediately. If the retransmit changes the FIFO status out of the almost-empty range, up to two CLKB rising edges after the retransmit cycle are needed to switch AE high (see Figure 11). The rising CLKB edge that takes the FIFO out of retransmit mode shifts the read pointer used by the IR and AF flags from the shadow to the current read pointer. If the change of read pointer used by IR and AF should cause one or both flags to transmit HIGH, at least two CLKA synchronizing cycles are needed before the flags reflect the change. A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of IR if it occurs at time tskew1 or greater after the rising CLKB edge (see Figure 12). A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of AF if it occurs at time tskew2 or greater after the rising CLKB edge (see Figure 14).

MAILBOX REGISTERS

Two 36-bit bypass registers are on the IDT723631/723641/723651 to pass command and control information between port A and port B. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A LOW-to-HIGH transition on CLKA writes A0-A35 data to the mail1 register when a port-A write is selected by \overline{CSA} , W/\overline{AA} , and ENA with MBA HIGH. A LOW-to-HIGH transition on CLKB writes B0-B35 data to the mail2 register when a port-B write is selected by \overline{CSB} , $\overline{W}/\overline{AB}$, and ENB with MBB HIGH. Writing data to a mail register sets its corresponding flag ($\overline{MBF1}$ or $\overline{MBF2}$) LOW. Attempted writes to a mail register are ignored while its mail flag is LOW.

When the port-B data (B0-B35) outputs are active, the data on the bus comes from the FIFO output register when the port-B mailbox select (MBB) input is LOW and from the mail1 register when MBB is HIGH. Mail2 data is always present on the port-A data (A0-A35) outputs when they are active. The mail1 register flag (MBF1) is set HIGH by a LOW-to-HIGH transition on CLKB when a port-B read is selected by CSB, W/RB, and ENB with MBB HIGH. The mail2 register flag (MBF2) is set HIGH by a LOW-to-HIGH transition on CLKA when a port-A read is selected by CSA, W/RA, and ENA with MBA HIGH. The data in a mail register remains intact after it is read and changes only when new data is written to the register.






Figure 1. FIFO Reset Loading X and Y with a Preset Value of Eight



1. CSA = LOW, W/RA = HIGH, MBA = LOW. It is not necessary to program offset register on consecutive clock cycles.

Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values from Port A


3023 drw 06




NOTE:

1. It is not necessary to program offset register bits on consecutive clock cycles. FIFO write attempts are ignored until IR is set HIGH.

Figure 3. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values Serially










Figure 6. OR Flag Timing and First Data Word Fallthrough when the FIFO is Empty

^{1.} tSKEW1 is the minimum time between a rising CLKA edge and a rising CLKB edge for OR to transition HIGH and to clock the next word to the FIFO output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW1, then the transition of OR HIGH and the first word load to the output register may occur one CLKB cycle later than shown.




1. tSKEW1 is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tSKEW1, then IR may transition HIGH one CLKA cycle later than shown.

Figure 7. IR Flag Timing and First Available Write when the FIFO is Full




- 1. 1SKEW2 is the minimum time between a rising CLKA edge and a rising CLKB edge for AE to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW2, then AE may transition HIGH one CLKB cycle later than shown.
- 2. FIFO write (CSA = LOW, W/RA = HIGH, MBA = LOW), FIFO read (CSB = LOW, W/RB = HIGH, MBB = LOW).

Figure 8. Timing for \overline{AE} when FIFO is Almost Empty



- tSKEW2 is the minimum time between a rising CLKA edge and a rising CLKB edge for AF to transition HIGH in the next CLKA cycle. If the time between
 the rising CLKB edge and rising CLKA edge is less than tSKEW2, then AF may transition HIGH one CLKA cycle later than shown.
- 2. Depth is 512 for the IDT723631, 1024 for the IDT723641, and 2048 for the IDT723651.
- 3. FIFO write (CSA = LOW, W/RA = HIGH, MBA = LOW), FIFO read (CSB = LOW, W/RB = HIGH, MBB = LOW).


Figure 9. Timing for AF when FIFO is Almost Full



NOTE:

1. CSB = LOW, W/RB = HIGH, MBB = LOW. No input enables other than RTM and RFM are needed to control retransmit mode or begin a retransmit. Other enables are shown only to relate retransmit operations to the FIFO output register.


Figure 10. Retransmit Timing Showing Minimum Retransmit Length



NOTE:


1. X is the value loaded in the almost empgy flag offset register.

Figure 11. AE Maximum Latency When Retransmit Increases the Number of Stored Words Above X.



1. tSKEW1 is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tSKEW1, then IR may transition HIGH one CLKA cycle later than shown.

Figure 12. IR Timing from the End of Retransmit Mode when One or More Write Locations are Available



- tSKEW2 is the minimum time between a rising CLKB edge and a rising CLKA edge for AF to transition HIGH in the next CLKA cycle. If the time between
 the rising CLKB edge and rising CLKA edge is less than tSKEW2, then AF may transition HIGH one CLKA cycle later than shown.
- 2. Depth is 512 for the IDT723631, 1024 for the IDT723641, and 2048 for the IDT723651.
- 3. Y is the value loaded in the almost-full flag offset register.

Figure 13. AF Timing from the End of Retransmit Mode when (Y+1) or More Write Locations are Available




Figure 14. Timing for Mail1 Register and MBF1 Flag




Figure 15. Timing for Mail2 Register and MBF2 Flag




Figure 16

CALCULATING POWER DISSIPATION

The Icc(f) current for the graph in Figure 16 was taken while simultaneously reading and writing the FIFO on the IDT723641 with CLKA and CLKB set to fS. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitance load per data-output channel and the number of IDT723631/723641/723651 inputs driven by TTL HIGH levels are known, the power dissipation can be calculated with the equation below.

With Icc(f) taken from Figure 16, the maximum power dissipation (PT) of the IDT723631/723641/723651 may be calculated by:

$$PT = VCC \times [ICC(f) + (N \times \Delta ICC \times dc)] + \sum (CL \times VCC^2 \times fc)$$

where:

N = number of inputs driven by TTL levels

 Δ ICC = increase in power supply current for each input at a TTL HIGH level

dc = duty cycle of inputs at a TTL HIGH level of 3.4


CL = output capacitance load


fo = switching frequency of an output

When no reads or writes are occurring on the IDT723631/723641/723651, the power dissipated by a single clock (CLKA or CLKB) input running at frequency fS is calculated by:

 $PT = VCC \times fs \times 0.209 \text{ mA/MHz}$

PARAMETER MEASUREMENT INFORMATION





NOTE:


1. Includes probe and jig capacitance

Figure 17. Load Circuit and Voltage Waveforms

5

3023 drw 20

ORDERING INFORMATION



CMOS SyncBiFIFO™ 256 x 18 x 2 and 512 x 18 x 2

IDT72605 IDT72615

FEATURES:

- · Two independent FIFO memories for fully bidirectional data transfers
- 256 x 18 x 2 organization (IDT 72605)
- 512 x 18 x 2 organization (IDT 72615)
- · Synchronous interface for fast (20ns) read and write cycle times
- · Each data port has an independent clock and read/write control
- · Output enable is provided on each port as a three-state control of the data bus
- Built-in bypass path for direct data transfer between two
- . Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO
- · Programmable flag offset can be set to any depth in the FIFO
- . The synchronous BiFIFO is packaged in a 64-pin TQFP (Thin Quad Flatpack), 68-pin PGA and 68-pin PLCC

DESCRIPTION:

The IDT72605 and IDT72615 are very high-speed, low-


power bidirectional First-In, First-Out (FIFO) memories, with synchronous interface for fast read and write cycle times. The SyncBiFIFO™ is a data buffer that can store or retrieve information from two sources simultaneously. Two Dual-Port FIFO memory arrays are contained in the SyncBiFIFO; one data buffer for each direction.

The SyncBiFIFO has registers on all inputs and outputs. Data is only transferred into the I/O registers on clock edges, hence the interfaces are synchronous. Each Port has its own independent clock. Data transfers to the I/O registers are gated by the enable signals. The transfer direction for each port is controlled independently by a read/write signal. Individual output enable signals control whether the SyncBiFIFO is driving the data lines of a port or whether those data lines are in a high-impedance state.

Bypass control allows data to be directly transferred from input to output register in either direction.

The SyncBiFIFO has eight flags. The flag pins are full, empty, almost-full, and almost-empty for both FIFO memories. The offset depths of the almost-full and almost-empty flags can be programmed to any location.


The SyncBiFIFO is fabricated using IDT's high-speed, submicron CMOS technology.



SyncBiFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATIONS

11		Dвз	DB4	D _{B5}	5 DB7 DB9		Vcc	DB11	DB13	GND	
10	D _{B1}	DB2	GND	DB15	DB16						
09	RS	D _{B0}								ŌĒA	DB17
80	R/WB	CLKB		PAEAB	PAFAB						
07	ОĒв	ĒΝ̄в	ĒĒA								FFAB
06	GND	ВΫРв		G68-1							Vcc
05	PAEBA	PAFBA		Pin 1 I	Ao	A1					
04	ЕFва	FFBA			oo igi ia k					ĒΝα	CSA
03	D _A 1	Dao	• *							CLKA	R/Wa
02	D _{A2}	Dаз	GND	Da6	DA8	GND	Da10	DA12	DA14	DA16	Da ₁₇
01		DA4	D _A 5	Da7	DA9	Vcc	Da11	DA13	GND	DA15	
	Α .	В	С	D	E	F	G	Н	J	К	L
					т	PGA op Viev	,			2	2704 drw 02



PIN CONFIGURATIONS GND GND BYBB BYBB COE CLKB RS DB0 DB1 PIN 1 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 DA₂ DB₃ 1 48 DA₃ 2 47 DB₄ DA₄ 3 46 **GND** DA₅ 4 45 DB₅ 5 DB₆ DA₆ 44 43 DB₇ DA7 6 DB₈ DA8 7 42 DB₉ DA₉ 8 41 PN64-1 **DB10** GND 9 40 VCC 10 39 DB11 38 DB12 DA10 11 DB13 37 DA11 12 DA12 36 DB₁₄ 13 35 GND DA₁₃ 14 DA14 34 DB15 15 33 **DB**₁₆ DA₁₅ 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 200 2704 drw 04

TQFP Top View

PIN DESCRIPTION

Symbol	Name	1/0	Description
Dao-Da17	Data A	1/0	Data inputs & outputs for the 18-bit Port A bus.
CS A	Chip Select A	1	Port A is accessed when $\overline{\text{CS}}_{A}$ is LOW. Port A is inactive if $\overline{\text{CS}}_{A}$ is HIGH.
R/W̄a	Read/Write A	ı	This pin controls the read or write direction of Port A. If R/W̄A is LOW, Data A input data is written into Port A. If R/W̄A is HIGH, Data A output data is read from Port A. In bypass mode, when R/W̄A is LOW, message is written into A→B output register. If R/W̄A is HIGH, message is read from B→A output register.
CLKA	Clock A	1	CLKA is typically a free running clock. Data is read or written into Port A on the rising edge of CLKA.
ENA	Enable A	ı	When ENA is LOW, data can be read or written to Port A. When ENA is HIGH, no data transfers occur.
ŌĒA	Output Enable A	ı	When R/Wa is HIGH, Port A is an output bus and OEA controls the high-impedance state of DA0-DA17. If OEA is HIGH, Port A is in a high-impedance state. If OEA is LOW while CSA is LOW and R/WA is HIGH, Port A is in an active (low-impedance) state.
Ao, A1, A2	Addresses	1	When $\overline{\text{CS}}\text{A}$ is asserted, Ao, A1, A2 and $\overline{\text{R/W}}\text{A}$ are used to select one of six internal resources.
DB0-DB17	Data B	I/O	Data inputs & outputs for the 18-bit Port B bus.
R/WB	Read/Write B	Ι	This pin controls the read or write direction of Port B. If R/WB is LOW, Data B input data is written into Port B. If R/WB is HIGH, Data B output data is read from Port B. In bypass mode, when R/WB is LOW, message is written into B→A output register. If R/WB is HIGH, message is read from A→B output register.
CLKB	Clock B	Ι	Clock B is typically a free running clock. Data is read or written into Port B on the rising edge of CLKs.
ENB	Enable B	1	When ENs is LOW, data can be read or written to Port B. When ENs is HIGH, no data transfers occur.
ŌĒв	Output Enable B	_	When R/WB is HIGH, Port B is an output bus and OEB controls the high-impedance state of DB0-DB17. If OEB is HIGH, Port B is in a high-impedance state. If OEB is LOW while R/WB is HIGH, Port B is in an active (low-impedance) state.
EFAB	A→B Empty Flag	0	When EFAB is LOW, the A→B FIFO is empty and further data reads from Port B are inhibited. When EFAB is HIGH, the FIFO is not empty. EFAB is synchronized to CLKB. In the bypass mode, EFAB HIGH indicates that data DA0-DA17 is available for passing through. After the data DB0-DB17 has been read, EFAB goes LOW.
РАЕав	A→B Programmable Almost-Empty Flag	0	When PAEAB is LOW, the A→B FIFO is almost empty. An almost empty FIFO contains less than or equal to the offset programmed into PAEAB Register. When PAEAB is HIGH, the A→B FIFO contains more than offset in PAEAB Register. The default offset value for PAEAB Register is 8. PAEAB is synchronized to CLKB.
РАГав	A→B Programmable Almost-Full Flag	0	When PAFAB is LOW, the A→B FIFO is almost full. An almost full FIFO contains greater than the FIFO depth minus the offset programmed into PAFAB Register. When PAFAB is HIGH, the A→B FIFO contains less than or equal to the depth minus the offset in PAFAB Register. The default offset value for PAFAB Register is 8. PAFAB is synchronized to CLKA.
FFAB	A→B Full Flag	0	When FFAB is LOW, the A→B FIFO is full and further data writes into Port A are inhibited. When FFAB is HIGH, the FIFO is not full. FFAB is synchronized to CLKA. In bypass mode, FFAB tells Port A that a message is waiting in Port B's output register. If FFAB is LOW, a bypass message is in the register. If FFAB is HIGH, Port B has read the message and another message can be written into Port A.
ЕFва	B→A Empty Flag	0	When EFBA is LOW, the B→A FIFO is empty and further data reads from Port A are inhibited. When EFBA is HIGH, the FIFO is not empty. EFBA is synchronized to CLKA. In the bypass mode, EFBA HIGH indicates that data DB0-DB17 is available for passing through. After the data DA0-DA17 has been read, EFBA goes LOW on the following cycle.
PAEBA	B→A Programmable Almost-Empty Flag	0	When PAEBA is LOW, the B→A FIFO is almost empty. An almost empty FIFO contains less than or equal to the offset programmed into PAEBA Register. When PAEBA is HIGH, the B→A FIFO contains more than offset in PAEBA Register. The default offset value for PAEBA Register is 8. PAEBA is synchronized to CLKA.
РАГва	B→A Programmable Almost-Full Flag	0	When PAFBA is LOW, the B→A FIFO is almost full. An almost full FIFO contains greater than the FIFO depth minus the offset programmed into PAFBA Register. When PAFBA is HIGH, the B→A FIFO contains less than or equal to the depth minus the offset in PAFBA Register. The default offset value for PAFBA Register is 8. PAFBA is synchronized to CLKB.

PIN DESCRIPTION (Continued)

Symbol	Name	I/O	Description
FFBA	B→A Full Flag	0	When FFBA is LOW, the B→A FIFO is full and further data writes into Port B are inhibited. When FFBA is HIGH, the FIFO is not full. FFBA is synchronized to CLKB. In bypass mode, FFBA tells Port B that a message is waiting in Port A's output register. If FFBA is LOW, a bypass message is in the register. If FFBA is HIGH, Port A has read the message and another message can be written into Port B.
BYPB	Port B Bypass Flag	0	This flag informs Port B that the Synchronous BiFIFO is in bypass mode. When BYPB is LOW, Port A has placed the FIFO into bypass mode. If BYPB is HIGH, the Synchronous BiFIFO passes data into memory. BYPB is synchronized to CLKB.
RS	Reset	T	A LOW on this pin will perform a reset of all Synchronous BiFIFO functions.
Vcc	Power		There are three +5V power pins for the PLCC and PGA packages and two for the TQFP.
GND	Ground		There are seven ground pins for the PLCC and PGA packages and four for the TQFP.

2704 tbl 02

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to Ground	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

NOTE:

2704 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit	
Vcc	Supply Voltage	4.5	5.0	5.5	V	
GND	Supply Voltage	0	0	0	٧	
VIH	Input High Voltage	2.0	_	_	V	
VIL ⁽¹⁾ Input Low Voltage			 —	0.8	V	

1. 1.5V undershoots are allowed for 10ns once per cycle.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

ĺ	Symbol	Parameter	Conditions	Max.	Unit		
	CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	pF		
	COUT ^(1,2)	Output Capacitance	VOUT = 0V	10	pF		

NOTES

2704 tbl 05

With output deselected.
 Characterized values, not currently tested.

DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V \pm 10%, TA = 0°C to +70°C)

		to			
Symbol	Parameter	Min.	Тур.	Max.	Unit
11L ⁽¹⁾	Input Leakage Current (Any Input)	-1		1	μА
loL ⁽²⁾	Output Leakage Current	-10	_	10	μА
Vон	Output Logic "1" Voltage IouT = -2mA	2.4			V
Vol	Output Logic "0" Voltage IouT = 8mA			0.4	V
Icc ⁽³⁾	Average Vcc Power Supply Current	_	- -	230	mA

NOTES:

- 1. Measurements with 0.4V ≤ VIN ≤ VCC.
- 2. \overline{OEA} , $\overline{OEB} \ge V_{IH}$; $0.4 \le V_{OUT} \le V_{CC}$.
- 3. Tested with outputs open. Testing frequency f=20MHz

Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

AC TEST CONDITIONS

Culput Load	2704 tbl 0
Output Load	See Figure 2
Output Reference Levels	1.5V
Input Timing Reference Levels	1.5V
Input Rise/Fall Times	3ns
In Pulse Levels	GND to 3.0V

D.U.T. • 680Ω 30pF*

or equivalent circuit
Figure 2. Output Load
* Includes jig and scope capacitances.

AC ELECTRICAL CHARACTERISTICS

(Commercial: $VCC = 5V\pm10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$)

		Commercial									
			5L20		5L25		5L35		5L50	1	
Symbol	Parameter	7260 Min.	5L20 Max.	7260 Min.	5L25 Max.	7260 Min.	5L35 Max.	7260 Min.	5L50 Max.	Unit	Timing Figures
fCLK	Clock frequency	- WIIII.	50	WIII.	40	WIII.	28	- IVIII 1.	20	MHz	Timing rigures
tclk	Clock cycle time	20		25	-	35		50		ns	4,5,6,7
tCLKH	Clock HIGH time	8	_	10		14		20		ns	4,5,6,7,12,13,14,15
tCLKL	Clock LOW time	8		10		14	_	20		ns	4,5,6,7,12,13,14,15
trs	Reset pulse width	20		25		35	_	50		ns	3
trss	Reset set-up time	12		15		21	_	30		ns	3
trsr	Reset recovery time	12		15		21		30		ns	3
trish	Reset to flags in intial state		27	-	28		35	_	50	ns	3
tA	Data access time	3	10	3	15	3	21	3	25	ns	5,7,8,9,10,11
tcs	Control signal set-up time ⁽¹⁾	6		6		8		10		ns	4,5,6,7,8,9,10,11,
											12, 13,14,15
tcH	Control signal hold time ⁽¹⁾	1	_	1	-	1	-	1	_	ns	4,5,6,7,10,11,12, 13, 14,15
tos	Data set-up time	6	_	6		8		10	_	ns	4,6,8,9,10,11
tDH	Data hold time	1	_	1	_	1		1	_	ns	4,6
toE	Output Enable LOW to output data valid ⁽²⁾	3	10	3	13	3	20	3	28	ns	5,7,8,9,10,11
toLZ	Output Enable LOW to data bus at Low-Z ⁽²⁾	0	_	0	_	0	_	0	_	ns	5,7,8,9,10,11
tonz	Output Enable HIGH to data bus at High-Z ⁽²⁾	3	10	3	13	3	20	3	28	ns	5,7,10,11
tFF	Clock to Full Flag time	_	10		15	_	21		30	ns	4,6,10,11
tEF	Clock to Empty Flag time	_	10	_	15	_	21	_	30	ns	5,7,8,9,10,11
tPAE	Clock to Programmable Almost Empty Flag time	_	12	_	15	_	21	_	30	ns	12,14
tpaf	Clock to Programmable Almost Full Flag time	_	12		15	_	21	_	30	ns	13,15
tskew1	Skew between CLKA & CLKB for Empty/Full Flags ⁽²⁾	10	_	12	_	17	_	20		ns	4,5,6,7,8,9,10,11
tskew2	Skew between CLKA & CLKB for Programmable Flags ⁽²⁾	17	_	19	_	25	_	34	_	ns	4, 7,12,13,14,15

NOTES:

- 1. Control signals refer to \overline{CS} A, R/WA, \overline{EN} A, A2, A1, A0, R/WB, \overline{EN} B.
- 2. Minimum values are guaranteed by design.

FUNCTIONAL DESCRIPTION

IDTs SyncBiFIFO is versatile for both multiprocessor and peripheral applications. Data can be stored or retrieved from two sources simultaneously.

The SyncBiFIFO has registers on all inputs and outputs. Data is only transferred into the I/O registers on clock edges, hence the interfaces are synchronous. Two Dual-Port FIFO memory arrays are contained in the SyncBiFIFO; one data buffer for each direction. Each port has its own independent clock. Data transfers to the I/O registers are gated by the enable signals. The transfer direction for each port is controlled independently by a read/write signal. Individual output enable signals control whether the SyncBiFIFO is driving the data lines of a port or whether those data lines are in a high-impedance state. The processor connected to Port A of the BiFIFO can send or receive messages directly to the Port B device using the 18-bit bypass path.

The SyncBiFIFO can be used in multiples of 18-bits. In a 36-to 36-bit configuration, two SyncBiFIFOs operate in parallel. Both devices are programmed simultaneously, 18 data bits to each device. This configuration can be extended to wider bus widths (54- to 54-bits, 72- to 72-bits, etc.) by adding more SyncBiFIFOs to the configuration. Figure 1 shows multiple SyncBiFIFOs configured for multiprocessor communication.

The microprocessor or microcontroller connected to Port A controls all operations of the SyncBiFIFO. Thus, all Port A interface pins are inputs driven by the controlling processor. Port B interfaces with a second processor. The Port B control pins are inputs driven by the second processor.

RESET

Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state with $\overline{CS}A$, $\overline{EN}A$ and $\overline{EN}B$ HIGH. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The A \rightarrow B and B \rightarrow A FIFO Empty Flags ($\overline{EF}AB$, $\overline{EF}BA$) and Programmable Almost Empty Flags ($\overline{PAE}AB$, $\overline{PAE}BA$) will be set to LOW after tRSF. The A \rightarrow B and B \rightarrow A FIFO Full Flags ($\overline{FF}AB$, $\overline{FF}BA$) and Programmable Almost Full Flags ($\overline{PAF}AB$, $\overline{PAF}BA$) will be set to HIGH after tRSF. After the reset, the offsets of the Almost-Empty Flags and Almost-Full Flags for the A \rightarrow B and B \rightarrow A FIFO offset default to 8.


PORT A INTERFACE

The SyncBiFIFO is straightforward to use in micro-processor-based systems because each port has a standard microprocessor control set. Port A interfaces with microprocessor through the three address pins (A2-A0) and a Chip Select $\overline{\text{CSA}}$ pins. When $\overline{\text{CSA}}$ is asserted, A2,A1,A0 and $\overline{\text{R/WA}}$ are used to select one of six internal resources (Table 1).

With A2=0 and A1=0, A0 determines whether data can be read out of output register or be written into the FIFO (A0=0), or the data can pass through the FIFO through the bypass path (A0=1).

With A2=1, four programmable flags (two A \rightarrow B FIFO programmable flags and two B \rightarrow A FIFO programmable flags) can be selected: the A \rightarrow B FIFO Almost-Empty Flag Offset (A1=0, A0=0), A \rightarrow B FIFO Almost-Full Flag Offset (A1=0, A0=1), B \rightarrow A FIFO Almost-Empty Flag Offset (A1=1, A0=0), B \rightarrow A FIFO Almost-Full Flag Offset (A1=1, A0=1).

Port A is disabled when CSA is deasserted and data A is in high-impedance state.



- 1. Upper SyncBiFIFO only is used in 18- to 18-bit configuration.
- 2. Control A Consists of R/WA, ENA, OEA, CSA, A2, A1, A0. Control B consists of R/WB, ENB, OEB.

Figure 1. 36- to 36-bit Processor Interface Configuration.

<u>CS</u> A	R/WA	ENA	ŌĒA	Data A I/O	Port A Operation
0	0	0	0		Data A is written on CLKA ≠. This write cycle immediately following low-impedance cycle is prohibited. Note that even though OEA = 0, a LOW logic level on R/WA, once qualified by a rising edge on CLKA, will put Data A into a high-impedance state.
0	0	0	1	I	Data A is written on CLKA ≠
0	0	1	Х	T	Data A is ignored
0	1	0	0	0	Data is read ⁽¹⁾ from RAM array to output register on CLKA ≠, Data A is low-impedance
0	1	0	1	0	Data is read ⁽¹⁾ from RAM array to output register on CLKA ≠, Data A is high-impedance
0	1	1	0	0	Output register does not change(2), Data A is low-impedance
0	1	1	1	0	Output register does not change(2), Data A is high-impedance
1	0	Х	Х	1	Data A is ignored ⁽³⁾
1	1	Х	Х	0	Data A is high-impedance ⁽³⁾

2704 tbl 09

- When A2A1A0 = 000, the next B→A FIFO value is read out of the output register and the read pointer advances. If A2A1A0 = 001, the bypass path is selected and bypass data from the Port B input register is read from the Port A output register. If A2A1A00 = 1XX, a flag offset register is selected and its offset is read out through Port A output register.
- 2. Regardless of the condition of A2A1A0, the data in the Port A output register does not change and the B-A read pointer does not advance.
- 3. If CSA# is HIGH, then BYPB is HIGH. No bypass occur under this condition.

Table 1. Port A Operation Control Signals

BYPASS PATH

The bypass paths provide direct communication between Port A and Port B. There are two full 18-bit bypass paths, one in each direction. During a bypass operation, data is passed directly between the input and output registers, and the FIFO memory is undisturbed.

Port A initiates and terminates all bypass operations. The bypass flag, \overline{BYPB} , is asserted to inform Port B that a bypass operation is beginning. The bypass flag state is controlled by the Port A controls, although the \overline{BYPB} signal is synchronized to \overline{CLKB} . So, \overline{BYPB} is asserted on the next rising edge of \overline{CLKB} when A2A1A0=001and CSA is LOW. When Port A returns to normal FIFO mode (A2A1A0=000 or CSA is HIGH), \overline{BYPB} is deasserted on the next \overline{CLKB} rising edge.

Once the SyncBiFIFO is in bypass mode, all data transfers are controlled by the standard Port A (R/WA, CLKA, ENA, OEA) and Port B (R/WB, CLKB, ENB, OEB) interface pins. Each bypass path can be considered as a one word deep FIFO. Data is held in each input register until it is read. Since the controls of each port operate independently, Port A can be reading bypass data at the same time Port B is reading bypass data

When R√Wa and ENa is LOW, data on pins Dao-Da17 is written into Port A input register. Following the rising edge of CLKa for this write, the A→B Full Flag (FFAB) goes LOW. Subsequent writes into Port A are blocked by internal logic until FFAB goes HIGH again. On the next CLKB rising edge, the A→B Empty Flag (EFAB) goes HIGH indicating to Port B that data is available. Once R√WB is HIGH and ENB is LOW,

data is read into the Port B output register. $\overline{OE}B$ still controls whether Port B is in a high-impedance state. When $\overline{OE}B$ is LOW, the output register data appears at DB0-DB17. $\overline{EF}AB$ goes LOW following the $\overline{CLK}B$ rising edge for this read. FFAB goes HIGH on the next $\overline{CLK}A$ rising edge, letting Port A know that another word can be written through the bypass path.

Bypass data transfers from Port B to Port A work in a similar manner with EFBA and FFBA indicating the Port A output register state.

When the Port A address changes from bypass mode (A2A1A0=001) to FIFO mode (A2A1A0=000) on the rising edge of CLKA, the data held in the Port B output register may be overwritten. Unless Port A monitors the BYPs pin and waits for Port B to clock out the last bypass word, data from the A→B FIFO will overwrite data in the Port B output register. BYPs will go HIGH on the rising edge of CLKs signifying that Port B has finished its last bypass operation. Port B must read any bypass data in the output register on this last CLKs clock or it is lost and the SyncBiFIFO returns to FIFO operations. It is especially important to monitor BYPs when CLKs is much slower than CLKA to avoid this condition. BYPs will also go HIGH after CSA is brought HIGH; in this manner the Port B bypass data may also be lost.

Since the Port A processor controls $\overline{CS}A$ and the bypass mode, this scenario can be handled for $B \rightarrow A$ bypass data. The Port A processor must be set up to read the last bypass word before leaving bypass mode.

CSA	A2	A ₁	Ao	Read	Write					
0	0	0	0	B→A FIFO A→B FIFO						
0	0	0	1	18-bit Bypass Path						
0	1	0	0	A→B FIFO Almost-Empty Flag Offset						
0	1	0	1	A→B FIFO Almost-Full Flag Offset						
0	1	1	0	B→A FIFO Almost-Empty Flag Offset						
0	1	1	1	B→A FIFO Almost-Full Flag Offset						
1	Х	Х	Х	Port A Disabled						

2704 tbl 10

Table 2. Accessing Port A Resources Using CSA, A2, A1, and A0.

PORT A CONTROL SIGNALS

The Port A control signals pins dictate the various operations shown in Table 2. Port A is accessed when \overline{CS} A is LOW, and is inactive if \overline{CS} A is HIGH. R/ \overline{WA} A and \overline{EN} A lines determine when Data A can be written or read. If R/ \overline{WA} A and \overline{EN} A are LOW, data is written into input register on the LOW-to-HIGH transition of \overline{CLKA} . If R/ \overline{WA} A is HIGH and \overline{OE} A is LOW, data comes out of bus and is read from output register into three-state buffer. Refer to pin descriptions for more information.

PROGRAMMABLE FLAGS

The IDT SyncBiFIFO has eight flags: four flags for A→B FIFO (EFAB, PAEAB, PAFAB, FFAB), and four flags for B→A FIFO (EFBA, PAEBA, PAFBA, FFBA). The Empty and Full flags are fixed, while the Almost Empty and Almost Full offsets can be set to any depth through the Flag Offset Registers (see Table 3). The flags are asserted at the depths shown in the Flag Truth Table (Table 4). After reset, the programmable flag offsets are set to 8. This means the Almost Empty flags are asserted at Empty +8 words deep, and the Almost Full flags are asserted at Full -8 words deep.

The PAEAB is synchronized to CLKB, while PAEAB is synchronized to CLKA; and PAEBA is synchronized to CLKA, while PAEBA is synchronized to CLKA, while PAEBA is synchronized to CLKB. If the minimum time (tskEw2) between a rising CLKB and a rising CLKA is met, the flag will change state on the current clock; otherwise, the flag may not change state until the next clock rising edge. For the specific flag timings, refer to Figures 12-15.

PORT B CONTROL SIGNALS

The Port B control signal pins dictate the various operations shown in Table 5. Port B is independent of \overline{CSA} . R/WB and \overline{ENB} lines determine when Data can be written or read in Port B. If R/WB and \overline{ENB} are LOW, data is written into input register, and on LOW-to-HIGH transition of \overline{CLKB} data is written into

	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PAEAB Register	Х	X	Х	X	Х	Х	Х	Х	Х		A→B FIFO Almost-Empty Flag Offset							
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PAFAB Register	Х	X	Х	X	X	Х	Х	Х	Х	X A→B FIFO Almost-Full Flag Offset								
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PAEBA Register	Х	X	Х	Х	Х	Х	Х	Х	Х		B→	A FIF	O Alm	ost-Er	npty F	lag O	ffset	
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PAFBA Register	Х	X	X	X	X	X	X	Х	X		B-	→A FI	FO AI	most-F	ull Fla	ag Off	set	
																	2	704 tbl 11

NOTE

Bit 8 must be set to 0 for the IDT72605 (256 x 18) Synchronous BiFIFO.

Table 3. Flag Offset Register Format.

Number of Words in FIFO					
From	То	ĒF	PAE	PAF	F
0	0	LOW	LOW	HIGH	HIGH
1	n	HIGH	LOW	HIGH	HIGH
n+1	D-(m+1)	HIGH	HIGH	HIGH	HIGH
D-m	D-1	HIGH	HIGH	LOW	HIGH
D	D	HIGH	HIGH	LOW	LOW

NOTES:

n = Programmable Empty Offset (PAEAB Register or PAEBA Register)

m = Programmable Full Offset (PAFAB Register or PAFBA Register)

D = FIFO Depth (IDT72605 = 256 words, IDT72615= 512 words)

Table 4. Internal Flag Truth Table.

input register and the FIFO memory. If R/ \overline{W} B is HIGH and \overline{OE} B is LOW, data comes out of bus and is read from output register into three-state buffer. In bypass mode, if R/ \overline{W} B is LOW, bypass messages are transferred into B \rightarrow A output register. If R/ \overline{W} A is HIGH, bypass messages are transferred into A \rightarrow B output register. Refer to pin descriptions for more information.

R/WB	ENB	ŌĒs	Data B I/O	Port B Operation	
0	0	0	1	Data B is written on CLKB 1. This write cycle immediately following output low impedance cycle is prohibited. Note that even though $\overline{\text{OE}}_B = 0$, a LOW logic let R/WB, once qualified by a rising edge on CLKB, will put Data B into a high-impestate.	
0	0	1	1	Data B is written on CLKB ↑.	
0	1	Х	. 1	Data B is ignored	
1	0	0	0	Data is read ⁽¹⁾ from RAM array to output register on CLKB ≠, Data B is LOW impedance	
1	0	1	0	Data is read ⁽¹⁾ from RAM array to output register on CLKB ≠, Data B is HIGH impedance	
1	1	0	0	Output register does not change ⁽²⁾ , Data B is low-impedance	
1	1	1	0	Output register does not change ⁽²⁾ , Data B is high-impedance	

NOTES:

- 1. When A₂A₁A₀ = 000 or 1XX, the next A→B FIFO value is read out of the output register and the read pointer advances. If A₂A₁A₀ = 001, the bypass path is selected and bypass data is read from the Port B output register.
- 2. Regardless of the condition of A₂A₁A₀, the data in the Port B output register does not change and the A→B read pointer does not advance.

Table 5. Port B Operation Control Signals.




Figure 3. Reset Timing

2704 drw 07




Figure 4. Port A (A→B) Write Timing




Figure 5. Port A (B→A) Read Timing




Figure 6. Port B (B→A) Write Timing





Figure 7. Port B (A→B) Read Timing




2704 drw 12

NOTE:


When tskew₁ ≥ minimum specification, tFRL(Max.) = tCLK + tskew₁
 tskew₁ < minimum specification, tFRL(Max.) = 2tCLK + tskew₁ or tCLK + tskew₁
 The Latency Timing applies only at the Empty Boundary (EF = LOW).

Figure 8. A \rightarrow B First Data Word Latency after Reset for Simultaneous Read and Write




 When tskEw1 ≥ minimum specification, tFRL(Max.) = tCLK + tskEw1 tskEw1 < minimum specification, tFRL(Max.) = 2tCLK + tskEw1 The Latency Timing apply only at the Empty Boundary (EF = LOW).

Figure 9. B→A First Data Word Latency after Reset for Simultaneous Read and Write




- 1. When CSa is brought HIGH, A→B Bypass mode will switch to FIFO mode on the following CLKa LOW-to-HIGH transition.
- 2. After the bypass operation is completed, the BYPs goes from LOW-to-HIGH; this will reset all bypass flags. The bypass path becomes available for the next bypass operation.
- 3. When A-side changed from bypass mode into FIFO mode, B-side only has one cycle to read the bypass data. On the next cycle, B-side will be forced back to FIFO mode.

Figure 10. A→B Bypass Timing




- 1. When CSa is brought HiGH, A→B Bypass mode will switch to FIFO mode on the following CLKa going LOW-to-HiGH.
- 2. After the bypass operation is completed, the BYPs goes from LOW-to-HIGH; this will reset all bypass flags. The bypass path becomes available for the next bypass operation.
- 3. When A-side changed from bypass mode into FIFO mode, B-side only has one cycle to read the bypass data. On the next cycle, B-side will be forced back to FIFO mode.

Figure 11. B→A Bypass Timing




- 1. tskewz the minimum time between a rising CLKa edge and a rising CLKa edge for PAEAB to change during that clock cycle. If the time between the rising edge of CLKa and the rising edge of CLKa is less than tskew, then PAEAB may not go HIGH until the next CLKB rising edge.
- 2. If a read is performed on this rising edge of the read clock, there will be Empty + (n + 1) words in the FIFO when PAE goes LOW.

Figure 12. $A \rightarrow B$ Programmable Almost-Empty Flag Timing



- 1. tskewz is the minimum time between a rising CLKa edge and a rising CLKa edge for PAFAB to change during that clock cycle. If the time between the rising edge of CLKB and the rising edge of CLKa is less than tskewz, then PAFAB may not go HIGH until the next CLKa rising edge.
- 2. If a write is performed on this rising edge of the write clock, there will be Full (m + 1) words in the FIFO when PAF goes LOW.

Figure 13. A→B Programmable Almost-Full Flag Timing



- 1. tskewz is the minimum time between a rising CLKa edge and a rising CLKa edge for PAEBA to change during that clock cycle. If the time between the rising edge of CLKa and the rising edge of CLKa is less than tskewz, then PAEBA may not go HIGH until the next CLKa rising edge.
- 2. If a read is performed on this rising edge of the read clock, there will be Empty + (n 1) words in the FIFO when PAE goes LOW.





Figure 14. B→A Programmable Almost-Empty Flag Timing

- 1. tskew2 is the minimum time between a rising CLKs edge and a rising CLKs edge for PAFBA to change during that clock cycle. If the time between the rising edge of CLKs and the rising edge of CLKs is less than tskew2, then PAFBA may not go HIGH until the next CLKs rising edge.
- 2. If a write is performed on this rising edge of the write clock, there will be Full (m + 1) words in the FIFO when PAF goes LOW.

Figure 15. B→A Programmable Almost-Full Flag Timing

5

ORDERING INFORMATION



2704 drw 20



BiCMOS SyncBiFIFOTM 64 x 36 x 2

IDT723612

FEATURES:


- · Free-running CLKA and CLKB can be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted)
- Two independent clocked FIFOs (64 x 36 storage capacity each) buffering data in opposite directions
- Mailbox bypass Register for each FIFO
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor interface control logic
- EFA, FFA, AEA, and AFA flags synchronized by CLKA EFB, FFB, AEB, and AFB flags synchronized by CLKB
- Passive parity checking on each port

- Parity generation can be selected for each port
- Low-power advanced BiCMOS technology
- Supports clock frequencies up to 67 MHz
- Fast access times of 10ns
- · Available in 132-pin plastic quad flat package (PQF) or space-saving 120-pin thin guad flat package (TQFP)

DESCRIPTION:

The IDT723612 is a monolithic high-speed, low-power BiCMOS bi-directional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 10ns. Two independent 64 x 36 dual-port SRAM FIFOs

FUNCTIONAL BLOCK DIAGRAM



3041 drw 01

5

on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost-full and almost-empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices can be used in parallel to create wider data paths.


The IDT723612 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through

a port are gated to the LOW-to-HIGH transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The full flag (FFA, FFB) and almost-full (ĀFA, ĀFB) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The empty flag (ĒFA, ĒFB) and almost-empty (ĀEA, ĀEB) flag of a FIFO are two stage synchronized to the port clock that reads data from its array.

The IDT723612 is characterized for operation from 0° C to 70° C.

PIN CONFIGURATIONS




3012 drw 02

PQF PACKAGE TOP VIEW

Note:

- NC No internal connection
- 2. Uses Yamaichi socket IC51-1324-828

PIN CONFIGURATIONS (CONT.)



TQFP TOP VIEW

Note:

1. NC - No internal connection

PIN DESCRIPTION

Symbol	Name	I/O	Description
A0-A35	Port-A Data	I/O	36-bit bidirectional data port for side A.
ĀĒĀ	Almost-Empty Flag	O (Port A)	Programmable almost-empty flag synchronized to CLKA. It is LOW when the number of words in the FIFO2 is less than or equal to the value in the offset register, X.
AEB	Port-B Almost-Empty Flag	O (PortB)	Programmable almost-full flag synchronized to CLKB. It is LOW when the number of words in FIFO1 is less than or equal to the value in the offset register, X.
ĀFĀ	Port-A Almost-Full Flag	O (Port A)	Programmable almost-full flag synchronized to CLKA. It is LOW when the number of empty locations in FIFO1 is less than or equal to the value in the offset register, X.
ĀFB	Port-B Almost-Empty Flag	O (Port B)	Programmable almost-full flag synchronized to CLKB. It is LOW when the number of empty locations in FIFO2 is less than or equal to the value in the offset register, X.
B0-B35	Port-B Data.		36-bit bidirectional data port for side B.
CLKA	Port-A Clock	1	CLKA is a continuous clock that synchronizes all data transfers through port- A and can be aynchronous or coincident to CLKB. EFA, FFA, AFA, and AEA are synchronized to the LOW-to-HIGH transition of CLKA.
CLKB	Port-B Clock	1	CLKB is a continuous clock that synchronizes all data transfers through port- B and can be asynchronous or coincident to CLKA. EFB, FFB, AFB, and AEB are synchronized to the LOW-to-HIGH transition of CLKB.
CSA	Port-A Chip Select	I	CSA must be LOW to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A. The A0-A35 outputs are in the high-impedance state when CSA is HIGH.
CSB	Port-B Chip Select	1	B must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B. The B0-B35 outputs are in the high-impedance state when CSB is HIGH.
EFA	Port-A Empty Flag	O (Port A)	EFA is synchronized to the LOW-to-HIGH transition of CLKA. When EFA is LOW, FIFO2 is empty, and reads from its memory are disabled. Data can be read from FIFO2 to the output register when EFA is HIGH. EFA is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKA after data is loaded into empty FIFO2 memory.
EFB	Port-B Empty Flag	O (Port B)	EFB is synchronized to the LOW-to-HIGH transition of CLKB. When EFB is LOW, the FIFO1 is empty, and reads from its memory are disabled. Data can be read from FIFO1 to the output register when EFB is HIGH. EFB is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKB after data is loaded into empty FIFO1 memory.
ENA	Port-A Enable	l 	ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A.
ENB	Port-B Enable	I	ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B.
FFA	Port-A Full Flag	O (Port A)	FFA is synchronized to the LOW-to-HIGH transition of CLKA. When FFA is LOW, FIFO1 is full, and writes to its memory are disabled. FFA is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKA after reset.
FFB	Port-B Full Flag	O (Port B)	FFB is synchronized to the LOW-to-HIGH transition of CLKB. When FFB is LOW, FIFO2 is full, and writes to its memory are disabled. FFB is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKB after reset.
FS1, FS0	Flag-Offset Selects	I	The LOW-to-HIGH transition of RST latches the values of FS0 and FS1, which selects one of four preset values for the almost-full flag and almost-empty flag.
МВА	Port-A Mailbox Select	1	A HIGH level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, a HIGH level on MBA selects data from the mail2 register for output, and a LOW level selects FIFO2 output register data for output.

PIN DESCRIPTION (CONTINUED)

SYMBOL	NAME	I/O	DESCRIPTION
МВВ	Port-B Mailbox Select	I	A HIGH level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a HIGH level on MBB selects data from the mail1 register for output, and a LOW level selects FIFO1 output register data for output.
MBF1	Mail1 Register Flag	0	MBF1 is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is set LOW. MBF1 is set HIGH by a LOW-to-HIGH transition of CLKB when a port-B read is selected and MBB is HIGH. MBF1 is set HIGH when the device is reset.
MBF2	Mail2 Register Flag	0	MBF2 is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is set LOW. MBF2 is set HIGH by a LOW-to-HIGH transition of CLKA when a port-A read is selected and MBA is HIGH. MBF2 is set HIGH when the device is reset.
ODD/ EVEN	Odd/Even Parity Select		Odd parity is checked on each <u>port</u> when ODD/EVEN is HIGH, and even parity is checked when ODD/EVEN is LOW. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation.
PEFA	Port-A Parity Error Flag	O (Port A)	When any byte applied to terminals A0-A35 fails parity, PEFA is LOW. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. The parity trees used to check the A0-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is setup by having W/RA LOW, MBA HIGH, and PGA HIGH, the PEFA flag is forcedHIGH regardless of the A0-A35 inputs.
PEFB	Port-B Parity Error Flag	O (Port B)	When any byte applied to terminals B0-B35 fails parity, PEFB is LOW. Bytes are organized as B0-B8, B9-B17, B18-B26, B27-B35 with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. The parity trees used to check the B0-B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB. Therefore, if a mail1 read with parity generation is setup by having W/RB LOW, MBB HIGH, and PGB HIGH, the PEFB flag is forced HIGH regardless of the state of the B0-B35 inputs.
PGA	Port-A Parity	-	Parity is generated for data reads from port A when PGA is HIGH. Generation The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte.
PGB	Port-B Parity Generation	_	Parity is generated for data reads from port B when PGB s HIGH. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35. The generated parity bits are output in the most significant bit of each byte.
RST	Reset	l	To reset the device, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while RST is LOW. This sets the AFA, AFB, MBF1, and MBF2 flags HIGH and the EFA, EFB, AEA, AEB, FFA, and FFB flags LOW. The LOW-to-HIGH transition of RST latches the status of the FS1 and FS0 inouts to select almost-full and almost-empty flag offset.
W/RA	Port-A Write/Read Select	1	A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The A0-A35 outputs are in the high-impedance state when W/RA is HIGH.
W/RB	Port-B Write/Read Select	l	A HIGH selects a write operation and a LOW selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The B0-B35 outputs are in the high-impedance state when W/RB is HIGH.

ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)(2)

Symbol	Rating	Commercial	Unit
Vcc	Supply Voltage Range	-0.5 to 7	V
VI ⁽²⁾	Input Voltage Range	-0.5 to Vcc+0.5	V
Vo ⁽²⁾	Output Voltage Range	-0.5 to Vcc+0.5	٧
lık	Input Clamp Current, (VI < 0 or VI > VCC)	±20	mA
Іок	Output Clamp Current, (Vo < 0 or Vo > Vcc)	±50	mA
lout	Continuous Output Current, (Vo = 0 to Vcc)	±50	mA
Icc	Continuous Current Through Vcc or GND	±500	mA
TA	Operating Free Air Temperature Range	0 to 70	°C
Тѕтс	Storage Temperature Range	-65 to 150	°C

Notes:

- Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
 These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Max.	Unit
VCC	Supply Voltage	4.5	5.5	٧
VIH	HIGH Level Input Voltage	2		٧
VIL	LOW-Level Input Voltage	-	0.8	٧
IOH	HIGH-Level Output Current		-4	mA
IOL	LOW-Level Output Current	_	8	mA
TA	Operating Free-air Temperature	0	70	°C

ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

Parameter		Test Condition	Test Conditions					Unit
Vон	Vcc = 4.5V,	IOH = -4 mA			2.4			٧
Vol	Vcc = 4.5 V,	IoL = 8 mA					0.5	٧
lli	Vcc = 5.5 V,	VI = VCC or 0					±50	μΑ
llo	Vcc = 5.5 V,	Vo = Vcc or 0	Vo = Vcc or 0				±50	μΑ
Icc				Outputs HIGH			60	mA
	Vcc = 5.5 V,	Io = 0 mA,	VI = VCC or GND	Outputs LOW			130	mA
				Outputs Disabled			60	mA
CIN	VI = 0,	f = 1 MHz				4		pF
Соит	Vo = 0,	f = 1 MHZ				8		pF

Note:

1. All typical values are at Vcc = 5 V, TA = 25°C.

DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE

		IDT723	612L15	IDT723	612L20	IDT723		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Frequency, CLKA or CLKB	_	66.7	_	50	-	33.4	MHz
tclk	Clock Cycle Time, CLKA or CLKB	15	_	20	-	30	_	ns
tclkh	Pulse Duration, CLKA and CLKB HIGH	6	_	8	_	12	-	ns
tCLKL	Pulse Duration, CLKA and CLKB LOW	6	_	8	-	12	_	ns
tDS	Setup Time, A0-A35 before CLKA [↑] and B0-B35 before CLKB [↑]	4	_	5	_	6	_	ns
tENS1	Setup Time, CSA, W/RA before CLKA↑; CSB, W/RB before CLKB↑	6	-	6	-	7	_	ns
tENS2	Setup Time, ENA, before CLKA1; ENB before CLKB1	4	-	5	_	6	_	ns
tENS3	Setup Time, MBA before CLKA1: MBB before CLKB1	4	-	5	_	6	-	ns
tpgs	Setup Time, ODD/EVEN and PGA before CLKA1; ODD/EVEN and PGB before CLKB1(1)	4	-	5	-	6	-	ns
trsts	Setup Time, RST LOW before CLKA1 or CLKB1(2)	5	-	6	-	7	-	ns
trss	Setup Time, FS0/FS1 before RST HIGH	5	-	6	-	7		ns
tDH	Hold Time, A0-A35 after CLKA↑ and B0-B35 after CLKB↑	2.5	_	2.5	-	2.5	-	ns
tENH1	Hold Time, CSA W/RA after CLKA1; CSB, W/RB after CLKB1	2	-	2	-	2	-	ns
tENH2	Hold Time, ENA, after CLKA↑; ENB after CLKB↑	2.5	_	2.5	-	2.5	_	ns
tENH3	Hold Time, MBA after CLKA↑; MBB after CLKB↑	1	-	1	-	1	-	ns
tpgH	Hold Time, ODD/EVEN and PGA after CLKA1; ODD/EVEN and PGB after CLKB1(1)	1	-	1	-	1	-	ns
trsth	Hold Time, RST LOW after CLKA↑ or CLKB↑(2)	5	-	6	-	7	-	ns
tFSH	Hold Time, FS0 and FS1 after RST HIGH	4	_	4	_	4	_	ns
tskew1(3)	Skew Time, between CLKA1 and CLKB1 for EFA, EFB, FFA, and FFB	8	_	8	-	10	-	ns
tSKEW2 ⁽³⁾	Skew Time, between CLKAT and CLKBT For AEA, AEB, AFA, and AFB	9	_	16	-	20	-	ns

Notes:

- 1. Only applies for a clock edge that does a FIFO read.
- 2. Requirement to count the clock edge as one of at least four needed to reset a FIFO.
- Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, CL = 30pF

		IDT723	612L15	IDT723612L20		IDT723		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tA	Access Time, CLKA [↑] to A0-A35 and CLKB [↑] to B0-B35	2	10	2	12	2	15	ns
twff	Propagation Delay Time, CLKA↑ to FFA and CLKB↑ to FFB	2	10	2	12	2	15	ns
tREF	Propagation Delay Time, CLKA [↑] to EFA and and CLKB [↑] to EFB	2	10	2	12	2	15	ns
tPAE	Propagation Delay Time, CLKA↑ to ĀEĀ and CLKB↑ to ĀEĀ	2	10	2	12	2	15	ns
tPAF	Propagation Delay Time, CLKA \uparrow to $\overline{\text{AFA}}$ and CLKB \uparrow to $\overline{\text{AFB}}$	2	10	2	12	2	15	ns
tpmf	Propagation Delay Time, CLKA [↑] to MBF1 LOW or MBF2 HIGH and CLKB [↑] to MBF2 LOW or MBF1 HIGH	1	9	1	12	1	15	ns
tPMR	Propagation Delay Time, CLKA \uparrow to B0-B35 ⁽¹⁾ and CLKB \uparrow to A0-A35 ⁽²⁾	3	11	3	13	3	15	ns
tMDV	Propagation Delay Time, MBA to A0-A35 valid and MBB to B0-B35 valid	1	11	1	11.5	1	12	ns
tPDPE	Propagation Delay Time, A0-A35 valid to PEFA valid; B0-B35 valid to PEFB valid	3	10	3	11	3	13	ns
tPOPE	Propagation Delay Time, ODD/EVEN to PEFA and PEFB	3	11	3	12	3	14	ns
tPOPB ⁽³⁾	Propagation Delay Time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35)	2	11	2	12	2	14	ns
tPEPE	Propagation Delay Time, W/RA, CSA, ENA, MBA or PGA to PEFA; W/RB, CSB, ENB. MBB, PGB to PEFB	1	11	1	12	1	14	ns
tPEPB ⁽³⁾	Propagation Delay Time, W/RA, CSA, ENA, MBA or PGA to parity bits (A8, A17, A26, A35); W/RB, CSB, ENB. MBB or PGB to parity bits (B8, B17, B26, B35)	3	12	3	13	3	14	ns
trsf	Propagation Delay Time, RST to (AEA, AEB) LOW and (AFA, AFB, MBF1, MBF2) HIGH	1	15	1	20	1	30	ns
ten	Enable Time, CSA and W/RA LOW to A0-A35 active and CSB LOW and W/RB HIGH to B0-B35 active	2	10	2	12	2	14	ns
tDIS	Disable Time, CSA or W/RA HIGH to A0-A35 at high impedance and CSB HIGH or W/RB LOW to B0-B35 at high impedance	1	8	1	9	1	11	ns

Notes:

- 1. Writing data to the mail1 register when the B0-B35 outputs are active and MBB is HIGH.
- 2. Writing data to the mail2 register when the A0-A35 outputs are active and MBA is HIGH.
- 3. Only applies when reading data from a mail register.

SIGNAL DESCRIPTIONS

RESET

The IDT723612 is reset by taking the reset (RST) input LOW for at least four port-A clock (CLKA) and four port-B clock (CLKB) LOW-to-HIGH transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the full flags (FFA, FFB) LOW, the empty flags (EFA, EFB) LOW, the almost-empty flags (AEA, AEB) LOW and the almost-full flags (AFA, AFB) HIGH. A reset also forces the mailbox flags (MBF1, MBF2) HIGH. After a reset, FFA is set HIGH after two LOW-to-HIGH transitions of CLKA and FFB is set HIGH after two LOW-to-HIGH transitions of CLKB. The device must be reset after power up before data is written to its memory.

FS1	FS0	RST	ALMOST-FULL AND ALMOST-EMPTY FLAG OFFSET REGISTER (X)
Н	Ι	↑	16
H	L	↑	12
L	Н	↑	8
L	L	1	4

Table 1. Flag Programming

A LOW-to-HIGH transition on the \overline{RST} input loads the almost-full and almost-empty registers (X) with the values selected by the flag-select (FS0, FS1) inputs. The values that can be loaded into the registers are shown in Table 1.

FIFO WRITE/READ OPERATION

The state of port-A data A0-A35 outputs is controlled by the port-A chip select ($\overline{\text{CSA}}$) and the port-A write/read select ($\overline{\text{W/RA}}$). The A0-A35 outputs are in the high-impedance state when either $\overline{\text{CSA}}$ or $\overline{\text{W/RA}}$ is HIGH. The A0-A35 outputs are active when both $\overline{\text{CSA}}$ and $\overline{\text{W/RA}}$ are LOW.

Data is loaded into FIFO1 from the A0-A35 inputs on a LOW-to-HIGH transition of CLKA when CSA is LOW, W/RA is HIGH, ENA is HIGH, MBA is LOW, and FFA is HIGH. Data is read from FIFO2 to the A0-A35 outputs by a LOW-to-HIGH transition of CLKA when CSA is LOW, W/RA is LOW, ENA is HIGH, MBA is LOW, and EFA is HIGH (see Table 2).

The port-B control signals are identical to those of port A. The state of the port-B data (B0-B35) outputs is controlled by the port-B chip select (\overline{CSB}) and the port-B write/read select ($\overline{W/RB}$). The B0-B35 outputs are in the high-impedance state when either \overline{CSB} or $\overline{W/RB}$ is HIGH. The B0-B35 outputs are active when both \overline{CSB} and $\overline{W/RB}$ are LOW.

Data is loaded into FIFO2 from the B0-B35 inputs on a LOW-to-HIGH transition of CLKB when CSB is LOW, W/RB is HIGH, ENB is HIGH, MBB is LOW, and FFB is HIGH. Data is read from FIFO1 to the B0-B35 outputs by a LOW-to-HIGH

CSA	W/RA	ENA	MBA	CLKA	A0-A35 Outputs	Port Functions
Н	X	Х	Х	Х	In High-Impedance State	None
L	Н	L	Х	Х	In High-Impedance State	None
L	Н	Н	L	1	In High-Impedance State	FIFO1 Write
L	Н	Н	Н	1	In High-Impedance State	Mail1 Write
L	L	L	L	Х	Active, FIFO2 Output Register	None
L	L	Н	L	1	Active, FIFO2 Output Register	FIFO2 Read
L	L	L	Н	Х	Active, Mail2 Register	None
L	L	Н	Н	1	Active, Mail2 Register	Mail2 Read (Set MBF2 HIGH)

Table 2. Port-A Enable Function Table

CSB	W/RB	ENB	MBB	CLKB	B0-B35 Outputs	Port Functions
Н	Х	Х	Х	Х	In High-Impedance State	None
L	Н	L	Х	Х	In High-Impedance State	None
L	Н	Н	L	1	In High-Impedance State	FIFO2 Write
L	Н	Н	Н	1	In High-Impedance State	Mail2 Write
L	L	L	L	X	Active, FIFO1 Output Register	None
L	L	Н	L	1	Active, FIFO1 Output Register	FIFO1 read
L	L	L	Н	Х	Active, Mail1 Register	None
L	L	Н	Н	1	Active, Mail1 Register	Mail1 Read (Set MBF1 HIGH)

Table 3. Port-B Enable Function Table

transition of CLKB when $\overline{\text{CSB}}$ is LOW, W/ $\overline{\text{RB}}$ is LOW, ENB is HIGH, MBB is LOW, and $\overline{\text{EFB}}$ is HIGH (see Table 3).

The setup and hold time constraints to the port clocks for the port chip selects ($\overline{\text{CSA}}$, $\overline{\text{CSB}}$) and write/read selects ($W/\overline{\text{RA}}$, $W/\overline{\text{RB}}$) are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port chip select and write/read select may change states during the setup and hold time window of the cycle.

SYNCHRONIZED FIFO FLAGS

Each FIFO is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another. FFA, AEA, FFA, and AFA are synchronized by CLKA. FFB, AEB, FFB, and AFB are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

EMPTY FLAGS (EFA, EFB)

The empty flag of a FIFO is synchronized to the port clock that reads data from its array. When the empty flag is HIGH, new data can be read to the FIFO output register. When the empty flag is LOW, the FIFO is empty and attempted FIFO reads are ignored.

The read pointer of a FIFO is incremented each time a new word is clocked to the output register. The state machine that controls an empty flag monitors a write-pointer and readpointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. A word written to a FIFO can be read to the FIFO output register in a minimum of three cycles of the empty flag synchronizing clock. Therefore, an empty flag is LOW if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The empty flag of the FIFO is set HIGH by the second LOW-to-HIGH transition of the synchronizing clock, and the new data word can be read to the FIFO output register in the following cycle.

A LOW-to-HIGH transition on an empty flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time tskew1 or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle.

FULL FLAG (FFA, FFB)

The full flag of a FIFO is synchronized to the port clock that writes data to its array. When the full flag is HIGH, a memory location is free in the SRAM to receive new data. No memory locations are free when the full flag is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, the write pointer is incremented. The state machine that controls a full flag monitors a write-pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, the previous memory location is ready to be written in a minimum of three cycles of the full flag synchronizing clock. Therefore, a full flag is LOW if less than two cycles of the full flag synchronizing clock have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on the full flag synchronization clock after the read sets the full flag HIGH and the data can be written in the following clock cycle.

A LOW-to-HIGH transition on a full flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time tskew1 or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle.

ALMOST EMPTY FLAGS (AEA, AEB)

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with one of four preset values during a device reset (see Reset above). An almost-empty flag is LOW when the FIFO contains

Number of Words	Synchronized to CLKB		Synchronized to CLKA	
in the FIFO1(1)	EFB	ĀĒB	ĀFĀ	FFA
0	L	L	Η	Н
1 to X	Н	L	Н	Н
(X+1) to [64-(X+1)]	Н	Н	Н	Н
(64-X) to 63	Н	Н	L	Н
64	Н	Н	L	L

Table 4. FIFO1 Flag O	peration
-----------------------	----------

Number of Words	Synchronized to CLKB		Synchronized to CLKA	
in the FIFO ⁽¹⁾	EFA	AEA	ĀFB	FFB
0	L	L	Н	Ϊ
1 to X	Н	L	Н	Ξ
(X+1) to [64-(X+1)]	Н	Н	Н	Н
(64-X) to 63	Н	Н	L	Н
64	Н	Н	L	L

Table 5. FIFO2 Flag Operation

10

Note:

^{1.} X is the value in the almost-empty flag and almost-full flag offset register.

X or less words in memory and is HIGH when the FIFO contains (X+1) or more words.

Two LOW-to-HIGH transitions of the almost-empty flag synchronizing clocks are required after a FIFO write for the almost-empty flag to reflect the new level of fill. Therefore, the almost-empty flag of a FIFO containing (X+1) or more words remains LOW if two cycles of the synchronizing clock have not elapsed since the write that filled the memory to the (X+1) level. An almost-empty flag is set HIGH by the second LOW-to-HIGH transition of the synchronizing clock after the FIFO write that fills memory to the (X+1) level. A LOW-to-HIGH transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time tskEw2 or greater after the write that fills the FIFO to (X+1) words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figure 6 and 7).

ALMOST FULL FLAGS (AFA, AFB)

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with one of four preset values during a device reset (see Reset above). An almost-full flag is LOW when the FIFO contains (64-X) or more words in memory and is HIGH when the FIFO contains [64-(X+1)] or less words.

Two LOW-to-HIGH transitions of the almost-full flag synchronizing clock are required after a FIFO read for the almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [64-(X+1)]or less words remains LOW if two cycles of the synchronizing clock have not elapsed since the read that reduced the number of words in memory to [64-(X+1)]. An almost-full flag is set HIGH by the second LOW-to-HIGH transition of the synchronizing clock after the FIFO read that reduces the number of words in memory to [64-(X+1)]. A second LOW-to-HIGH transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time tskew2 or greater after the read that reduces the number of words in memory to [64-(X+1)]. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figure 13 and 14).

MAILBOX REGISTERS

Each FIFO has a 36-bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A LOW-to-HIGH transition on CLKA writes A0-A35 data to the mail1 register when a port-A write is selected by $\overline{\text{CSA}}$, $W/\overline{\text{RA}}$, and ENA and MBA HIGH. A LOW-to-HIGH transition on CLKB writes B0-B35 data to the mail2 register when a port-B write is selected by $\overline{\text{CSB}}$, $W/\overline{\text{RB}}$, and ENB and MBB is HIGH. Writing data to a mail register sets the corresponding flag ($\overline{\text{MBF1}}$ or $\overline{\text{MBF2}}$) LOW. Attempted writes to a mail register are ignored while the mail flag is LOW.

When a port's data outputs are active, the data on the bus comes from the FIFO output register when the port mailbox-select input (MBA, MBB) is LOW and from the mail register when the port mailbox-select input is HIGH. The mail1 register flag (MBF1) is set HIGH by a LOW-to-HIGH transition on CLKB when a port-B read is selected by CSB, W/RB, and ENB and MBB is HIGH. The mail2 register flag (MBF2) is set HIGH by a LOW-to-HIGH transition on CLKA when port-A read is selected by CSA, W/RA, and ENA and MBA is HIGH. The data in a mail register remains intact after it is read and changes only when new data is written to the register.

PARITY CHECKING

The port-A inputs (A0-A35) and port-B inputs (B0-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the input bus is reported by a LOW level on the port parity error flag (PEFA, PEFB). Odd or even parity checking can be selected, and the parity error flags can be ignored if this feature is not desired.

Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more bytes of a port is reported by a LOW level on the corresponding port parity error flag (PEFA, PEFB) output. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35 with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. When odd/even parity is selected, a port parity error flag (PEFA, PEFB) is LOW if any byte on the port has an odd/even number of LOW levels applied to the bits.

The four parity trees used to check the A0-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA = HIGH). When a port-A read from the mail2 register with parity generation is selected with W/RA LOW, CSA LOW, ENA HIGH, MBA HIGH, and PGA HIGH, the port-A parity error flag (PEFA) is held HIGH regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port-B reads (PGB = HIGH). When a port-B read from the mail1 register with parity generation is selected with W/RB LOW, CSB LOW, ENB HIGH, MBB HIGH, and PGB HIGH, the port-B parity error flag (PEFB) is held HIGH regardless of the levels applied to the B0-B35 inputs.

PARITY GENERATION

A HIGH level on the port-A parity generate select (PGA) or port-B parity generate select (PGB) enables the IDT723612 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0-A8, A9-A17, A18-26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all thirty-six inputs regardless of the state of the parity generate select (PGA, PGB)

5

inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.

Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port-A parity generate select (PGA) and odd/even parity select (ODD/EVEN) have setup and hold time constraints to the port-A clock (CLKA) and the port-B parity generate select (PGB) and ODD/EVEN have setup and hold-time constraints to the port-B clock (CLKB). These

timing constraints only apply for a rising clock edge used to read a new word to the FIFO output register.

The circuit used to generate parity for the mail1 data is shared by the port-B bus (B0-B35) to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (A0-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port write/read select (W/RA, W/RB) input is LOW, the port mail select (MBA, MBB) input is HIGH, chip select (\overline{CSA} , \overline{CSB}) is LOW, enable (ENA, ENB) is HIGH, and port parity generate select (PGA, PGB) is HIGH. Generating parity for mail register data does not change the contents of the register.






Figure 1. Device Reset Loading the X Register with the Value of Eight



Note:

1. Written to FIFO1


Figure 2. Port-A Write Cycle Timing for FIFO1



Note:

1. Written to FIFO2


Figure 3. Port-B Write Cycle Timing for FIFO2



Note:

1. Read from FIFO1


Figure 4. Port-B Read Cycle Timing for FIFO1



1. Read from FIFO2

Figure 5. Port-A Read Cycle Timing for FIFO2

5.14




3012 drw 09

Note:

 tskew1 is the minimum time between a rising CLKA edge and a rising CLKB edge for EFB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskew1, then the transition of EFB HIGH may occur one CLKB cycle later than shown.

Figure 6. EFB Flag Timing and First Data Read when FIFO1 is Empty




3012 drw 10

Note:


 tskew1 is the minimum time between a rising CLKB edge and a rising CLKA edge for EFA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskew1, then the transition of EFA HIGH may occur one CLKA cycle later than shown.

Figure 7. EFA Flag Timing and First Data Read when FIFO2 is Empty




1. tskew1 is the minimum time between a rising CLKB edge and a rising CLKA edge for FFA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskew1, then FFA may transition HIGH one CLKA cycle later than shown.

Figure 8. FFA Flag Timing and First Available Write when FIFO1 is Full.



1. tskew1 is the minimum time between a rising CLKA edge and a rising CLKB edge for FFB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskew1, then FFB may transition HIGH one CLKB cycle later than shown.

Figure 9. FFB Flag Timing and First Available Write when FIFO2 is Full




3012 drw 13

Notes:

- 1. tskew2 is the minimum time between a rising CLKA edge and a rising CLKB edge for AEB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskew2, then AEB may transition HIGH one CLKB cycle later than shown.
- 2. FIFO1 Write (CSA = LOW, W/RA = HIGH, MBA = LOW), FIFO1 read (CSB = LOW, W/RB = LOW, MBB = LOW).


Figure 10. Timing for AEB when FIFO1 is Almost Empty



Notes:

- 1. tskew2 is the minimum time between a rising CLKB edge and a rising CLKA edge for AEA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskew2, then AEA may transition HIGH one CLKA cycle later than shown.
- 2. FIFO2 Write (CSB = LOW, W/RB = HIGH, MBB = LOW), FIFO2 read (CSA = LOW, W/RA = LOW, MBA = LOW).

Figure 11. Timing for AEA when FIFO2 is Almost Empty




3012 arw 15

Notes:

- tskew2 is the minimum time between a rising CLKA edge and a rising CLKB edge for AFA to transition HIGH in the
 next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskew2, then AFA may
 transition HIGH one CLKB cycle later than shown.
- 2. FIFO1 Write (CSA = LOW, W/RA = HIGH, MBA = LOW), FIFO1 read (CSB = LOW, W/RB = LOW, MBB = LOW).

Figure 12. Timing for AFA when FIFO1 is Almost Full




3022 drw 16

Notes:


- tskew2 is the minimum time between a rising CLKB edge and a rising CLKA edge for AFB to transition HIGH in the
 next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskew2, then AFB may
 transition HIGH one CLKA cycle later than shown.
- 2. FIFO2 Write (CSB = LOW, W/RB = HIGH, MBB = LOW), FIFO2 read (CSA = LOW, W/RA = LOW, MBA = LOW).

Figure 13. Timing for $\overline{\text{AFB}}$ when FIFO2 is Almost Full




1. Port-B parity generation off (PGB = LOW)

Figure 14. Timing for Mail1 Register and MBF1 Flag




1. Port-A parity generation off (PGA = LOW)

Figure 15. Timing for Mail2 Register and MBF2 Flag



1. ENA is HIGH, and CSA is LOW


Figure 16. ODD/EVEN W/RA, MBA, and PGA to PEFA Timing



Note:

1. ENB is HIGH, and CSB is LOW

Figure 17. ODD/EVEN W/RB, MBB, and PGB to PEFB Timing



1. ENA is HIGH

1. ENB is HIGH

Figure 18. Parity Generation Timing when Reading from Mail2 Register






Figure 19. Parity Generation Timing when Reading from Mail1 Register

TYPICAL CHARACTERISTICS





3012 drw 23

Figure 20

CALCULATING POWER DISSIPATION

The Icc(f) current for the graph in Figure 20 was taken while simultaneously reading and writing the FIFO on the IDT723612 with CLKA and CLKB set to fs. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitance load per data-output channel is known, the power dissipation can be calculated with the equation below.

With Icc(f) taken from Figure 28, the maximum power dissipation (PD) of the IDT723612 may be calculated by:

PD = VCC x ICC(f) + \sum (CL x VCC x (VOH - VOL) x fo)

where:

CL = output capacitance load


fo = switching frequency of an output


VOH = output HIGH level voltage VOL = output LOW level voltage


When no reads or writes are occurring on the IDT723612, the power dissipated by a single clock (CLKA or CLKB) input running at frequency fs is calculated by:

 $PT = VCC \times fs \times 0.290 \text{ mA/MHz}$


PARAMETER MEASUREMENT INFORMATION







VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

3012 drw 24


Note:

1. Includes probe and jig capacitance

Figure 21. Load Circuit and Voltage Waveforms

5.14 28

ORDERING INFORMATION



3012 drw 25



CMOS SyncBiFIFO™ WITH BUS MATCHING AND BYTE SWAPPING 64 x 36 x 2


IDT723614

FEATURES:

- Free-running CLKA and CLKB can be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted)
- Two independent clocked FIFOs (64 x 36 storage capacity each) buffering data in opposite directions
- Mailbox bypass Register for each FIFO
- Dynamic Port B bus sizing of 36-bits (long word), 18-bits (word), and 9-bits (byte)
- Selection of Big- or Little-Endian format for word and byte bus sizes
- Three modes of byte-order swapping on port B

- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor interface control logic
- EFA, FFA, AEA, and AFA flags synchronized by CLKA
- EFB, FFB, AEB, and AFB flags synchronized by CLKB
- · Passive parity checking on each port
- · Parity generation can be selected for each port
- Low-power advanced BiCMOS technology
- · Supports clock frequencies up to 67 MHz
- · Fast access times of 10 ns
- Available in 132-pin plastic quad flat package (PQF) or space-saving 120-pin thin quad flat package (TQFP)

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

@1995 Integrated Device Technology, Inc

JANUARY 1995


DESCRIPTION:

The IDT723614 is a monolithic, high-speed, low-power BiCMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67MHz and has read access times as fast as 10ns. Two independent 64 x 36 dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost-full and almost-empty) to indicate when a selected number of words is stored in memory. FIFO data on port B can be input and output in 36-bit, 18-bit, and 9-bit formats with a choice of big- or little-endian configurations. Three modes of byte-order swapping are possible

with any bus size selection. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices can be used in parallel to create wider data paths.

The IDT723614 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a continuous (free-running) port clock by enable signals. The clocks for

PIN CONFIGURATIONS



3146 drw 02

PQF PACKAGE TOP VIEW

NOTES:

- NC No internal connection.
- 2. Uses Yamaichi socket IC51-1324-828.

5


each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses controlled by a synchronous interface.

The full flag (\overline{FFA} , \overline{FFB}) and almost-full flag (\overline{AFA} , \overline{AFB}) of a FIFO are two-stage synchronized to the port clock that writes

data to its array. The empty flag (EFA, EFB) and almost-empty (AEA, AEB) flag of a FIFO are two stage synchronized to the port clock that reads data from its array.

The IDT723614 is characterized for operation from 0° C to 70° C.

PIN CONFIGURATIONS (CONT.)



TQFP TOP VIEW

5.15

PIN DESCRIPTION

Symbol	Name	1/0	Description
A0-A35	Port A Data	1/0	36-bit bidirectional data port for side A.
ĀĒĀ	Port A Almost-Empty Flag	O (Port A)	Programmable almost-empty flag synchronized to CLKA. It is LOW when the number of 36-bit words in FIFO2 is less than or equal to the value in the offset register, X.
AEB	Port B Almost-Empty Flag	O (Port B)	Programmable almost-empty flag synchronized to CLKB. It is LOW when the number of 36-bit words in FIFO1 is less than or equal to the value in the offset register, X.
ĀFĀ	Port A Almost-Full Flag	O (Port A)	Programmable almost-full flag synchronized to CLKA. It is LOW when the number of 36-bit empty locations in FIFO1 is less than or equal to the value in the offset register, X.
ĀFB	Port B Almost-Full Flag	O (Port B)	Programmable almost-full flag synchronized to CLKB. It is LOW when the number of 36-bit empty locations in FIFO2 is less than or equal to the value in the offset register, X.
B0-B35	Port B Data.	I/O_	36-bit bidirectional data port for side B.
BE	Big-endian select	1	Selects the bytes on port B used during byte or word data transfer. A LOW on BE selects the most significant bytes on B0-B35 for use, and a HIGH selects the least significant bytes
CLKA	Port A Clock	_	CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. EFA, FFA, AFA, and AEA are synchronized to the LOW-to-HIGH transition of CLKA.
CLKB	Port B Clock	_	CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. Port B byte swapping and data port sizing operations are also synchronous to the LOW-to-HIGH transition of CLKB. EFB, FFB, AFB, and AEB are synchronized to the LOW-to-HIGH transition of CLKB.
CSA	Port A Chip Select		CSA must be LOW to enable a LOW-to-HIGH transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-impedance state when CSA is HIGH.
CSB	Port B Chip Select	1	CSB must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when CSB is HIGH.
EFA	Port A Empty Flag	O (Port A)	EFA is synchronized to the LOW-to-HIGH transition of CLKA. When EFA is LOW, FIFO2 is empty, and reads from its memory are disabled. Data can be read from FIFO2 to the output register when EFA is HIGH. EFA is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKA after data is loaded into empty FIFO2 memory.
EFB	Port B Empty Flag	O (Port B)	EFB is synchronized to the LOW-to-HIGH transition of CLKB. When EFB is LOW, the FIFO1 is empty, and reads from its memory are disabled. Data can be read from FIFO1 to the output register when EFB is HIGH. EFB is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKB after data is loaded into empty FIFO1 memory.
ENA	Port A Enable	I	ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port A.
ENB	Port B Enable	I	ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port B.
FFA	Port A Full Flag	O (Port A)	FFA is synchronized to the LOW-to-HIGH transition of CLKA. When FFA is LOW, FIFO1 is full, and writes to its memory are disabled. FFA is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKA after reset.
FFB	Port B Full Flag	O (Port B)	FFB is synchronized to the LOW-to-HIGH transition of CLKB. When FFB is LOW, FIFO2 is full, and writes to its memory are disabled. FFB is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKB after reset.

PIN DESCRIPTION (CONTINUED)

Symbol	Name	1/0	Description
FS1, FS0	Flag-Offset Selects	I	The LOW-to-HIGH transition of RST latches the values of FS0 and FS1, which selects one of four preset values for the almost-full flag and almost-empty flag offset.
МВА	Port A Mailbox Select	l	A HIGH level on MBA chooses a mailbox register for a port A read or write operation. When the A0-A35 outputs are active, a HIGH level on MBA selects data from the mail2 register for output, and a LOW level selects FIFO2 output register data for output.
MBF1	Mail1 Register Flag	0	MBF1 is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is set LOW. MBF1 is set HIGH by a LOW-to-HIGH transition of CLKB when a port B read is selected and both SIZ1 and SIZ0 are HIGH. MBF1 is set HIGH when the device is reset.
MBF2	Mail2 Register Flag	0	MBF2 is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is set LOW. MBF2 is set HIGH by a LOW-to-HIGH transition of CLKA when a port A read is selected and MBA is HIGH. MBF2 is set HIGH when the device is reset.
ODD/ EVEN	Odd/Even Parity Select	_	Odd parity is checked on each port when ODD/EVEN is HIGH, and even parity is checked when ODD/EVEN is LOW. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a readoperation.
PEFA	Port A Parity Error Flag	O (Port A)	When any byte applied to terminals A0-A35 fails parity, PEFA is LOW. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input.
			The parity trees used to check the A0-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read parity generation is setup by having W/RA LOW, MBA HIGH, and PGA HIGH, the PEFA flag is forced HIGH regardless of the A0-A35 inputs.
PEFB	Port B Parity Error Flag	O (Port B)	When any valid byte applied to terminals B0-B35 fails parity, PEFB is LOW. Bytes are organized as B0-B8, B9-B17, B18-B26, B27-B35 with the most significant bit of each byte serving as the parity bit. A byte is valid when it is used by the bus size selected for Port B. The type of parity checked is determined by the state of the ODD/EVEN input.
			The parity trees used to check the B0-B35 inputs are sharedby the mail 1 register to generate parity if parity generation isselected by PGB. Therefore, if a mail1 read with parity generation is setup by having W/RB LOW, SIZ1 and SIZ0 HIGH, and PGB HIGH, the PEFB flag is forced HIGH regardless of the state of the B0-B35 inputs.
PGA	Port A Parity Generation	Ī	Parity is generated for data reads from port A when PGA is HIGH. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte.
PGB	Port B Parity Generation	i	Parity is generated for data reads from port B when PGB is HIGH. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35. The generated parity bits are output in the most significant bit of each byte.
RST	Reset	I	To reset the device, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while RST is LOW. This sets the AFA, AFB, MBF1, and MBF2 flags HIGH and the EFA, EFB, AEA, AEB, FFA, and FFB flags LOW. The LOW-to-HIGH transition of RST latches the status of the FS1 and FS0 inputs to select almost-full and almost-empty flag offsets
SIZ0, SIZ1	Port B bus size selects	I (Port B)	A LOW-to-HIGH transition of CLKB latches the states of SIZ0, SIZ1, and $\overline{\text{BE}}$, and the following LOW-to-HIGH transition of CLKB implements the latched states as a port B bus size. Port B bus sizes can be long word, word, or byte. A high on both SIZ0 and SIZ1 accesses the mailbox reegisters for a port B 36-bit write or read.

PIN DESCRIPTION (CONTINUED)

Symbol	Name	1/0	Description
SW0, SW1	Port B byte swap Select	I (Port B)	At the beginning of each long word transfer, one of four modes of byte-order swapping is selected by SW0 and SW1. The four modes are no swap, byte swap, word swap, and byte-word swap. Byte-order swapping is possible with any bus-size selection.
W/RA	Port A Write/Read Select	_	A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The A0-A35 outputs are in the high-impedance state when W/RA is HIGH.
W/RB	Port B Write/Read Select	_	A HIGH selects a write operation and a LOW selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The B0-B35 outputs are in the high-impedance state when W/RB is HIGH.

SIGNAL DESCRIPTIONS

RESET

The IDT723614 is reset by taking the reset (RST) input LOW for at least four port A clock (CLKA) and four port B clock (CLKB) LOW-to-HIGH transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the full flags (FFA, FFB) LOW, the empty flags (EFA, EFB) LOW, the almost-empty flags (AEA, AEB) LOW and the almost-full flags (AFA, AFB) HIGH. A reset also forces the mailbox flags (MBF1, MBF2) HIGH. After a reset, FFA is set HIGH after two LOW-to-HIGH transitions of CLKA and FFB is set HIGH after two LOW-to-HIGH transitions of CLKB. The device must be reset after power up before data is written to its memory.

A LOW-to-HIGH transition on the $\overline{\text{RST}}$ input loads the almost-full and almost-empty offset register (X) with the values selected by the flag-select (FS0, FS1) inputs. The values that can be loaded into the registers are shown in Table 1.

FIFO WRITE/READ OPERATION

The state of port A data A0-A35 outputs is controlled by the port A chip select (\overline{CSA}) and the port A write/read select (\overline{WRA}). The A0-A35 outputs are in the high-impedance state when either \overline{CSA} or \overline{WRA} is HIGH. The A0-A35 outputs are active when both \overline{CSA} and \overline{WRA} are LOW. Data is loaded into FIFO1 from the A0-A35 inputs on a LOW-to-HIGH transition of CLKA when \overline{CSA} is LOW, \overline{WRA} is HIGH, ENA is HIGH, MBA is LOW, and \overline{FFA} is HIGH. Data is read from FIFO2 to the A0-A35 outputs by a LOW-to-HIGH transition of CLKA when \overline{CSA} is LOW, \overline{WRA} is LOW, ENA is HIGH, MBA is LOW, and \overline{EFA} is HIGH (see Table 2).

The port B control signals are identical to those of port A. The state of the port B data (B0-B35) outputs is controlled by the port B chip select (\overline{CSB}) and the port B write/read select ($\overline{W/RB}$). The B0-B35 outputs are in the high-impedance state when either \overline{CSB} or $\overline{W/RB}$ is HIGH. The B0-B35 outputs are active when both \overline{CSB} and $\overline{W/RB}$ are LOW. Data is loaded into FIFO2 from the B0-B35 inputs on a LOW-to-HIGH transition of CLKB when \overline{CSB} is LOW, $\overline{W/RB}$ is HIGH, ENB is HIGH, \overline{EFB} is HIGH, and either SIZ0 or SIZ1 is LOW. Data is read from

FIFO1 to the B0-B35 outputs by a LOW-to-HIGH transition of CLKB when $\overline{\text{CSB}}$ is LOW, W/ $\overline{\text{RB}}$ is LOW, ENB is HIGH, $\overline{\text{EFB}}$ is HIGH, and either SIZ0 or SIZ1 is LOW (see Table 3).

The setup and hold time constraints to the port clocks for the port chip selects (CSA, CSB) and write/read selects (W/ RA, W/RB) are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port chip select and write/read select can change states during the setup and hold time window of the cycle.

SYNCHRONIZED FIFO FLAGS

Each FIFO is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another. FFA, AEA, FFA, and AFA are synchronized to CLKA. FFB, AEB, FFB, and AFB are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

EMPTY FLAGS (EFA, EFB)

The empty flag of a FIFO is synchronized to the port clock that reads data from its array. When the empty flag is HIGH, new data can be read to the FIFO output register. When the empty flag is LOW, the FIFO is empty and attempted FIFO reads are ignored. When reading FIFO1 with a byte or word size on port B, EFB is set LOW when the fourth byte or second word of the last long word is read.

The read pointer of a FIFO is incremented each time a new word is clocked to the output register. The state machine that controls an empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. A word written to a FIFO can be read to the FIFO output register in a minimum of three cycles of the empty flag synchronizing clock. Therefore, an empty flag is LOW if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port

clock that reads data from the FIFO have not elapsed since the time the word was written. The empty flag of the FIFO is set HIGH by the second LOW-to-HIGH transition of the synchronizing clock, and the new data word can be read to the FIFO output register in the following cycle.

A LOW-to-HIGH transition on an empty flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time tskEw1 or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 13 and 14).

TABLE 1: FLAG PROGRAMMING

FS1	FS0	RST	ALMOST-FULL AND ALMOST-EMPTY FLAG OFFSET REGISTER (X)
Н	Н	1	16
Н	L	↑	12
L	Н	1	8
L	L	1	4

FULL FLAG (FFA, FFB)

The full flag of a FIFO is synchronized to the port clock that writes data to its array. When the full flag is HIGH, a memory location is free in the SRAM to receive new data. No memory locations are free when the full flag is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, the write pointer is incremented. The state machine that controls a full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, the previous memory location is ready to be written in a minimum of three cycles of the full flag synchronizing clock. Therefore, a full flag such than two cycles of the full flag synchronizing clock have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on the full flag synchronization clock after the read sets the full flag HIGH and the data can be written in the following clock cycle.

A LOW-to-HIGH transition on a full flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time tskew1 or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 15 and 16).

TABLE 2: PORT-A ENABLE FUNCTION TABLE

CSA	W/RA	ENA	МВА	CLKA	A0-A35 Outputs	Port Functions
Н	X	Χ	Х	Х	In High-Impedance State	None
L	Н	L	Х	Х	In High-Impedance State	None
L	Н	Н	L	1	In High-Impedance State	FIFO1 Write
L	н	Н	Н	1	In High-Impedance State	Mail1 Write
L	L	L	L	Х	Active, FIFO2 Output Register	None
L	L	Н	٦	↑	Active, FIFO2 Output Register	FIFO2 Read
L	L	L	Н	Х	Active, Mail2 Register	None
L	L	Н	H	1	Active, Mail2 Register	Mail2 Read (Set MBF2 HIGH)

TABLE 3: PORT-B ENABLE FUNCTION TABLE

CSB	W/RB	ENB	SIZ1, SIZ0	CLKB	B0-B35 Outputs	Port Functions
Н	Х	Х	Х	Х	In High-Impedance State	None
L	Н	L	Х	Х	In High-Impedance State	None
L	Н	Н	One, both LOW	1	In High-Impedance State	FIFO2 Write
L	Н	Н	Both HIGH	1	In High-Impedance State	Mail2 Write
L	L	L,	One, both LOW	Х	Active, FIFO1 Output Register	None
L	L	Н	One, both LOW	\uparrow	Active, FIFO1 Output Register	FIFO1 read
L	L	L	Both HIGH	Х	Active, Mail1 Register	None
L	L	Н	Both HIGH	↑	Active, Mail1 Register	Mail1 Read (Set MBF1 HIGH)

ALMOST EMPTY FLAGS (AEA, AEB)

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write-pointer and a read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with one of four preset values during a device reset (see Reset above). An almost-empty flag is LOW when the FIFO contains X or less long words in memory and is HIGH when the FIFO contains (X+1) or more long words.

Two LOW-to-HIGH transitions of the almost-empty flag synchronizing clock are required after a FIFO write for the almost-empty flag to reflect the new level of fill. Therefore, the almost-empty flag of a FIFO containing (X+1) or more long words remains LOW if two cycles of the synchronizing clock have not elapsed since the write that filled the memory to the (X+1) level. An almost-empty flag is set HIGH by the second LOW-to-HIGH transition of the synchronizing clock after the FIFO write that fills memory to the (X+1) level. A LOW-to-HIGH transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time tskEw2 or greater after the write that fills the FIFO to (X+1) long words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figure 17 and 18).

ALMOST FULL FLAGS (AFA, AFB)

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with one of four preset values during a device reset (see Reset above). An almost-full flag is LOW when the FIFO contains (64-X) or

more long words in memory and is HIGH when the FIFO contains [64-(X+1)] or less long words.

Two LOW-to-HIGH transitions of the almost-full flag synchronizing clock are required after a FIFO read for the almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [64-(X+1)] or less words remains LOW if two cycles of the synchronizing clock have not elapsed since the read that reduced the number of long words in memory to [64-(X+1)]. An almost-full flag is set HIGH by the second LOW-to-HIGH transition of the synchronizing clock after the FIFO read that reduces the number of long words in memory to [64-(X+1)]. A LOW-to-HIGH transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time tskEw2 or greater after the read that reduces the number of long words in memory to [64-(X+1)]. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figure 19 and 20).

MAILBOX REGISTERS

Each FIFO has a 36-bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A LOW-to-HIGH transition on CLKA writes A0-A35 data to the mail1 register when a port A write is selected by \overline{CSA} , W/\overline{RA} , and ENA with MBA HIGH. A LOW-to-HIGH transition on CLKB writes B0-B35 data to the mail2 register when a port B write is selected by \overline{CSB} , W/\overline{RB} , and ENB with both SIZ1 and SIZ0 HIGH. Writing data to a mail register sets the corresponding flag ($\overline{MBF1}$ or $\overline{MBF2}$) LOW. Attempted writes to a mail register are ignored while the mail flag is LOW.

When the port A data outputs (A0-A35) are active, the data on the bus comes from the FIFO2 output register when MBA is LOW and from the mail2 register when MBA is HIGH. When the port B data outputs (B0-B35) are active, the data on the bus comes from the FIFO1 output register when either one

TABLE 4: FIFO1 FLAG OPERATION

Number of 36-Bit	-	ronized LKB	Synchronized to CLKA		
Words in the FIFO1(1)		AEB	ĀFĀ	FFA	
Words in the FIFUTO	CFD	AEB	AFA	FFA	
0	L	L	Н	Н	
1 to X	Н	L	Н	Н	
(X+1) to [64-(X+1)]	Н	Н	Н	Н	
(64-X) to 63	Н	Н	L	Н	
64	Н	Н	L	L	

TABLE 5: FIFO2 FLAG OPERATION

Number of 36-Bit	_	ronized CLKB	Synchronized to CLKA		
Words in the FIFO2(1)	EFA	ĀĒĀ	ĀFB	FFB	
0	L	L	Н	Н	
1 to X	Н	L	Н	Н	
(X+1) to [64-(X+1)]	Н	Н	Н	Н	
(64-X) to 63	Н	Н	L	Н	
64	Н	Н	L	L	

NOTE:

^{1.} X is the value in the almost-empty flag and almost-full flag offset register.

ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)(1)

Symbol	Rating	Commercial	Unit
Vcc	Supply Voltage Range	-0.5 to 7	V
VI ⁽²⁾	Input Voltage Range	-0.5 to Vcc+0.5	V
Vo ⁽²⁾	Output Voltage Range	-0.5 to Vcc+0.5	V
lıĸ	Input Clamp Current, (VI < 0 or VI > VCC)	±20	mA
loк	Output Clamp Current, (Vo < 0 or Vo > Vcc)	±50	mA
lout	Continuous Output Current, (Vo = 0 to Vcc)	±50	mA
Icc	Continuous Current Through Vcc or GND	±500	mA
TA	Operating Free Air Temperature Range	0 to 70	°C
Тѕтс	Storage Temperature Range	-65 to 150	°C

NOTES:

- Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Max.	Unit
VCC	Supply Voltage	4.5	5.5	٧
VIH	HIGH Level Input Voltage	2	_	٧
VIL	LOW-Level Input Voltage	-	0.8	٧
IOH	HIGH-Level Output Current		-4	mA
IOL	LOW-Level Output Current	-	8	mA
TA	Operating Free-air Temperature	0	70	°C

ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

Parameter		Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
Vон	Vcc = 4.5V,	lон = -4 mA		2.4			٧
Vol	Vcc = 4.5 V,	IoL = 8 mA				0.5	٧
İı	Vcc = 5.5 V,	VI = Vcc or 0				±50	μΑ
loz	Vcc = 5.5 V,	Vo = Vcc or 0				±50	μΑ
Icc			Outputs HIGH			30	mA
	Vcc = 5.5 V,	Io = 0 mA, VI = Vcc or GND	Outputs LOW	2.4 0.5 ±50 ±50 30 130	mA		
			Outputs Disabled			30	mA
Cin	VI = 0,	f = 1 MHz			4		pF
Соит	Vo = 0,	f = 1 MHZ			8		pF

NOTE:

1 . All typical values are at VCC = 5 V, TA = 25°C.

DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE (See Figures 4 through 26)

		IDT723	614L15	IDT723	614L20	IDT723	614L30	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Frequency, CLKA or CLKB	_	66.7	_	50	_	33.4	MHz
tclk	Clock Cycle Time, CLKA or CLKB	15	_	20	_	30	-	ns
tclkh	Pulse Duration, CLKA and CLKB HIGH	6	_	8	-	12	_	ns
tclkl	Pulse Duration, CLKA and CLKB LOW	6	_	8	_	12	-	ns
tos	Setup Time, A0-A35 before CLKA1 and B0-B35 before CLKB1	4	-	5	-	6	-	ns
tENS	Setup Time, CSA, W/RA, ENA and MBA before CLKA1; CSB,W/RB and ENB before CLKB1	5	_	5	_	6	_	ns
tszs	Setup Time, SIZ0, SIZ1,and BE before CLKB↑	4	_	5		6	-	ns
tsws	Setup Time, SW0 and SW1 before CLKB↑	5	-	7	_	8	-	ns
tPGS	Setup Time, ODD/EVEN and PGA before	4	_	5		6	-	ns
	CLKAT; ODD/EVEN and PGB before CLKBT(1)							
trsts	Setup Time, RST LOW before CLKA↑ or CLKB↑(2)	5	-	6	_	7	_	ns
tFSS	Setup Time, FS0 and FS1 before RST HIGH	5	_	6		7	_	ns
tDH	Hold Time, A0-A35 after CLKA↑ and B0-B35 after CLKB↑	1	-	1	_	1	_	ns
tENH	Hold Time, CSA, W/RA, ENA and MBA after CLKA1; CSB, W/RB, and ENB after CLKB1	1	-	1	-	1	-	ns
tszн	Hold Time, SIZ0, SIZ1, and BE after CLKB↑	2	-	2	-	2	-	ns
tswH	Hold Time, SW0 and SW1 after CLKB↑	0	-	0	-	0	-	ns
tPGH	Hold Time, ODD/EVEN and PGA after CLKA1; ODD/EVEN and PGB after CLKB1(1)	0	-	0	-	0	-	ns
trsth	Hold Time, RST LOW after CLKA↑ or CLKB↑(2)	5	_	6	_	7	_	ns
trsh	Hold Time, FS0 and FS1 after RST HIGH	4	-	4	-	4	-	ns
tskew1 ⁽³⁾	Skew Time, between CLKAT and CLKBT for EFA, EFB, FFA, and FFB	8	_	8	-	10	-	ns
tskew2 ⁽³⁾	Skew Time, between CLKAT and CLKBT for AEA, AEB, AFA, and AFB	9	-	16	_	20	_	ns

NOTES:

^{1.} Only applies for a clock edge that does a FIFO read.

^{2.} Requirement to count the clock edge as one of at least four needed to reset a FIFO.

Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, CL = 30pF (See Figures 4 through 26)

1		IDT723	3614 L 15	IDT723	8614L20	IDT723	IDT723614L30		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min. Max.		Unit	
tA	Access Time, CLKA [↑] to A0-A35 and CLKB [↑] to B0-B35	2	10	2	12	2	15	ns	
tWFF	Propagation Delay Time, CLKA↑ to FFA and CLKB↑ to FFB	2	10	2	12	2	15	ns	
tREF	Propagation Delay Time, CLKA↑ to EFA and and CLKB↑ to EFB	2	10	2	12	2	15	ns	
tPAE	Propagation Delay Time, CLKA↑ to AEA and CLKB↑ to AEB	2	10	2	12	2	15	ns	
tPAF	Propagation Delay Time, CLKA↑ to AFA and CLKB↑ to AFB	2	10	2	12	2	15	ns	
tPMF	Propagation Delay Time, CLKA [↑] to MBF1 LOW or MBF2 HIGH and CLKB [↑] to MBF2 LOW or MBF1 HIGH	1	9	1	12	1	15	ns	
tPMR	Propagation Delay Time, CLKA [↑] to B0-B35 ⁽¹⁾ and CLKB [↑] to A0-A35 ⁽²⁾	3	11	3	13	3	15	ns	
tPPE ⁽³⁾	Propagation delay time, CLKB↑ to PEFB	2	11	2	12	2	13	ns	
tMDV	Propagation Delay Time, MBA to A0-A35 valid and SIZ1, SIZ0 to B0-B35 valid		11	1	11.5	1	12	ns	
tPDPE	Propagation Delay Time, A0-A35 valid to PEFA valid; B0-B35 valid to PEFB valid		10	3	11	3	13	ns	
tPOPE	Propagation Delay Time, ODD/EVEN to PEFA and PEFB		11	3	12	3	14	ns	
tPOPB ⁽⁴⁾	Propagation Delay Time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35)		11	2	12	2	14	ns	
tPEPE	Propagation Delay Time, CSA, ENA,W/RA, MBA, or PGA to PEFA; CSB, ENB, W/RB, SIZ1, SIZ0, or PGB to PEFB	1	11	1	12	1	14	ns	
tPEPB ⁽⁴⁾	Propagation Delay Time, CSA, ENA, W/RA, MBA, or PGA to parity bits (A8, A17, A26, A35); CSB, ENB, W/RB,SIZ1, SIZ0, or PGB to parity bits (B8, B17, B26, B35)	3	12	3	13	3	14	ns	
trsf	Propagation Delay Time, RST to (MBF1, MBF2) HIGH	1	15	, 1	20	1	30	ns	
ten	Enable Time, CSA and W/RA LOW to A0-A35 active and CSB LOW and W/RB HIGH to B0-B35 active	2	10	2	12	2	14	ns	
tDIS	Disable Time, CSA or W/RA HIGH to A0-A35 at high impedance and CSB HIGH or W/RB LOW to B0-B35 at high impedance	1	8	1	9	1	11	ns	

NOTES:

- 1. Writing data to the mail1 register when the B0-B35 outputs are active and SiZ1, SiZ0 are HIGH.
- 2. Writing data to the mail2 register when the A0-A35 outputs are active and MBA is HIGH.
- 3. Only applies when a new port B bus size is implemented by the rising CLKB edge.
- 4. Only applies when reading data from a mail register.




Figure 1. Dynamic Bus Sizing




Figure 1. Dynamic Bus Sizing (continued)

DESCRIPTION (CONTINUED)

or both SIZ1 and SIZ0 are LOW and from the mail2 register when both SIZ1 and SIZ0 are HIGH. The mail1 register flag (MBF1) is set HIGH by a rising CLKB edge when a port B read is selected by CSB, W/RB, and ENB with both SIZ1 and SIZ0 HIGH. The mail2 register flag (MBF2) is set HIGH by a LOW-to-HIGH transition on CLKA when port A read is selected by CSA, W/RA, and ENA and MBA is HIGH. The data in the mail register remains intact after it is read and changes only when new data is written to the register.

DYNAMIC BUS SIZING

The port B bus can be configured in a 36-bit long word, 18-bit word, or 9-bit byte format for data read from FIFO1 or written to FIFO2. Word- and byte-size bus selections can utilize the most significant bytes of the bus (big endian) or least significant bytes of the bus (little endian). Port B bus size can be changed dynamically and synchronous to CLKB to communicate with peripherals of various bus widths.

The levels applied to the port B bus size select (SIZ0, SIZ1) inputs and the big-endian select (\overline{BE}) input are stored on each CLKB LOW-to-HIGH transition. The stored port B bus size selection is implemented by the next rising edge on CLKB according to Figure 1.

Only 36-bit long-word data is written to or read from the two FIFO memories on the IDT723614. Bus-matching operations are done after data is read from the FIFO1 RAM and before data is written to the FIFO2 RAM. Port B bus sizing does not apply to mail register operations.

BUS-MATCHING FIFO1 READS

Data is read from the FIFO1 RAM in 36-bit long word increments. If a long word bus size is implemented, the entire long word immediately shifts to the FIFO1 output register. If

byte or word size is implemented on port B, only the first one or two bytes appear on the selected portion of the FIFO1 output register, with the rest of the long word stored in auxiliary registers. In this case, subsequent FIFO1 reads with the same bus-size implementation output the rest of the long word to the FIFO1 output register in the order shown by Figure 1.

Each FIFO1 read with a new bus-size implementation automatically unloads data from the FIFO1 RAM to its output register and auxiliary registers. Therefore, implementing a new port B bus size and performing a FIFO1 read before all bytes or words stored in the auxiliary registers have been read results in a loss of the unread long word data.

When reading data from FIFO1 in byte or word format, the unused B0-B35 outputs remain inactive but static, with the unused FIFO1 output register bits holding the last data value to decrease power consumption.

BUS-MATCHING FIFO2 WRITES

Data is written to the FIFO2 RAM in 36-bit long word increments. FIFO2 writes, with a long-word bus size, immediately store each long word in FIFO2 RAM. Data written to FIFO2 with a byte or word bus size stores the initial bytes or words in auxiliary registers. The CLKB rising edge that writes the fourth byte or the second word of long word to FIFO2 also stores the entire long word in FIFO2 RAM. The bytes are arranged in the manner shown in Figure 1.

Each FIFO2 write with a new bus-size implementation resets the state machine that controls the data flow from the auxiliary registers to the FIFO2 RAM. Therefore, implementing a new bus size and performing a FIFO2 write before bytes or words stored in the auxiliary registers have been loaded to FIFO2 RAM results in a loss of data.

PORT-B MAIL REGISTER ACCESS

In addition to selecting port-B bus sizes for FIFO reads and writes, the port B bus size select (SIZ0, SIZ1) inputs also access the mail registers. When both SIZ0 and SIZ1 are HIGH, the mail1 register is accessed for a port B long word read and the mail2 register is accessed for a port B long word write. The mail register is accessed immediately and any bussizing operation that may be underway is unaffected by the mail register access. After the mail register access is complete, the previous FIFO access can resume in the next CLKB cycle. The logic diagram in Figure 2 shows the previous bussize selection is preserved when the mail registers are accessed from port B. A port B bus size is implemented on each rising CLKB edge according to the states of SIZ0_Q, SIZ1_Q, and BE_Q.

BYTE SWAPPING

The byte-order arrangement of data read from FIFO1 or data written to FIFO2 can be changed synchronous to the rising edge of CLKB. Byte-order swapping is not available for mail register data. Four modes of byte-order swapping (including no swap) can be done with any data port size selection. The order of the bytes are rearranged within the long word, but the bit order within the bytes remains constant.

Byte arrangement is chosen by the port B swap select (SW0, SW1) inputs on a CLKB rising edge that reads a new long word from FIFO1 or writes a new long word to FIFO2. The byte order chosen on the first byte or first word of a new long

word read from FIFO1 or written to FIFO2 is maintained until the entire long word is transferred, regardless of the SW0 and SW1 states during subsequent writes or reads. Figure 3 is an example of the byte-order swapping available for long words. Performing a byte swap and bus size simultaneously for a FIFO1 read first rearranges the bytes as shown in Figure 3, then outputs the bytes as shown in Figure 1. Simultaneous bus-sizing and byte-swapping operations for FIFO2 writes, first loads the data according to Figure 1, then swaps the bytes as shown in Figure 3 when the long word is loaded to FIFO2 RAM.

PARITY CHECKING

The port A inputs (A0-A35) and port B inputs (B0-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the port A data bus is reported by a LOW level on the port parity error flag (PEFA). A parity failure on one or more bytes of the port B data input that are valid for the bus-size implementation is reported by a LOW level on the port B parity error flag (PEFB).Odd or even parity checking can be selected, and the parity error flags can be ignored if this feature is not desired.

Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more valid bytes of a port is reported by a LOW level on the corresponding port parity error flag (PEFA, PEFB) output. Port A bytes are arranged as A0-A8, A9-A17,





Figure 2. Logic Diagrams for SIZ0, SIZ1, and BE Register



3146 drw fig 03

Figure 3. Byte Swapping (Long Word Size Example)

5.15 15

A18-A26, and A27-A35. Port B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, and its valid bytes are those used in a port B bus-size implementation. When odd/even parity is selected, a port parity error flag (PEFA, PEFB) is LOW if any byte on the port has an odd/even number of LOW levels applied to the bits.

The four parity trees used to check the A0-A35 inputs are shared by the mail2 register when parity generation is selected for port A reads (PGA = HIGH). When a port A read from the mail2 register with parity generation is selected with \overline{CSA} LOW, ENA HIGH, W/RA LOW, MBA HIGH, and PGA HIGH, the port A parity error flag (\overline{PEFA}) is held HIGH regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port B reads (PGB = HIGH). When a port B read from the mail1 register with parity generation is selected with \overline{CSB} LOW, ENB HIGH, W/RB LOW, both SIZ0 and SIZ1 HIGH, and PGB HIGH, the port B parity error flag (\overline{PEFB}) is held HIGH regardless of the levels applied to the B0-B35 inputs.

PARITY GENERATION

A HIGH level on the port A parity generate select (PGA) or port B parity generate select (PGB) enables the IDT723614 to generate parity bits for port reads from a FIFO or mailbox register. Port A bytes are arranged as A0-A8, A9-A17, A18-26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of

each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all nine inputs of a byte regardless of the state of the parity generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/ EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.

Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port A parity generate select (PGA) and odd/even parity select (ODD/EVEN) have setup and hold time constraints to the port A clock (CLKA) and the port B parity generate select (PGB) and ODD/EVEN have setup and hold-time constraints to the port B clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new long word to the FIFO output register.

The circuit used to generate parity for the mail1 data is shared by the port B bus (B0-B35) to check parity and the circuit used to generate parity for the mail2 data is shared by the port A bus (A0-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port chip select (CSA, CSB) is LOW, enable (ENA, ENB) is HIGH, write/read select (W/RA, W/RB) input is LOW, the mail register is selected (MBA is HIGH for port A; both SIZ0 and SIZ1 are HIGH for port B), and port parity generate select (PGA, PGB) is HIGH. Generating parity for mail register data does not change the contents of the register.






Figure 4. Device Reset Loading the X Register with the Value of Eight



NOTE:

1. Written to FIFO1.

Figure 5. Port-A Write Cycle Timing for FIFO1




NOTE:

DATA SWAP TABLE FOR LONG-WORD WRITES TO FIFO2

SWAF	MODE		ATA WRITT	EN TO FIFO2	2	DATA READ FROM FIFO2				
SW1	SW0	B35-27	B26-18	B17-B9	B8-B0	A35-27	A26-A18	A17-A9	A8-A0	
L	L	Α	В	С	D	Α	В	С	D	
L	Н	D	С	В	Α	А	В	С	D	
Н	L	С	D	А	В	А	В	С	D	
Н	Н	В	A	D	С	Α	В	С	D	

Figure 6. Port-B Long-Word Write Cycle Timing for FIFO2

^{1.} SIZ0 = HIGH and SIZ1 = HIGH writes data to the mail2 register



NOTES:


3146 drw 07

- 1. SIZ0 = HIGH and SIZ1 = HIGH writes data to the mail2 register.
- 2. PEFB indicates parity error for the following bytes: B35-B27 and B26-B18 for big-endian bus, and B17-B9 and B-8-B0 for little-endian bus.

DATA SWAP TABLE FOR WORD WRITES TO FIFO2

SW	SWAP			DATA WRIT	TEN TO FIF	DATA READ FROM FIFO2					
MODE		WRITE NO.	BIG ENDIAN		LITTLE ENDIAN		DATA HEAD THOM I'M OZ				
SW1	SW0		B35-27	B26-18	B17-B9	B8-B0	A35-27	A26-A18	A17-A9	A8-A0	
L	L	1	Α	В	С	D	Α	В	С	D	
		2	С	D	Α	В					
L	Н	1	D	С	В	Α	Α	В	C	D	
		2	В	Α	D	С					
Н	L	1	С	D	Α	В	Α	В	С	D	
ŧ		2	A	В	С	D					
Н	Н	1	В	А	D	С	А	В	С	D	
		2	D	С	В	Α					

Figure 7. Port-B Word Write Cycle Timing for FIFO2



3146 drw 08

21

NOTES:


- 1. SIZ0 = HIGH amd SIZ1 = HIGH writes data to the mail2 register.
- 2. PEFB indicates parity error for the following bytes: B35—B27 for big-endian bus and B17—B9 for little-endian bus.

Figure 8. Port-B Byte Write Cycle Timing for FIFO2

DATA SWAP TABLE FOR BYTE WRITES TO FIFO2

			DATA WE TO FII							
SWAP MODE		WRITE NO.	BIG ENDIAN	LITTLE ENDIAN	DATA READ FROM FIFO2					
SW1	SW0		B35-B27	B8-80	A35-A27	A26-A18	A17-A9	A8-A0		
		1	Α	D		В	С	D		
_L	L	2	В	С	A					
	L	3	С	В	_ ^					
		4	D	Α						
		1	D	Α		В	С	D		
L	н	2	С	В	А					
_		3	В	С						
		4	A	D						
		1	С	В	A	В	С	D		
н	L	2	D	Α						
		3	A	D						
		4	В	С						
		1	В	С		В	C			
н	Н	2	A	D	А			D		
''		3	D	Α				_		
		4	С	В						

Figure 8. Port-B Byte Write Cycle Timing for FIFO2 (continued)



NOTES:


3146 drw 09

- 1. SIZ0 = HIGH and SIZ1 = HIGH selects the mail1 register for output on B0-B35.
- 2. Data read from FIFO1.

DATA SWAP TABLE FOR FIFO LONG-WORD READS FROM FIFO1

	DATA WRIT	TEN TO FIF	01	SWAP	MODE	DATA READ FROM FIFO1			01
A35-A27	A26-A18	A17-A9	A8-A0	SW1	SW0	B35-B27	B26-B18	B17-B9	B8-B0
Α	В	С	D	L	L	А	В	С	D
Α	В	С	D	L	Н	D	С	В	Α
Α	В	С	D	Н	L	С	D	Α	В
Α	В	С	D	Н	Н	В	А	D	С

Figure 9. Port-B Long-Word Read Cycle Timing for FIFO1




- 1. SIZ0 = HIGH and SIZ1 = HIGH selects the mail1 register for output on B0-B35.
- 2. Unused word B0-B17 or B18-B35 holds last FIFO1 output register data for word-size reads.

DATA SWAP TABLE FOR WORD READS FROM FIFO1

							DATA READ FROM FIFO1			
DAT	A WRITTEN	N TO FIFO1	TO FIFO1 SWAP MODE READ NO. BIG END			NDIAN	LITTLE	NDIAN		
A35-A27	A26-A18	A17-A9	A8-A0	SW1	SW0		B35-B27	B26-B18	B17-B9	B8-B0
А	В	С	D	L	L	1 2	A C	B D	C A	D B
А	В	С	D	L	Н	1 2	D B	C A	B D	A C
А	В	С	D	Н	L	1 2	C A	D B	A C	B D
А	В	С	D	Н	Н	1 2	B D	A C	D B	C A

Figure 10. Port-B Word Read Cycle Timing for FIFO1




3146 drw 11

SIZ0 = HIGH and SIZ1 = HIGH selects the mail1 register for output on B0-B35.
 Unused bytes hold last FIFO1 output regisger data for byte-size reads.

DATA SWAP TABLE FOR BYTE READS FROM FIFO1


-							DATA READ FROM FIFO 1		
	DATA WRIT	TEN TO FIFO	1	SWAP	MODE	READ NO.	BIG ENDIAN	LITTLE ENDIAN	
A35-A27	A26-A18	A17-A9	A8-A0	SW1	SW0		B35-B27	B8-B0	
А	В	С	D	L	L	1 2 3 4	A B C D	D C B A	
А	В	С	D	L	Н	1 2 3 4	D C B A	A B C D	
А	В	С	D	Н	L	1 2 3 4	C D A B	B A D C	
А	В	С	D	Н	н	1 2 3 4	B A D C	C D A B	

Figure 11. Port-B Byte Read Cycle Timing for FIFO1



1. Read from FIFO2..


Figure 12. Port-A Read Cycle Timing for FIFO2



3146 drw 13

- I. tskewi is the minimum time between a rising CLKA edge and a rising CLKB edge for EFB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskewi, then the transition of EFB HIGH may occur one CLKB cycle later than shown.
- 2. Port-B size of long word is selected for FIFO1 read by SIZ1 = LOW, SIZ0 = LOW. If port-B size is word or byte, EFB is set LOW by the last word or byte read from FIFO1, respectively.


Figure 13. EFB Flag Timing and First Data Read when FIFO1 is Empty



3146 drw 14


- tskewt is the minimum time between a rising CLKB edge and a rising CLKA edge for EFA to transition HIGH in the next CLKA cycle. If the time
 between the rising CLKB edge and rising CLKA edge is less than tskewt, then the transition of EFA HIGH may occur one CLKA cycle later than
 shown.
- 2. Port B size of long word is selected for FIFO2 write by SIZ1 = LOW, SIZ0 = LOW. If port B size is word or byte tskew1 is referenced to the rising CLKB edge that writes the last word or byte of the long word, respectively.

Figure 14. EFA Flag Timing and First Data Read when FIFO2 is Empty




- tskew1 is the minimum time between a rising CLKB edge and a rising CLKA edge for FFA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskew1, then FFA may transition HIGH one CLKA cycle later than shown.
- 2. Port B size of long word is selected for FIFO1 read by SIZ1 = LOW, SIZ0 = LOW. If port B size is word or byte, tskewi is referenced from the rising CLKB edge that reads the last word or byte of the long word, respectively.

Figure 15. FFA Flag Timing and First Available Write when FIFO1 is Full.



- 1. tskewi is the minimum time between a rising CLKA edge and a rising CLKB edge for FFB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskewi, then FFB may transition HIGH one CLKB cycle later than shown.
- 2. Port B size of long word is selected for FIFO2 write by SIZ1 = LOW, SIZ0 = LOW. If port B size is word or byte, FFB is set LOW by the last word or byte write of the long word, respectively.

Figure 16. FFB Flag Timing and First Available Write when FIFO2 is Full




3146 drw 17

NOTES:

- tskewz is the minimum time between a rising CLKA edge and a rising CLKB edge for AEB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskew2, then AEB may transition HIGH one CLKB cycle later than shown.
- FIFO1 Write (CSA = LOW, W/RA = HIGH, MBA = LOW), FIFO1 read (CSB = LOW, W/RB = LOW, MBB = LOW).
- Port B size of long word is selected for FIFO1 read by SIZ1 = LOW, SIZ0 = LOW. If port B size is word or byte, AEB is set LOW by the first word or byte read of the long word, respectively.


Figure 17. Timing for AEB when FIFO1 is Almost Empty



3146 drw 18


- tskew2 is the minimum time between a rising CLKB edge and a rising CLKA edge for AEA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskewz, then AEA may transition HIGH one CLKA cycle later than shown. FIFO2 Write (CSB = LOW, W/RB = HIGH, MBB = LOW), FIFO2 read (CSA = LOW, W/RA = LOW).
- Port B size of long word is selected for FIFO2 write by SIZ1 = LOW, SIZ0 = LOW. If port B size is word or byte, tskews is referenced from the rising CLKB edge that writes the last word or byte of the long word, respectively.

Figure 18. Timing for AEA when FIFO2 is Almost Empty



- 1. tskewz is the minimum time between a rising CLKA edge and a rising CLKB edge for AFA to transition HIGH in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskewz, then AFA may transition HIGH one CLKB cycle later than shown.
- 2. FIFO1 Write (CSA = LOW, W/RA = HIGH, MBA = LOW), FIFO1 read (CSB = LOW, W/RB = LOW, MBB = LOW).
- 3. Port B size of long word is selected for FIFO1 read by SIZ1 = LOW, SIZ0 = LOW. If port B size is word or byte, tskewz is referenced from the first word or byte read of the long word, respectively.


Figure 19. Timing for AFA when FIFO1 is Almost Full



- 1. tskEwz is the minimum time between a rising CLKB edge and a rising CLKA edge for AFB to transition HIGH in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskEwz, then AFB may transition HIGH one CLKA cycle later than shown.
- 2. FIFO2 Write (\overline{CSB} = LOW, W/ \overline{RB} = HIGH, MBB = LOW), FIFO2 read (\overline{CSA} = LOW, W/ \overline{RA} = LOW, MBA = LOW).
- 3. Port B size of long word is selected for FIFO2 write by SIZ1 = LOW, SIZ0 = LOW. If port B size is word or byte, AFB is set LOW by the last word or byte read of the long word, respectively.

Figure 20. Timing for AFB when FIFO2 is Almost Full

33




NOTE:

Port B parity generation off (PGB = LOW).

Figure 21. Timing for Mail1 Register and MBF1 Flag

5.15



1. Port-A parity generation off (PGA = LOW).

Figure 22. Timing for Mail2 Register and MBF2 Flag

35




Figure 23. ODD/EVEN. W/RA, MBA, and PGA to PEFA Timing





Figure 24. ODD/EVEN. W/RB, SIZ1, SIZ0, and PGB to PEFB Timing



1. ENA is HIGH.

Figure 25. Parity Generation Timing when Reading from the Mail2 Register




Figure 26. Parity Generation Timing when Reading from the Mail1 Register

TYPICAL CHARACTERISTICS




Figure 27

CALCULATING POWER DISSIPATION

The ICC(f) current for the graph in Figure 27 was taken while simultaneously reading and writing the FIFO on the IDT723614 with CLKA and CLKB set to fs. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive lead per data-output channel is known, the power dissipation can be calculated with the equation below.

With Icc(f) taken from Figure 28, the maximum power dissipation (PT) of the IDT723614 can be calculated by:

 $PT = VCC \times ICC(f) + \sum (CL \times VOH^2 \times f_0)$

where:

CL = output capacitance load


fo = switching frequency of an output


VoH = output high level voltage


When no reads or writes are occurring on the IDT723614, the power dissipated by a single clock (CLKA or CLKB) input running at frequency fs is calculated by:

PT=VCC x fs x 0.290 mA/MHz

PARAMETER MEASUREMENT INFORMATION







In-Phase Output

1.5 V

1.5 V

GND

VOH

VOL

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


NOTE:

1. Includes probe and jig capacitance.

Figure 28. Load Circuit and Voltage Waveforms

3146 drw 28

ORDERING INFORMATION



3146 drw 29



CMOS SyncBiFIFO[™] 256 x 36 x 2, 512 x 36 x 2, 1024 x 36 x 2

IDT723622 IDT723632 IDT723642

Advance information for the IDT723622 Final for the IDT723632 Advance information for the IDT723642

FEATURES:

- Free-running CLKA and CLKB may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted)
- Two independent clocked FIFOs buffering data in opposite directions
- · Memory storage capacity:


IDT723622-256 x 36 x 2 IDT723632-512 x 36 x 2 IDT723642-1024 x 36 x 2

Mailbox bypass register for each FIFO

- · Programmable Almost-Full and Almost-Empty flags
- Microprocessor Interface Control Logic
- IRA, ORA, AEA, and AFA flags synchronized by CLKA
- IRB, ORB, AEB, and AFB flags synchronized by CLKB
- · Supports clock frequencies up to 67MHz
- · Fast access times of 11ns
- Available in 132-pin Plastic Quad Flatpack (PQF) or space-saving 120-pin Thin Quad Flatpack (PF)
- Low-power 0.8-Micron Advanced CMOS technology

DESCRIPTION:

The IDT723622/723632/723642 is a monolithic, high-speed, low-power, CMOS Bidirectional Synchronous (clocked) FIFO memory which supports clock frequencies up to 67MHz and have read access times as fast as 11ns. Two independent



SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

JANUARY 1995

5

DESCRIPTION (CONTINUED)


256/512/1024x36 dual-port SRAM FIFOs on board each chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programable flags (almost Full and almost Empty) to indicate when a selected number of words is stored in memory. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices may be used in parallel to create wider data paths.

The IDT723622/723632/723642 is a synchronous (clocked) FIFO, meaning each port employs a synchronous interface.

All data transfers through a port are gated to the LOW-to-HIGH transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The Input Ready (IRA, IRB) and Almost-Full (ĀFĀ, ĀFB) flags of a FIFO are two-stage synchronized to the port clock that writes data into its array. The Output Ready (ORA, ORB) and Almost-Empty (ĀEĀ, ĀEB) flags of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offset values for the Almost-Full and Almost-Empty flags of both FIFOs can be programmed from Port A.

PIN CONFIGURATION




3022 drw 02

PQF Package TOP VIEW

- 1. NC no internal connection
- 2. Uses Yamaichi socket IC51-1324-828

PIN CONFIGURATION



TQFP TOP VIEW

5

PIN DESCRIPTIONS

Symbol	Name	I/O	Description
A0-A35	Port-A Data	1/0	36-bit bidirectional data port for side A.
ĀĒĀ	Port-A Almost -Empty Flag	O (Port A)	Programmable almost-empty flag synchronized to CLKA. It is LOW when the number of words in FIF02 is less than or equal to the value in the almost-empty A offset register, X2.
ĀĒB	Port-B Almost -Empty Flag	O (Port B)	Programmable almost-empty flag synchronzed to CLKB. It is LOW when the number of words in FIF01 is less than or equal to the value in the almost-empty B offset register, X1.
ĀFĀ	Port-A Almost -Full Flag	O (Port A)	Programmable almost-full flag synchronized to CLKA. It is LOW when the number of empty locations in FIF01 is less than or equal to the value in the almost-full A offset register, Y1.
ĀFB	Port-B Almost -Full Flag	O (Port B)	Programmable almost-full flag synchronized to CLKB. It is LOW when the number of empty locations in FIF02 is less than or equal to the value in the almost-full B offset register, Y2.
B0 - B35	Port-B Data	1/0	36-bit bidirectional data port for side B.
CLKA	Port-A Clock	l	CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. IRA, ORA, AFA, and AEA are all synchronized to the LOW-to-HIGH transition of CLKA.
CLKB	Port-B Clock	1	CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. IRB, ORB, AFB, and AEB are synchronized to the LOW-to-HIGH transition of CLKB.
CSA	Port-A Chip Select	l	CSA must be LOW to enable to LOW-to-HIGH transition of CLKA to read or write on port A. The AO-A35 outputs are in the high-impedance state when CSA is HIGH.
CSB	Port-B Chip Select	I	CSB must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port B. The BO- B35 outputs are in the high-impedance state when CSB is HIGH.
ENA	Port-A Enable	-	ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port A.
ENB	Port-B Enable	1	ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port B.
FS1, FS0	Flag Offset Selects	-	The LOW-to-HIGH transition of a FIFO's reset input latches the values of FSO and FS1. If either FSO or FS1 is HIGH when a reset input goes HIGH, one of the three preset values is selected as the offset for the FIFOs almost-full and almost-empty flags. If both FIFOs are reset simultaneously and both FSO and FS1 are LOW when RST1 and RST2 go HIGH, the first four writes to FIFO1 almost empty offsets for both FIFOs.
IRA	Input-Ready Flag	O (Port A)	IRA is synchronized to the LOW-to-HIGH transition of CLKA. When IRA is LOW, FIFO1 is full and writes to its array are disabled. IRA is set LOW when FIFO1 is reset and is set HIGH on the second LOW-to-HIGH transition of CLKA after reset.
IRB	Input-Ready Flag	O (Port B)	IRB is synchronized to the LOW-to-HIGH transition of CLKB. When IRB is LOW, FIFO2 is full and writes to its array are disabled. IRB is set LOW when FIFO2 is reset and is set HIGH on the second LOW-to-HIGH transition of CLKB after reset.
МВА	Port-A Mailbox Select		A HIGH level on MBA chooses a mailbox register for a port-A read or write operation. When the AO-A35 outputs are active, a HIGH level on MBA selects data from the mail2 register for output and a LOW level selects FIF02 output-register data for output.

PIN DESCRIPTIONS (CONT.)

Symbol	Name	I/O	Description
МВВ	Port-B Mailbox Select	1	A HIGH level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a HIGH level on MBB selects data from the mail1 register or output and a LOW level selects FIFO1 output-register data for output.
MBF1	Mail1 Register Flag	0	MBF1 is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is LOW. MBF1 is set HIGH by a LOW-to-HIGH transition of CLKB when a port-B read is selected and MBB is HIGH. MBF1 is set HIGH when FIFO1 is reset.
MBF2	Mail2 Register Flag	0	MBF2 is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is LOW. MBF2 is set HIGH by a LOW-to-HIGH transition of CLKA when a port-A read is selected and MBA is HIGH. MBF2 is also set HIGH when FIFO2 is reset.
ORA	Output-Ready Flag	O (Port A)	ORA is synchronized to the LOW-to-HIGH transition of CLKA. When ORA is LOW, FIFO2 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO2 when ORA is HIGH. ORA is forced LOW when FIFO2 is reset and goes HIGH on the third LOW-to-HIGH transition of CLKA after a word is loaded to empty memory.
ORB	Output-Ready Flag	O (Port B)	ORB is synchronized to the LOW-to-HIGH transition of CLKB. When ORB is LOW, FIFO1 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO1 when ORB is HIGH. ORB is forced LOW when FIFO1 is reset and goes HIGH on the third LOW-to-HIGH transition of CLKB after a word is loaded to empty memory.
RST1	FIFO1 Reset	1	To reset FIFO1, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while RST1 is LOW. The LOW-to-HIGH transition of RST1 latches the status of FSO and FS1 for AFA and AEB offset selection. FIFO1 must be reset upon power up before data is written to its RAM.
RST2	FIFO2 Reset		To reset FIFO2, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while RST2 is LOW. The LOW-to-HIGH transition of RST2 latches the status of FSO and FS1 for AFB and AEA offset selection. FIFO2 must be reset upon power up before data is written to its RAM.
W/RA	Port-A Write/ Read Select	l	A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The AO-A35 outputs are in the HIGH impedance state when W/RA is HIGH.
W/RB	Port-B Write/ Read Select	l	A LOW selects a write operation and a HIGH selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The BO-B35 outputs are in the HIGH impedance state when \overline{W} /RB is LOW.

5

ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)(1)

Symbol	Rating	Commercial	Unit
Vcc	Supply Voltage Range	-0.5 to 7	V
VI ⁽²⁾	Input Voltage Range	-0.5 to Vcc+0.5	V
Vo ⁽²⁾	Output Voltage Range	-0.5 to Vcc+0.5	V
lıĸ	Input Clamp Current (VI < 0 or VI > VCC)	±20	mA
Іок	Output Clamp Current (Vo = < 0 or Vo > Vcc)	±50	mA
lout	Continuous Output Current (Vo = 0 to Vcc)	±50	mA
Icc	Continuous Current Through Vcc or GND	±400	mA
TA	Operating Free Air Temperature Range	0 to 70	°C
Тѕтс	Storage Temperature Range	-65 to 150	°C

NOTES

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply Voltage	4.5	5.5	٧
VIH	High-Level Input Voltage	2		٧
VIL	Low-Level Input Voltage		0.8	٧
Іон	High-Level Output Current		-4	mA
loL	Low-Level Output Current		8	mA
Та	Operating Free-Air Temperature	0	70	°C

^{1.} Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

					C	DT72362 DT72363 DT72364 ommeric = 15, 20,	2 2 cal	
Parameter	,	Test Conditions			Min.	Typ.(1)	Max.	Unit
Voн	Vcc = 4.5V,	IOH = -4 mA			2.4			٧
Vol	Vcc = 4.5 V,	IoL = 8 mA			0.5	V		
lLi	Vcc = 5.5 V,	VI = Vcc or 0			±5	μА		
lLO	Vcc = 5.5 V,	Vo = Vcc or 0					±5	μА
lcc	Vcc = 5.5 V,	VI = Vcc -0.2 V or 0					400	μΑ
Δlcc ⁽²⁾	Vcc = 5.5 V,	One Input at 3.4 V,	CSA = VIH	A0-A35		0		mA
	Other Inputs at	Vcc or GND	CSB = VIH	B0-B35		0		}
	•		CSA = VIL	A0-A35			1	
			CSB = VIL	B0-35		-	1	1
			All Other Inputs	S .			1	
CIN	Vi = 0,	f = 1 MHz		- 	1	4		pF
Соит	Vo = 0,	f = 1 MHZ			1	8		pF

- 1. All typical values are at Vcc = 5V, TA = 25°C.
- 2. This is the supply current when each input is at least one of the specified TTL voltage levels rather than 0V or Vcc.

TIMING REQUIREMENTS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPER-ATING FREE-AIR TEMPERATURE

		7236	22-15 32-15 42-15	7236	22-20 32-20 42-20	723622-30 723632-30 723642-30		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Frequency, CLKA or CLKB		66.7		50		33.4	MHz
tclk	Clock Cycle Time, CLKA or CLKB	15		20		30		ns
tclkh	Pulse Duration, CLKA or CLKB HIGH	6		8		10		ns
tclkl	Pulse Duration, CLKA and CLKB LOW	6		8		10		ns
tDS	Setup Time, A0-A35 before CLKAT and B0-B35 before CLKBT	4		5		6		ns
tens	Setup Time, CSA, W/RA, ENA, and MBA before CLKA1; CSB, W/RB, ENB, and MBB before CLKB1	4.5		5		6		ns
trsts	Setup Time, RST1 or RST2 LOW before CLKA↑ or CLKB↑(1)	5		6		7		ns
tFSS	Setup Time, FS0 and FS1 before RST1 and RST2 HIGH	7.5		8.5		9.5		ns
tDH	Hold Time, A0-A35 after CLKA↑ and B0-B35 after CLKB↑	1		1		1		ns
tENH	Hold Time, CSA, W/RA, ENA, and MBA after CLKA1; CSB, W/RB, ENB, and MBB after CLKB1	1		1		1		ns
trsth	Hold Time, RST1 or RST2 LOW after CLKA1 or CLKB1(1)	4		4		5		ns
tFSH	Hold Time, FS0 and FS1 after RST1 and RST2 HIGH	2		3		3		ns
tskew1(2)	Skew Time, between CLKA [↑] and CLKB [↑] for ORA, ORB, IRA, and IRB	7.5		9		11		ns
tskew2(2)	Skew Time, between CLKA↑ and CLKB↑ for AEA, AEB, AFA, and AFB	12		16		20		ns

Requirement to count the clock edge as one of at least four needed to reset a FIFO.
 Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, CL = 30 pF

	·	7236	32-15	7236	32-20	7236		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tA	Access Time, CLKA1 to A0-A35 and CLKB1 to B0-B35	3	11	3	13	3	15	ns
tPIR	Propagation Delay Time, CLKA↑ to IRA and CLKB↑ to IRB	2	8	2	10	2	12	ns
tPOR	Propagation Delay Time, CLKA↑ to ORA and CLKB↑ to ORB	1	8	1	10	1	12	ns
tPAE	Propagation Delay Time, CLKA↑ to ĀĒĀ and CLKB↑ to ĀĒB	1	8	1	10	1	12	ns
tPAF	Propagation Delay Time, CLKA↑ to AFA and and CLKB↑ to AFB	1.	8	1	10	1	12	ns
tPMF	Propagation Delay Time, CLKA↑ to MBF1 LOW or MBF2 HIGH and CLKB↑ to MBF2 LOW or MBF1 HIGH	0	8	0	10	0	12	ns
tPMR	Propagation Delay Time, CLKA [↑] to B0-B35 ⁽¹⁾ and CLKB [↑] to A0-A35 ⁽²⁾	3	13.5	3	15	3	17	ns
tMDV	Propagation Delay Time, MBA to A0-A35 valid and MBB to B0-B35 Valid	3	11	3	13	3	15	ns
tPRF	Propagation Delay Time, RST1 LOW to AEB LOW, AFA HIGH, and MBF1 HIGH, and RST2 LOW to AEA LOW, AFB HIGH, and MBF2 HIGH	1	15	1	20	1	30	ns
tEN	Enable Time, CSA and W/RA LOW to A0-A35 Active and CSB LOW and W/RB HIGH to B0-B35 Active	2	12	2	13	2	14	ns
tDIS	Disable Time, CSA or W/RA HIGH to A0-A35 at high impedance and CSB HIGH or W/RB LOW to B0-B35 at HIGH impedance	1	8	1	12	1	11	ns

Writing data to the mail1 register when the B0-B35 outputs are active and MBB is HIGH.
 Writing data to the mail2 register when the A0-A35 outputs are active and MBA is HIGH.

SIGNAL DESCRIPTION

RESET

The FIFO memories of the IDT723622/723632/723642 are reset separately by taking their reset (RST1, RST2) inputs LOW for at least four port-A clock (CLKA) and four port-B clock (CLKB) LOW-to-HIGH transitions. The reset inputs can switch asynchronously to the clocks. A FIFO reset initializes the internal read and write pointers and forces the input-ready flag (IRA, IRB) LOW, the output-ready flag (ORA, ORB) LOW, the almost-empty flag (AEA, AEB) LOW, and the almost-full flag (AFA, AFB) HIGH. Resetting a FIFO also forces the mailbox flag (MBF1, MBF2) of the parallel mailbox register HIGH. After a FIFO is reset, its input-ready flag is set HIGH after two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.

A LOW-to HIGH transition on a FIFO reset (RST1, RST2) input latches the value of the flag-select (FS0, FS1) inputs for choosing the almost-full and almost-empty offset programming method (see almost-empty and almost-full flag offset programming below).

ALMOST-EMPTY FLAG AND ALMOST-FULL FLAG OFF-SET PROGRAMMING

Four registers in the IDT723622/723632/723642 are used to hold the offset values for the almost-empty and almost-full flags. The port-B almost-empty flag (AEB) offset register is labeled X1 and the port-A almost-empty flag (AEA) offset register is labeled X2. The port-A almost-full flag (AFA) offset register is labeled Y1 and the port-B almost-full flag (AFB) offset register is labeled Y2. The index of each register name corresponds to its FIFO number. The offset registers can be loaded with preset values during the reset of a FIFO or they can be programmed from port A (see Table 1).

To load a FIFO almost-empty flag and almost-full flag offset registers with one of the three preset values listed in Table1, at least one of the flag-select inputs must be HIGH

during the LOW-to-HIGH transition of its reset input. For example, to load the preset value of 64 into X1 and Y1, FS0 and FS1 must be HIGH when FIFO1 reset (RST1) returns HIGH. Flag-offset registers associated with FIFO2 are loaded with one of the preset values in the same way with FIFO2 reset (RST2). When using one of the preset values for the flag offsets, the FIFOs can be reset simultaneously or at different times.

To program the X1, X2, Y1, and Y2 registers from port A, both FIFOs should be reset simultaneously with FS0 and FS1 LOW during the LOW-to-HIGH transition of the reset inputs. After this reset is complete, the first four writes to FIFO1 do not store data in RAM but load the offset registers in the order Y1, X1, Y2, X2. The port A data inputs used by the offset registers are (A7-A0), (A8-A0), or (A9-A0) for the IDT723622, IDT723632, or IDT723642, respectively. The highest numbered input is used as the most significant bit of the binary number in each case. Valid programming values for the registers ranges from 1 to 252 for the IDT723622; 1 to 508 for the IDT723632; and 1 to 1020 for the IDT723642. After all the offset registers are programmed from port A, the port-B input-ready flag (IRB) is set HIGH, and both FIFOs begin normal operation.

FIFO WRITE/READ OPERATION

The state of the port-A data (A0-A35) outputs is controlled by port-A chip select (\overline{CSA}) and port-A write/read select (W/\overline{RA}). The A0-A35 outputs are in the High-impedance state when either \overline{CSA} or W/\overline{RA} is HIGH. The A0-A35 outputs are active when both \overline{CSA} and W/\overline{RA} are LOW.

Data is loaded into FIFO1 from the A0-A35 inputs on a LOW-to-HIGH transition of CLKA when \overline{CSA} is LOW, W/ \overline{RA} is HIGH, ENA is HIGH, MBA is LOW, and IRA is HIGH. Data is read from FIFO2 to the A0-A35 outputs by a LOW-to-HIGH transition of CLKA when \overline{CSA} is LOW, W/ \overline{RA} is LOW, ENA is HIGH, MBA is LOW, and ORA is HIGH (see Table 2). FIFO reads and writes on port A are independent of any concurrent

FS1	FS0	RST1	RST2	X1 AND Y1 REGISTERS(1)	X2 AND Y2 REGISTERS(2)
Н	Н	1	Х	64	X
Н	Н	Х	1	X	64
Н	L	1	Х	16	X
Н	L	Х	1	X	16
L	Н	1	X	8	X
L	Н	Х	1	X	8
L	L	1	1	Programmed from port A	Programmed from port A

- 1. X1 register holds the offset for AEB; Y1 register holds the offset for AFA.
- 2. X2 register holds the offset tor AEA; Y2 register holds the offset for AFB.

Table 1. Flag Programming

port-B operation.

The port-B control signals are identical to those of port A with the exception that the port-B write/read select (\overline{W}/RB) is the inverse of the port-A write/read select ($W/\overline{R}A$). The state of the port-B data (B0-B35) outputs is controlled by the port-B chip select (\overline{CSB}) and port-B write/read select (\overline{W}/RB). The B0-B35 outputs are in the high-impedance state when either \overline{CSB} is HIGH or \overline{W}/RB is LOW. The B0-B35 outputs are active when \overline{CSB} is LOW and \overline{W}/RB is HIGH.

Data is loaded into FIFO2 from the B0-B35 inputs on a LOW-to-HIGH transition of CLKB when $\overline{\text{CSB}}$ is LOW, $\overline{\text{W}}/\text{RB}$ is LOW, ENB is HIGH, MBB is LOW, and IRB is HIGH. Data is read from FIFO1 to the B0-B35 outputs by a LOW-to-HIGH transition of CLKB when $\overline{\text{CSB}}$ is LOW, $\overline{\text{W}}/\text{RB}$ is HIGH, ENB is HIGH, MBB is LOW, and ORB is HIGH (see Table 3) . FIFO reads and writes on port B are independent of any concurrent port-A operation.

The setup and hold time constraints to the port clocks for the port chip selects and write/read selects are only for enabling write and read operations and are not related to highimpedance control of the data outputs. If a port enable is LOW during a clock cycle, the port's chip select and write/read select may change states during the setup and hold time window of the cycle.

When a FIFO output-ready flag is LOW, the next data word is sent to the FIFO output register automatically by the LOW-to-HIGH transition of the port clock that sets the output-ready flag HIGH. When the output-ready flag is HIGH, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port's chip select, write/read select, enable, and mailbox select.

SYNCHRONIZED FIFO FLAGS

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability by reducing the probability of metastable events when CLKA and CLKB operate asynchronously to one another. ORA, ĀEĀ, IRA, and ĀFĀ are synchronized to CLKA. ORB, ĀEB, IRB, and ĀFB are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

CSA	W/RA	ENA	MBA	CLKA	A0-A35 OUTPUTS	PORT FUNCTION
Н	x	X	_x	х	In high-impedance state	None
L	Н	L	х	Х	In high-impedance state	None
L	Н	Н	L	↑	In high-impedance state	FIFO1 write
L	Н	Н	Н	1	In high-impedance state	Mail1 write
L	L	L	L	Х	Active, FIFO2 output register	None
L	L	н	L	1	Active, FIFO2 output register	FIFO2 read
L	L	١	Н	Х	Active, mail2 register	None
L	L	Н	Н	1	Active, mail2 register	Mail2 read (set MBF2 HIGH)

Table 2. Port-A Enable Function Table

CSB	W/RB	ENB	MBB	CLKB	B0-B35 OUTPUTS	PORT FUNCTION
Н	х	Х	х	Х	In high-impedance state	None
L	L	L	Х	Х	In high-impedance state	None
L	L	Н	L	1	In high-impedance state	FIFO2 write
L	L	Н	Н	1	In high-impedance state	Mail2 write
L	Н	L	L	Х	Active, FIFO1 output register	None
L	Н	н	L	1	Active, FIFO1 output register	FIFO1 read
L	Н	L.	Н	Х	Active, mail1 register	None
L	Н	Н	Н	1	Active, mail1 register	Mail1 read (set MBF1 HIGH)

Table 3. Port-B Enable Function Table

OUTPUT-READY FLAGS (ORA, ORB)

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array. When the output-ready flag is HIGH, new data is present in the FIFO output register. When the output-ready flag is LOW, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.

A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of the output-ready flag synchronizing clock. Therefore, an output-ready flag is LOW if a word in memory is the next data to be sent to the FIFO output register and three cycles of the port Clock that reads data from the FIFO have not elapsed since the time the word was written. The output-ready flag of the FIFO remains LOW until the third LOW-to-HIGH transition of the synchronizing clock

occurs, simultaneously forcing the output-ready flag HIGH and shifting the word to the FIFO output register.

A LOW-to-HIGH transition on an output-ready flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time tskEw1 or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 7 and 8).

INPUT-READY FLAGS (IRA, IRB)

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array. When the input-ready flag is HIGH, a memory location is free in the SRAM to receive new data. No memory locations are free when the input-ready flag is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of two cycles of the

Number of Words in FIFO			s ynchronized to CLKB		Synchronized to CLKA	
IDT723622 ^(1,2)	IDT723632 ^(1,2)	IDT723642 ^(1,2)	ORB	AEB	ĀFĀ	IRA
0	0	0		L	Н	Η
1 to X1	1 to X1	1 to X1	H	L	Н	Н
(X1+1) to [256-(Y1+1)]	(X1+1) to [512-(Y1+1)]	(X1+1) to [1024-(Y1+1)]	Н	Н	Н	Н
(256-Y1) to 255	(512-Y1) to 511	(1024-Y1) to 1023	Н	Н	L	Н
256	512	1024	Н	Н	L	L

Table 4. FIF01 Flag Operation

Notes:

- 1. X1 is the almost-empty offset for FIFO1 used by AEB. Y1 is the almost-full offset for FIFO1 used by AFA. Both X1 and Y1 are selected during a reset of FIFO1 or programmed from port A.
- 2. When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

Number of Words in FIFO			s ynchronized to CLKA		Synchronized to CLKB	
IDT723622 ^(1,2)	IDT723632 ^(1,2)	IDT723642 ^(1,2)	ORA	ĀĒĀ	AFB	IRB
0	0	0	L	L	Н	H
1 to X2	1 to X2	1 to X2	Н	L	Н	Н
(X2+1) to [256-(Y2+1)]	(X2+1) to [512-(Y2+1)]	(X2+1) to [1024-(Y2+1)]	Н	Н	Н	Н
(256-Y2) to 255	(512-Y2) to 511	(1024-Y2) to 1023	Н	Н	L	Н
256	512	1024	Н	Н	L	L

Table 5. FIF02 Flag Operation

Notes:

- X2 is the almost-empty offset for FIFO2 used by AEA. Y2 is the almost-full offset for FIFO2 used by AEB. Both X2 and Y2 are selected during a reset of FIFO2 or programmed from port A.
- 2. When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

input-ready flag synchronizing clock. Therefore, an input-ready flag is LOW if less than two cycles of the input-ready flag synchronizing clock have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on the input-ready flag synchronizing Clock after the read sets the input-ready flag HIGH.

A LOW-to-HIGH transition on an input-ready flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time tSKEW1 or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 9 and 10).

ALMOST-EMPTY FLAGS (AEA, AEB)

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the contents of register X1 for \overline{AEB} and register X2 for \overline{AEA} . These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming above). An almost empty Flag is LOW when its FIFO contains X or less words and is HIGH when its FIFO contains (X+1) or more words. A data word present in the FIFO output register has been read from memory.

Two LOW-to-HIGH transitions of the almost-empty flag synchronizing clock are required after a FIFO write for its almost-empty flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing (X+1) or more words remains LOW if two cycles of its synchronizing clock have not elapsed since the write that filled the memory to the (X+1) level. An almost-empty flag is set HIGH by the second LOW-to-HIGH transition of its synchronizing clock after the FIFO write that fills memory to the (X+1) level. A LOW-to-HIGH transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time tSkEw2 or greater after the write that fills the FIFO to (X+1) words. Otherwise, the subsequent synchronizing clock cycle may be the first synchronization cycle.

ALMOST-FULL FLAGS (AFA, AFB)

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the contents of register Y1 for AFA and register Y2 for AFB. These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming above). An almost-full flag is LOW when the number of words in its FIFO is greater than or equal to (256-Y), (512-Y), or (1024-Y) for the IDT723632, IDT723632, or IDT723642 re-

spectively. An almost-full flag is HIGH when the number of words in its FIFO is less than or equal to [256-(Y+1)], [512-(Y+1)], or [1024-(Y+1)] for the IDT723622, IDT723632, or IDT723642 respectively. Note that a data word present in the FIFO output register has been read from memory.

Two LOW-to-HIGH transitions of the almost-full flag synchronizing clock are required after a FIFO read for its almostfull flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [256/512/1024-(Y+1)] or less words remains LOW if two cycles of its synchronizing clock have not elapsed since the read that reduced the number of words in memory to [256/512/1024-(Y+1)]. An almost-full flag is set HIGH by the second LOW-to-HIGH transition of its synchronizing clock after the FIFO read that reduces the number of words in memory to [256/512/1024-(Y+1)]. A LOW-to-HIGH transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time tskew2 or greater after the read that reduces the number of words in memory to [256/512/1024-(Y+1)]. Otherwise, the subsequent synchronizing clock cycle may be the first synchronization cycle (see Figures 13 and 14).

MAILBOX REGISTERS

Each FIFO has a 36-bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A LOW-to-HIGH transition on CLKA writes A0-A35 data to the mail1 register when a port-A write is selected by \overline{CSA} , W/\overline{RA} , and ENA and with MBA HIGH. A LOW-to-HIGH transition on CLKB writes BO-B35 data to the mail2 register when a port-B write is selected by \overline{CSB} , \overline{W}/RB , and ENB and with MBB HIGH. Writing data to a mail register sets its corresponding flag ($\overline{MBF1}$ or $\overline{MBF2}$) LOW. Attempted writes to a mail register are ignored while the mail flag is LOW.

When data outputs of a port are active, the data on the bus comes from the FIFO output register when the port mailbox select input is LOW and from the mail register when the port-mailbox select input is HIGH. The mail1 register flag (MBF1) is set HIGH by a LOW-to-HIGH transition on CLKB when a port-B read is selected by \overline{CSB} , \overline{W}/RB , and ENB and with MBB HIGH. The mail2 register flag (MBF2) is set HIGH by a LOW-to-HIGH transition on CLKA when a port-A read is selected by \overline{CSA} , \overline{W}/RA , and ENA and with MBA HIGH. The data in a mail register remains intact after it is read and changes only when new data is written to the register.






Figure 1. FIFO1 Reset Loading X1 and Y1 with a Preset Value of Eight(1).

1. FIFO2 is reset in the same manner to load X2 and Y2 with a preset value.




- 1. tskew1 is the minimum time between the rising CLKA edge and a rising CLKB edge for IRB to transition HIGH in the next cycle. If the time between the rising edge of CLKA and rising edge of CLKA is less than tskew1, then IRB may transition HIGH one cycle later than shown.
- 2. CSA = LOW, W/RA = HIGH, MBA = LOW. It is not necessary to program offset register on consecutive clock cycles.

Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values after Reset.



1. Written to FIFO1.


Figure 3. Port-A Write Cycle Timing for FIFO1



NOTE:


1. Written to FIFO2.

Figure 4. Port-B Write Cycle Timing for FIFO2.



NOTE:

1. Read From FIFO1. Figure 5. Port-B Read Cycle Timing for FIFO1.



1. Read From FIFO2.

Figure 6. Port-A Read Cycle Timing for FIFO2.




Figure 7. ORB Flag Timing and First Data Word Fallthrough when FIFO1 is Empty.

^{1.} tskew is the minimum time between a rising CLKA edge and a rising CLKB edge for ORB to transition HIGH and to clock the next word to the FIFO1 output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than tskew1, then the transition of ORB HIGH and load of the first word to the output register may occur one CLKB cycle later than shown.




Figure 8. ORA Flag Timing and First Data Word Fallthrough when FIFO2 is Empty.

^{1.} tskewi is the minimum time between a rising CLKB edge and a rising CLKA edge for ORA to transition HIGH and to clock the next word to the FIFO2 output register in three CLKA cycles. If the time between the rising CLKB edge and rising CLKA edge is less than tskewi, then the transition of ORA HIGH and load of the first word to the output register may occur one CLKA cycle later than shown.






Figure 9. IRA Flag Timing and First Available Write when FIFO1 is Full.

^{1.} tskewi is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskewi, then IRA may transition HIGH one CLKA cycle later than shown.




1. tskewi is the minimum time between a rising CLKA edge and a rising CLKB edge for IRB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskewi, then IRB may transition HIGH one CLKB cycle later than shown.

Figure 10. IRB Flag Timing and First Available Write when FIFO2 is Full.



- tskEwz is the minimum time between a rising CLKA edge and a rising CLKB edge for AEB to transition HIGH in the next CLKB cycle. If the time between
 the rising CLKA edge and rising CLKB edge is less than tskEwz, then AEB may transition HIGH one CLKB cycle later than shown.
- 2. FIFO1 Write (CSA = LOW, W/RA = LOW, MBA = LOW), FIFO1 read (CSB = LÓW, W/RB = HIGH, MBB = LOW). Data in the FIFO1 output register has been read from the FIFO.


Figure 11. Timing for AEB when FIFO2 is Almost Empty.



NOTES:

- 1. tskew2 is the minimum time between a rising CLKB edge and a rising CLKA edge for AEA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskew2, then AEA may transition HIGH one CLKA cycle later than shown.
- 2. FIFO2 Write (CSB = LOW, W/RB = LOW, MBB = LOW), FIFO2 read (CSA = LÓW, W/RA = LOW, MBA = LOW). Data in the FIFO2 output register has been read from the FIFO.


Figure 12. Timing for AEA when FIFO2 is Almost Empty.



NOTES:

- tskew2 is the minimum time between a rising CLKA edge and a rising CLKB edge for AFA to transition HIGH in the next CLKA cycle. If the time between
 the rising CLKA edge and rising CLKB edge is less than tskew2, then AFA may transition HIGH one CLKB cycle later than shown.
- 2. FIFO1 Write (CSA = LOW, W/RA = HIGH, MBA = LOW), FIFO1 read (CSB = LOW, W/RB = HIGH, MBB = LOW). Data in the FIFO1 output register has been read from the FIFO.
- 3. D = Maximum FIFO Depth = 256 for the 723622, 512 for the 723632, 1024 for the 723642.

Figure 13. Timing for AFA when FIFO1 is Almost Full.



NOTES:

- 1. tskEw2 is the minimum time between a rising CLKB edge and a rising CLKA edge for AFB to transition HIGH in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskEw2, then AFB may transition HIGH one CLKA cycle later than shown.
- 2. FIFO2 write (CSB = LOW, W/RB = LOW, MBB = LOW), FIFO2 read (CSA = LOW, W/RA = LOW, MBA = LOW). Data in the FIFO2 output register has been read from the FIFO.
- 3. D = Maximum FIFO Depth = 256 for the 723622, 512 for the 723632, 1024 for the 723642.

Figure 14. Timing for $\overline{\text{AFB}}$ when FIFO2 is Almost Full.




Figure 15. Timing for Mail1 Register and MBF1 Flag.

5.16

22






Figure 16. Timing for Mail2 Register and MBF2 Flag.





CALCULATING POWER DISSIPATION

Figure 17.

The Icc(f) current for the graph in Figure 17 was taken while simultaneously reading and writing a FIFO on the IDT723622/IDT723642 with CLKA and CLKB set to fs. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero capacitance load. Once the capacitance load per data-output channel and the number of IDT723622/IDT723632/IDT62342 inputs driven by TTL HIGH levels are known, the power dissipation can be calculated with the equation below.

With Icc(t) taken from FIgure 17, the maximum power dissipation (PT) of the IDT723622/IDT723632/IDT723642 may be calculated by:

PT = VCC x [ICC(f) + (N x
$$\triangle$$
ICC x dc)] + Σ (CL x VCC² X fO)

where:

N = number of inputs driven by TTL levels

ΔICC= increase in power supply current for each input at a TTL HIGH level

dc = duty cycle of inputs at a TTL HIGH level of 3.4 V

CL = output capacitance load

fO = switching frequency of an output

When no read or writes are occurring on the IDT723632, the power dissipated by a single clock (CLKA or CLKB) input running at frequency fS is calculated by:

PT = VCC x fs x 0.184 mA/MHz

PARAMETER MEASUREMENT INFORMATION 5 V $1.1 k\Omega$ From Output **Under Test** 30 pF⁽¹⁾ 680Ω PROPAGATION DELAY LOAD CIRCUIT **GND** 3 V 3 V Timing Input 1.5 V High-Level 1.5 V Input 1.5 V GND GND 3 V 3 V Data, 1.5 V Enable Low-Level 1.5 V 1.5 V GND Input Input **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES **PULSE DURATIONS** 3 V Output Enable **GND tPLZ** 3 V ≈3 V Input 1.5 V 1.5 V 1.5 V Low-Level **GND** VOL Output **tPZH** ٧он ۷он In-Phase 1.5 V High-Level Output 1.5 V v_{OL} Output ≈ OV VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES **VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES 3022 drw 20

NOTE:


Figure 18. Load Circuit and Voltage Waveforms.

5.16

^{1.} Includes probe and jig capacitance.

5

ORDERING INFORMATION





CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT

IDT72401 IDT72402 IDT72403 IDT72404

FEATURES:

- · First-In/First-Out Dual-Port memory
- 64 x 4 organization (IDT72401/03)
- 64 x 5 organization (IDT72402/04)
- IDT72401/02 pin and functionally compatible with MMI67401/02
- · RAM-based FIFO with low fall-through time
- Low-power consumption
- Active: 175mW (typ.)
- Maximum shift rate 45MHz
- High data output drive capability
- · Asynchronous and simultaneous read and write
- · Fully expandable by bit width
- · Fully expandable by word depth
- IDT72403/04 have Output Enable pin to enable output data
- High-speed data communications applications
- High-performance CMOS technology
- Available in CERDIP, plastic DIP and SOIC
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing #5962-86846 and 5962-89523 is listed on this function.

DESCRIPTION:

The IDT72401 and IDT72403 are asynchronous highperformance First-In/First-Out memories organized 64 words by 4 bits. The IDT72402 and IDT72404 are asynchronous high-performance First-In/First-Out memories organized as 64 words by 5 bits. The IDT72403 and IDT72404 also have an Output Enable (<u>OE</u>) pin. The FIFOs accept 4-bit or 5-bit data at the data input (D0-D3, 4). The stored data stack up on a first-in/first-out basis.

A Shift Out (SO) signal causes the data at the next to last word to be shifted to the output while all other data shifts down one location in the stack. The Input Ready (IR) signal acts like a flag to indicate when the input is ready for new data (IR=HIGH) or to signal when the FIFO is full (IR=LOW). The Input Ready signal can also be used to cascade multiple devices together. The Output Ready (OR) signal is a flag to indicate that the output remains valid data (OR=HIGH) or to indicate that the FIFO is empty (OR=LOW). The Output Ready can also be used to cascade multiple devices together.


Width expansion is accomplished by logically ANDing the Input Ready (IR) and Output Ready (OR) signals to form composite signals.

Depth expansion is accomplished by tying the data inputs of one device to the data outputs of the previous device. The Input Ready pin of the receiving device is connected to the Shift Out pin of the sending device and the Output Ready pin of the sending device is connected to the Shift In pin of the receiving device.

Reading and writing operations are completely asynchronous allowing the FIFO to be used as a buffer between two digital machines of widely varying operating frequencies. The 45MHz speed makes these FIFOs ideal for high-speed communication and controller applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc. FAST is a trademark of National Semiconductor, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JULY 1994

2747 tbl 02

PIN CONFIGURATIONS



- 1. Pin 1: NC No Connection IDT72401, QE IDT72403
- 2. Pin 1: NC No Connection IDT72402,QE IDT72404

ABSOLUTE MAXIMUM RATINGS(1)

			-	
Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temp.	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
Тѕтс	Storage Temp.	-55 to +125	-65 to +150	ွင
lout	DC Output Current	50	50	mA

NOTE: 2747 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Mil. Supply Voltage	4.5	5.0	5.5	٧
Vcc	Com'l. Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0		_	٧
VIL ⁽¹⁾	Input High Voltage	_	_	0.8	٧

NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit			
Cin	Input Capacitance	VIN = 0V	5	pF			
Соит	Output Capacitance	Vout = 0V	7	pF			
NOTE: 2747 tbl 03							

1. This parameter is sampled and not 100% tested.

DC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5.0V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5.0V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
lıL	Low-Level Input Current	Vcc = Max., GND ≤ VI ≤	Vcc	-10		μА
liH ·	High-Level Input Current	Vcc = Max., GND ≤ Vı ≤	Vcc		10	μА
Vol	Low-Level Output Voltage	Vcc = Min., loL = 8mA			0.4	V
Voh	High-Level Output Voltage	Vcc = Min., loн = -4mA	Vcc = Min., loн = -4mA			V
los ⁽¹⁾	Output Short-Circuit Current	Vcc = Max., Vo = GND		-20	110	mA
lHZ	Off-State Output Current	Vcc = Max., Vo = 2.4V		_	20	μΑ
lız	(IDT72403 and IDT72404)	Vcc = Max., Vo = 0.4V	Vcc = Max., Vo = 0.4V		_	μА
Icc ^(2,3)	Supply Current	Vcc = Max., f = 10MHz	Com'l.		35	mA
			Military	_	45	mA

- 1. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Guaranteed but not tested.
- 2. Icc measurements are made with outputs open. OE is HIGH for IDT72403/72404.
- 3 For frequencies greater than 10MHZ, Icc = 35mA + (1.5mA x [f 10MHz]) commercial, and Icc = 45mA + (1.5mA x [f 10MHz]) military.

OPERATING CONDITIONS

(Commercial: $Vcc = 5.0V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5.0V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

			Comr	nercial			Milis	ary and	Comme	ercial			
			IDT72402L45 IDT72403L45		IDT72402L35 ID IDT72403L35 ID		IDT72401L25 IDT72402L25 IDT72403L25 IDT72404L25		IDT72401L15 IDT72402L15 IDT72403L15 IDT72404L15		IDT72401L10 IDT72402L10 IDT72403L10 IDT72404L10		
Symbol	Parameters	Figure	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tsıн ⁽¹⁾	Shift in HIGH Time	2	9		9	_	11	ı	11		11		ns
tsıL	Shift in LOW TIme	2	11	_	17		24	_	25	_	30		ns
tiDS	Input Data Set-up	2	0	_	0	_	0	_	0	_	0		ns
tiDH	Input Data Hold Time	2	13		15	_	20	_	30	_	40	-	ns
tsoH ⁽¹⁾	Shift Out HIGH Time	5	9		9		11		11	_	11	_	ns
tsoL	Shift Out LOW Time	5	11		17	_	24	_	25		25	-	ns
tmrw	Master Reset Pulse	8	20	_	25	_	25		25		30	ı	ns
tmas	Master Reset Pulse to SI	8	10	_	10		10		25	_	35	1	ns
tsin	Data Set-up to IR	4	3		3	_	5		5		5		ns
thir	Data Hold from IR	4	13	_	15	_	20	1	30	_	30	. 1	ns
tson ⁽⁴⁾	Data Set-up to OR HIGH	7	0	_	0	_	0.	1	0	_	0	1	ns

2747 tbl 05

AC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5.0V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5.0V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

			Comr	nercial			Milit	ary and	Comme	ercial			
			IDT72 IDT72	IDT72401L45 IDT72402L45 IDT72403L45 IDT72404L45		IDT72401L35 IDT72402L35 IDT72403L35 IDT72404L35		IDT72401L25 IDT72402L25 IDT72403L25 IDT72404L25		401L15 402L15 403L15 404L15	IDT72401L10 IDT72402L10 IDT72403L10 IDT72404L10		
Symbol	Parameters	Figure	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tin	Shift In Rate	2	_	45		35		25		15		10	MHz
tiRL ⁽¹⁾	Shift In to Input Ready LOW	2	1	18	1	18	_	21		35	1	40	ns
tiRH ⁽¹⁾	Shift In to Input Ready HIGH	2	1	18	-	20	-	28	-	40	-	45	ns
tout	Shift Out Rate	5		45	_	35	_	25	_	15	_	10	MHz
torl ⁽¹⁾	Shift Out to Output Ready LOW	5	_	18	_	18	_	19		35	_	40	ns
torn ⁽¹⁾	Shift Out to Output Ready HIGH	5	_	19		20		34		40		55	ns
todh	Output Data Hold (Previous Word)	5	5	1	5	1	5	1	5	_	5	_	ns
tops	Output Data Shift (Next Word)	5	_	19	_	20	_	34	_	40	_	55	ns
tPT	Data Throughput or "Fall-Through"	4, 7	-	30		34		40	_	65	_	65	ns
tmrorl	Master Reset to OR LOW	8	_	25	_	28	_	35	-	35		40	ns .
tmrirh	Master Reset to IR HIGH	8		25	_	28	_	35	_	35	_	40	ns
tmrq	Master Reset to Data Output LOW	8	_	20		20	_	25	_	35		40	ns
t00E ⁽³⁾	Output Valid from OE LOW	9	_	12	_	15	_	20	_	30		35	ns
tHZOE ^(3,4)	Output High-Z from OE HIGH	9	_	12	_	12	_	15	_	25	_	30	ns
tiPH ^(2,4)	Input Ready Pulse HIGH	4	9		9		11		11	_	11		ns
toph ^(2,4)	Ouput Ready Pulse HIGH	7	9	_	9		11	_	11	<u> </u>	11		ns

NOTES

2747 thi 06

^{1.} Since the FIFO is a very high-speed device, care must be excercised in the design of the hardware and timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of 0.1μF directly between Vcc and GND with very short lead length is recommended.

This parameter applies to FIFOs communicating with each other in a cascaded mode. IDT FIFOs are guaranteed to cascade with other IDT FIFOs of like speed grades.

^{3.} IDT72403 and IDT72404 only.

^{4.} Guaranteed by design but not currently tested.


5


AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2747 tbl 07

ALL INPUT PULSES:





*Including scope and jig

SIGNAL DESCRIPTIONS

INPUTS:

DATA INPUT (Do-3, 4)

Data input lines. The IDT72401 and IDT72403 have a 4-bit data input. The IDT72402 and IDT72404 have a 5-bit data input.

CONTROLS:

SHIFT IN (SI)

Shift In controls the input of the data into the FIFO. When SI is HIGH, data can be written to the FIFO via the Do-3, 4 lines.

SHIFT OUT (SO)

Shift Out controls the output of data of the FIFO. When SO is HIGH, data can be read from the FIFO via the Data Output (Q0-3, 4) lines.

MASTER RESET (MR)

Master Reset clears the FIFO of any data stored within. Upon power up, the FIFO should be cleared with a Master Reset. Master Reset is active LOW.

INPUT READY (IR)

When Input Ready is HIGH, the FIFO is ready for new input data to be written to it. When IR is LOW the FIFO is unavailable for new input data. Input Ready is also used to cascade many FIFOs together, as shown in Figures 10 and 11 in the Applications section.

OUTPUT READY (OR)

When Output Ready is HIGH, the output (Q0-3, 4) contains valid data. When OR is LOW, the FIFO is unavailable for new output data. Output Ready is also used to cascade many FIFOs together, as shown in Figures 10 and 11.

OUTPUT ENABLE (OE) (IDT72403 AND IDT72404 ONLY)

Output enable is used to read FIFO data onto a bus. Output Enable is active LOW.

OUTPUTS:

DATA OUTPUT (Q0-3, 4)

Data Output lines. The IDT72401 and IDT72403 have a 4-bit data output. The IDT72402 and IDT72404 have a 5-bit data output.

FUNCTIONAL DESCRIPTION

These 64 x 4 and 64 x 5 FIFOs are designed using a dual port RAM architecture as opposed to the traditional shift register approach. This FIFO architecture has a write pointer, a read pointer and control logic, which allow simultaneous read and write operations. The write pointer is incremented by the falling edge of the Shift In (SI) control; the read pointer is incremented by the falling edge of the Shift Out (SO). The Input Ready (IR) signals when the FIFO has an available memory location; Output Ready (OR) signals when there is valid data on the output. Output Enable (OE) provides the capability of three-stating the FIFO outputs.

FIFO Reset

The FIFO must be reset upon power up using the Master Reset (MR) signal. This causes the FIFO to enter an empty state, signified by Output Ready (OR) being LOW and Input Ready (IR) being HIGH. In this state, the data outputs (Qo-3, 4) will be LOW.

Data Input

Data is shifted in on the LOW-to-HIGH transition of Shift In (SI). This loads input data into the first word location of the FIFO and causes Input Ready to go LOW. On the HIGH-to-LOW transition of Shift In, the write pointer is moved to the next word position and Input Ready (IR) goes HIGH, indicating the readiness to accept new data. If the FIFO is full, Input Ready will remain LOW until a word of data is shifted out.

Data Output

Data is shifted out on the HIGH-to-LOW transition of Shift Out (SO). This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and Output Ready (OR) will go HIGH. If data is not present, Output Ready will stay LOW indicating the FIFO is empty. The last valid word read from the FIFO will remain at the FIFOs output when it is empty. When the FIFO is not empty, Output Ready (OR) goes LOW on the LOW-to-HIGH transition of Shift Out. Previous data remains on the output until the HIGH-to-LOW transition of Shift Out (SO).

Fall-Through Mode

The FIFO operates in a fall-through mode when data gets shifted into an empty FIFO. After a fall-through delay the data propagates to the output. When the data reaches the output. the Output Ready (OR) goes HIGH. Fall-through mode also occurs when the FIFO is completely full. When data is shifted out of the full FIFO, a location is available for new data. After a fall-through delay, the Input Ready goes HIGH. If Shift In is HIGH, the new data can be written to the FIFO.

Since these FIFOs are based on an internal dual-port RAM architecture with separate read and write pointers, the fallthrough time (tPT) is one cycle long. A word may be written into the FIFO on a clock cycle and can be accessed on the next clock cycle.

TIMING DIAGRAMS






Figure 2. Input Timing



NOTES:

- 1. Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
- Input Data is loaded into the first word.
- 3. Input Ready goes LOW indicating the first word is full.
- 4. The write pointer is incremented.
- 5. The FIFO is ready for the next word.
- 6. If the FIFO is full then the Input Ready remains LOW.
- 7. Shift In pulses applied while Input Ready is LOW will be ignored (see Figure 4).


Figure 3. The Mechanism of Shifting Data Into the FIFO



NOTES:

- 1. FIFO is initially full.
- 2. Shift Out pulse is applied.
- 3. Shift In is held HIGH.
- 4. As soon as Input Ready becomes HIGH the Input Data is loaded into the FIFO.
- 5. The write pointer is incremented. Shift In should not go LOW until (tpt + tiph).


Figure 4. Data is Shifted In Whenever Shift In and Input Ready are Both HIGH



NOTES:

- 1. This data is loaded consecutively A, B, C.
- 2. Data is shifted out when Shift Out makes a HIGH to LOW transition.


Figure 5. Output Timing



NOTES:

- 1. Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
- 2. Shift Out goes HIGH causing the next step.
- 3. Output Ready goes LOW.
- 4. The read pointer is incremented.
- 5. Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
- 6. If the FIFO has only one word loaded (A DATA) then Output Ready stays LOW and the A DATA remains unchanged at the outputs.
- 7. Shift Out pulses applied when Output Ready is LOW will be ignored.


Figure 6. The Mechanism of Shifting Data Out of the FIFO



NOTE:

1. FIFO initially empty.


Figure 7. tpt and toph Specification



NOTE:

1. Worst case, FIFO initially full..

Figure 8. Master Reset Timing




NOTE:

1. High-Z transitions are referenced to the steady-state Von -500mV and VoL +500mV levels on the output. thzoE is tested with 5pF load capacitance instead of 30pF as shown in Figure 1.

Figure 9. Output Enable Timing, IDT72403 and IDT72404 Only

8


APPLICATIONS



NOTE:

 FIFOs can be easily cascaded to any desired path. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.

Figure 10. 128 x 4 Depth Expansion




NOTES:

- 1. When the memory is empty, the last word will remain on the outputs until the Master Reset is strobed or a new data word falls through to the output. However, OR will remain LOW, indicating data at the output is not valid.
- 2. When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and stays LOW until the new data has appeared on the outputs. Anytime OR is HIGH, there is valid stable data on the outputs.
- 3. If SO is held HIGH while the memory is empty and a word is written into the input, that word will appear at the output after a fall-through time. OR will go HIGH for one internal cycle (at least ton) and then go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW.
- 4. When the Master Reset is brought Low, the outputs are cleared to LOW, IR goes HIGH and OR goes LOW. If SI is HIGH when the Master Reset goes HIGH, the data on the inputs will be written into the memory and IR will return to the LOW state until SI is brought LOW. If SI is LOW when the Master Reset is ended, IR will go HIGH, but the data in the inputs will not enter the memory until SI goes HIGH.
- 5. FIFOs are expandable on depth and width. However, in forming wider words, two external gates are required to generate composite Input and Output Ready flags. This is due to the variation of delays of the FIFOs.

Figure 11. 192 x 12 Depth and Width Expansion

ORDERING INFORMATION





CMOS PARALLEL 64 x 5-BIT FIFO WITH FLAGS

IDT72413

FEATURES:

- First-In/First-Out Dual-Port memory—45MHz
- 64 x 5 organization
- · Low-power consumption
 - Active: 200mW (typical)
- RAM-based internal structure allows for fast fall-through time
- · Asynchronous and simultaneous read and write
- Expandable by bit width
- · Cascadable by word depth
- Half-Full and Almost-Full/Empty status flags
- IDT72413 is pin and functionally compatible with the MMI67413
- · High-speed data communications applications
- Bidirectional and rate buffer applications
- High-performance CMOS technology
- Available in plastic DIP, CERDIP and SOIC
- · Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT72413 is a 64 x 5, high-speed First-In/First-Out (FIFO) that loads and empties data on a first-in-first-out basis. It is expandable in bit width. All speed versions are cascadable in depth.


The FIFO has a Half-Full Flag, which signals when it has 32 or more words in memory. The Almost-Full/Empty Flag is active when there are 56 or more words in memory or when there are 8 or less words in memory.

The IDT72413 is pin and functionally compatible to the MMI67413. It operates at a shift rate of 45MHz. This makes it ideal for use in high-speed data buffering applications. The IDT72413 can be used as a rate buffer, between two digital systems of varying data rates, in high-speed tape drivers, hard disk controllers, data communications controllers and graphics controllers.

The IDT72413 is fabricated using IDTs high-performance CMOS process. This process maintains the speed and high output drive capability of TTL circuits in low-power CMOS.


Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology,Inc. FAST is a trademark of National Semiconductor, Inc.

PIN CONFIGURATION



CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	5	pF
Соит	Output Capacitance	Vout = 0V	7	pF

NOTE:

2748 tbl 02

- 1. This parameter is sampled and not 100% tested.
- 2. Characterized values, not currently listed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Military Supply Voltage	4.5	5.0	5.5	>
Vcc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.0	_	_	٧
VIL ⁽¹⁾	Input Low Voltage			0.8	٧

NOTE:

2748 tbl 03

5.18

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	ů
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ŷC
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ů
lout	DC Output Current	50	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

^{1. 1.5}V undershoots are allowed for 10ns once per cycle.

5

DC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5.0V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5.0V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

Symbol	Parameter	Test	Test Conditions				Max.	Unit
lı <u>.</u>	Low-Level Input Current	Vcc = Max.	, GND ≤ Vı ≤	Vcc		-10		μΑ
lін	High-Level Input Current	Vcc = Max.	Vcc = Max., GND ≤ Vi ≤ Vcc			_	10	μА
Vol	Low-Level Output Current	Vcc = Min.	IOL (Q0-4)	Mil.	12mA	_	0.4	V
ł	1	1		Com'l.	24mA			ļ
}	j	}	IoL (IR, OR) ⁽¹⁾ 8mA					
			IoL (HF, AF/E) 8mA		8mA			1
Voн	High-Level Output Current	Vcc = Min.	Юн (Q0-4) —4mA		-4mA	2.4		V
<u> </u>			IOH (IR, OR))	-4mA			
}	ļ		Ioн (HF, AF	/E)	-4mA			
los ⁽²⁾	Output Short-Circuit Current	Vcc = Max.	Vo = 0V			-20	-110	mA
lHZ	Off-State Output Current	Vcc = Max.	Vo = 2.4V				20	μА
lız		Vcc = Max.	Vcc = Max. Vo = 0.4V		-20			
Icc ⁽³⁾	Supply Current	Vcc = Max.	Vcc = Max., OE=HIGH Mil.				70	mA
		Inputs LOW	, f=25MHz (Com'l.			60	

NOTES:

2748 thl 04

- 1. Care should be taken to minimize as much as possible the DC and capactive load on IR and OR when operating at frequencies above 25mHz.
- 2. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second. Guaranteed by design, but not currently tested.
- 3. For frequencies greater than 25MHz, Icc = 60mA + (1.5mA x [f 25MHz]) commercial and Icc = 70mA + (1.5mA x [f 25MHz]) military.

OPERATING CONDITIONS

(Commercial: $VCC = 5.0V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $VCC = 5.0V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

			Military		Military & Commercial		Commercial		
		ĺ	IDT72	IDT72413L45		IDT72413L35		IDT72413L25	
Symbol	Parameters	Figure	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tsiH ⁽¹⁾	Shift in HIGH Time	2	9		9		16	T	ns
tsıL ⁽¹⁾	Shift in LOW TIme	2	11	_	17	_	20		ns
tiDS	Input Data Set-up	2	0		0		0		ns
tiDH	Input Data Hold Time	2	13	_	15		25		ns
tson ⁽¹⁾	Shift Out HIGH Time	5	9	_	9		16		ns
tsoL	Shift Out LOW Time	5	11		17		20		ns
tmrw	Master Reset Pulse	8	20	-	30	_	35	- -	ns
tmrs	Master Reset Pulse to Si	8	20	_	35		35		ns

NOTE:

^{1.} Since the FIFO is a very high-speed device, care must be excercised in the design of the hardware and timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of 0.1μF directly between VCC and GND with very short lead length is recommended.

AC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5.0V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5.0V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

			Mili	tary		Military & C	Commerci	al	
			IDT72	113L45	IDT724	13L35	IDT72	413L25	1 /
Symbol	Parameters	Figure	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fin	Shift In Rate	2	_	45		35		25	MHz
tiRL ⁽¹⁾	Shift In ↑ to Input Ready LOW	2	_	18		18	_	28	ns
tiRH ⁽¹⁾	Shift In ↓ to Input Ready HIGH	2	_	18	T -	20	_	25	ns
fout	Shift Out Rate	5	_	45		35	_	25	MHz
torl ⁽¹⁾	Shift Out ↓ to Output Ready LOW	5		18		18		28	ns
torh ⁽¹⁾	Shift Out ↓ to Output Ready HIGH	5	_	19		20		25	ns
todh ⁽¹⁾	Output Data Hold Previous Word	5	5	_	5	-	5	_	ns
tops	Output Data Shift Next Word	5		19		20	_	20	ns
tPT	Data Throughput or "Fall-Through"	4, 7	_	25		28	_	40	ns
tMRORL	Master Reset ↓ to Output Ready LOW	8		25	T	28		30	ns
tmrirh ⁽³⁾	Master Reset ↑ to Input Ready HIGH	8		25	I –	28		30	ns
tmrirL ⁽²⁾	Master Reset ↓ to Input Ready LOW	8	-	25	_	28	_	30	ns
tMRQ	Master Reset ↓ to Outputs LOW	8		20		25		35	ns
tmrhf	Master Reset ↓ to Half-Full Flag	8	=	25	-	28		40	ns
tMRAFE	Master Reset ↓ to AF/E Flag	8		25	Γ-	28	_	40	ns
tiPH ⁽³⁾	Input Ready Pulse HIGH	4	5	_	5		5	_	ns
toph ⁽³⁾	Ouput Ready Pulse HIGH	7	5		5	_	5		ns
tord ⁽³⁾	Output Ready ↑ HIGH to Valid Data	5		5	_	5		7	ns
taeh	Shift Out ↑ to AF/E HIGH	9	_	28		28	_	40	ns
tAEL	Shift In ↑ to AF/E	9	_	28	-	28	_	40	ns
tAFL	Shift Out ↑ to AF/E LOW	10		28		28		40	ns
tafh	Shift In ↑ to AF/E HIGH	10		28		28		40	ns
tHFH	Shift In ↑ to HF HIGH	11	_	28	_	28	_	40	ns
tHFL	Shif Out ↑ to HF LOW	11	_	28		28	_	40	ns
tPHZ ⁽³⁾	Output Disable Delay	12	_	12		12	_	15	ns
tPLZ ⁽³⁾		12	_	12		12	_	15]
tPLZ ⁽³⁾	Output Enable Delay	12		15		15	_	20	ns
tPHZ ⁽³⁾		12		15		15	_	20	

NOTES:

Since the FIFO is a very high-speed device, care must be taken in the design of the hardware and the timing utilized within the design. Device grounding
and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor
supply decoupling and grounding. A monolithic ceramic capacitor of 0.1μF directly between VCC and GND with very short lead length is recommended.


^{2.} If the FIFO is full, (IR = HIGH), MR ↓ forces IR to go LOW, and MR ↑ causes IR to go HIGH.

^{3.} Guaranteed by design but not currently tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V					
Input Rise/Fall Times	3ns					
Input Timing Reference Levels	1.5V					
Output Reference Levels	1.5V					
Output Load	See Figure 1					

2748 tbl .07



RESISTOR VALUES FOR STANDARD TEST LOAD

loL	R1	R2				
24mA	200Ω	300Ω				
12mA	390Ω	760Ω				
8mA	600Ω	1200Ω				

2748 tbl 08

Figure 1. Output Load

FUNCTIONAL DESCRIPTION:

The IDT72413, 65 x 5 FIFO is designed using a dual-port RAM architecture as opposed to the traditional shift register approach. This FIFO architecture has a write pointer, a read pointer and control logic, which allow simultaneous read and write operations. The write pointer is incremented by the falling edge of the Shift In (SI) control; the read pointer is incremented by the falling edge of the Shift Out (SO). The Input Ready (IR) signals when the FIFO has an available memory location; Output Ready (OR) signals when there is valid data on the output. Output Enable (OE) provides the capability of three-stating the FIFO outputs.

FIFO RESET

The FIFO must be reset upon power up using the Master Reset (MR) signal. This causes the FIFO to enter an empty state signified by Output Ready (OR) being LOW and Input Ready (IR) being HIGH. In this state, the data outputs (Q0-4) will be LOW.

DATA INPUT

Data is shifted in on the LOW-to-HIGH transition of Shift In (SI). This loads input data into the first word location of the FIFO and causes the Input Ready to go LOW. On the HIGH-to-LOW transition of Shift In, the write pointer is moved to the next word position and Input Ready (IR) goes HIGH indicating the readiness to accept new data. If the FIFO is full, Input Ready will remain LOW until a word of data is shifted out.

DATA OUTPUT

Data is shifted out on the HIGH-to-LOW transition of Shift Out (SO). This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and Output Ready (OR) will go HIGH. If data is not present, Output Ready will stay LOW indicating the FIFO is empty. The last valid word read from the FIFO will remain at the FIFOs output when it is empty. When the FIFO is not empty Output Ready (OR) goes LOW on the LOW-to-HIGH transition of Shift Out.

FALL-THROUGH MODE

The FIFO operates in a Fall-Through Mode when data gets shifted into an empty FIFO. After the fall-through delay the data propagates to the output. When the data reaches the output, the Output Ready (OR) goes HIGH.

A Fall-Through Mode also occurs when the FIFO is completely full. When data is shifted out of the full FIFO a location is available for new data. After a fall-through delay, the Input Ready goes HIGH. If Shift In is HIGH, the new data can be written to the FIFO. The fall-through delay of a RAM-based FIFO (one clock cycle) is far less than the delay of a Shift register-based FIFO.

SIGNAL DESCRIPTIONS:

INPUTS:

DATA INPUT (D0-4)

Data input lines. The IDT72413 has a 5-bit data input.

CONTROLS:

SHIFT IN (SI)

Shift In controls the input of the data into the FIFO. When SI is HIGH, data can be written to the FIFO via the D0-4 lines. The data has to meet set-up and hold time requirements with respect to the rising edge of SI.

SHIFT OUT (SO)

Shift Out controls the outputs data from the FIFO.

MASTER RESET (MR)

Master Reset clears the FIFO of any data stored within. Upon power up, the FIFO should be cleared with a Master Reset. Master Reset is active LOW.

HALF-FULL FLAG (HF)

 $\operatorname{\sf Half-Full}$ Flag signals when the FIFO has 32 or more words in it.

INPUT READY(IR)

When Input Ready is HIGH, the FIFO is ready for new input data to be written to it. When IR is LOW, the FIFO is unavailable for new input data, Input Ready is also used to cascade many FIFOs together, as shown in Figure 13 in the Applications section.

OUTPUT READY (OR)

When Output Ready is HIGH, the output (Q0-4) contains valid data. When OR is LOW, the FIFO is unavailable for new output data. Output Ready is also used to cascade many FIFOs together, as shown in Figure 13 in the Applications section.

OUTPUT ENABLE (OE)

Output Enable is used to enable the FIFO outputs onto a bus. Output Enable is active LOW.

ALMOST-FULL/EMPTY FLAG (AFE)

Almost-Full/Empty Flag signals when the FIFO is 7/8 full (56 or more words) or 1/8 from empty (8 or less words).

OUTPUTS:

DATA OUTPUT (Q0-4)

Data output lines, three-state. The IDT72413 has a 5-bit output.

TIMING DIAGRAMS




Figure 2. Input Timing





Figure 3. The Machanism of Shifting Data Into the FIFO

NOTES:


- 1. Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
- 2. Input Data is loaded into the FIFO.
- 3. Input Ready goes LOW indicating the FIFO is unavailable for new data.
- 4. The write pointer is incremented.
- 5. The FIFO is ready for the next word.
- 6. If the FIFO is full, then the Input Ready remains LOW.
- 7. Shift In pulses applied while Input Ready is LOW will be ignored (see Figure 4).



NOTES:

- 1. FIFO is initially full.
- 2. Shift Out pulse is applied.
- 3. Shift In is held HIGH.
- 4. As soon as Input Ready becomes HIGH the Input Data is loaded into the FIFO.
- 5. The write pointer is incremented. Shift In should not go LOW until (tpt + tiph).


Figure 4. Data is Shifted In Whenever Shift In and Input Ready are Both HIGH



NOTES:

- 1. This data is loaded consecutively A, B, C.
- 2. Output data changes on the falling edge of SO after a valid Shift Out sequence, i.e., OR and SO are both high together.

Figure 5. Output Timing




NOTES:

- 1. Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
- Shift Out goes HIGH causing the next step.
- Output Ready goes LOW.
- 4. Read pointer is incremented.
- 5. Output Ready goes HIGH indicating that new data (B) will be available at the FIFO outputs after tono ns.
- 6. If the FIFO has only one word loaded (A DATA), Output Ready stays LOW and the A-DATA remains unchanged at the outputs.
- 7. Shift Out pulses applied when Output Ready is LOW will be ignored.

Figure 6. The Mechanism of Shifting Data Out of the FIFO


5.18



NOTE:

1. FIFO initally empty.


Figure 7. tpt and toph Specification



NOTE:

1. FIFO is partially full..


Figure 8. Master Reset Timing



NOTE:

1. FIFO contains 9 words (one more than Almost-Empty).


Figure 9. taeh and tael Specifications



NOTE:

1. FIFO contains 55 words (one short of Almost-Full).


Figure 10. tarh and tark Specifications



NOTE:

1. FIFO contains 31 words (one short of Half-Full).

Figure 11. thfL and thfH Specifications



NOTES:


2748 drw 14

- 1. Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.
- 2. Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.

Figure 12. Enable and Disable

5.18 9


APPLICATIONS



NOTE:

 FIFOs are expandable in width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This requirement is due to the different fall-through times of the FIFOs.


Figure 13. 64 x 15 FIFO with IDT72413



NOTE:

1. Cascading the FIFOs in word width is done by ANDing the IR and OR as shown in Figure 13.


Figure 14. Application for IDT72413 for Two Asynchronous Systems



NOTE:

FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.
 Figure 15. 128 x 5 Depth Expansion

ORDERING INFORMATION



2748 drw 18

CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9, 1K x 9

IDT7200L IDT7201LA IDT7202LA

FEATURES:

- First-In/First-Out dual-port memory
- 256 x 9 organization (IDT7200)
- 512 x 9 organization (IDT7201)
- 1K x 9 organization (IDT7202)
- · Low power consumption
 - Active: 770mW (max.)
 - -Power-down: 2.75mW (max.)
- · Ultra high speed—12ns access time
- Asynchronous and simultaneous read and write
- · Fully expandable by both word depth and/or bit width
- Pin and functionally compatible with 720X family
- Status Flags: Empty, Half-Full, Full
- Auto-retransmit capability
- High-performance CEMOS™ technology
- · Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing #5962-87531, 5962-89666, 5962-89863 and 5962-89536 are listed on this function.

DESCRIPTION:

The IDT7200/7201/7202 are dual-port memories that load and empty data on a first-in/first-out basis. The devices use


Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write (\overline{W}) and Read (\overline{R}) pins.

The devices utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a Retransmit ($\overline{\text{RT}}$) capability that allows for reset of the read pointer to its initial position when $\overline{\text{RT}}$ is pulsed low to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

The IDT7200/7201/7202 are fabricated using IDT's high-speed CMOS technology. They are designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883. Class B.


FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a trademark of Integrated Device Technology, Inc

DECEMBER 1994

PIN CONFIGURATIONS



DIP/SOIC/CERPACK
TOP VIEW



NOTE:

1. LCC (L32-1) not available for 7200.

NOTE:

 CERPACK (E28-2) and 600-mil-wide DIP (P28-1 and D28-1) not available for 7200.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Ta	Operating Temperature	0 to +70	-55 to +125	ô
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
Тѕтс	Storage Temperature	-55 to +125	-65 to +155	ů
Іоит	DC Output Current	50	50	mA

NOTE:

2679 tbl 01

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
VIH ⁽¹⁾	Input High Voltage Commercial	2.0	_	-	٧
VIH ⁽¹⁾	Input High Voltage Mlitary	2.2	1		V
VIL ⁽²⁾	Input Low Voltage Commercial and Military	_	_	0.8	V

NOTE:

2679 tbl 03

1. VIH = 2.6V for \overline{XI} input (commercial).

 $V_{IH} = 2.8V$ for \overline{XI} input (military).

2. 1.5V undershoots are allowed for 10ns once per cycle.

CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
Соит	Output Capacitance	Vout = 0V	8	pF

NOTE:

1. This parameter is sampled and not 100% tested.

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliabilty.

DC ELECTRICAL CHARACTERISTICS

(Commercial: $VCC = 5.0V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $VCC = 5.0V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		ID ID Co	IDT7200L IDT7201LA IDT7202LA Commercial ta = 12, 15, 20 ns		IDT7200L IDT7201LA IDT7202LA Military tA = 20 ns			IDT7200L IDT7201LA IDT7202LA Commercial ta = 25, 35 ns			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI ⁽¹⁾	Input Leakage Current (Any Input)	-1		1	-10	_	10	-1		1	μА
ILO ⁽²⁾	Output Leakage Current	-10	_	10	-10	_	10	-10	-	10	μА
Vон	Output Logic "1" Voltage Iон = -2mA	2.4	_	_	2.4	_	_	2.4	_	_	V
Vol	Output Logic "0" Voltage IoL = 8mA	_		0.4		=	0.4			0.4	V
ICC1 ⁽³⁾	Active Power Supply Current	_	-	125 ⁽⁴⁾		_	140 ⁽⁴⁾	_	_	125 ⁽⁴⁾	mA
ICC2 ⁽³⁾	Standby Current (R=W=RS=FL/RT=VIH)		_	15	_		20	_	1	15	mA
Icc3(L) ⁽³⁾	Power Down Current (All Input = Vcc - 0.2V)	_	_	0.5		_	0.9	_	-	0.5	mA

NOTES:

2679 tbl 05

- 1. Measurements with $0.4 \le Vin \le Vcc$.
- 2. $\overline{R} \ge V_{IH}$, $0.4 \le V_{OUT} \le V_{CC}$.
- 3. Icc measurements are made with outputs open (only capacitive loading).
- 4. Tested at f = 20MHz.

DC ELECTRICAL CHARACTERISTICS (Continued)

(Commercial: $Vcc = 5.0V\pm10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5.0V\pm10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		ID ID	IDT7200L IDT7201LA IDT7202LA Military ta = 30, 40 ns		IDT7200L IDT7200L IDT7200L IDT7201LA IDT7201LA IDT7202LA IDT7202LA IDT7202LA Military ta = 50 ns ta = 50, 65, 80, 120			.A .A			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI ⁽¹⁾	Input Leakage Current (Any Input)	-10	_	10	-1		1	-10	_	10	μА
ILO ⁽²⁾	Output Leakage Current	-10		10	-10	-	10	-10	_	10	μΑ
Voн	Output Logic "1" Voltage Iон = -2mA	2.4	_	-	2.4	_		2.4	_		V
Vol	Output Logic "0" Voltage IoL = 8mA	_		0.4	_	-	0.4	_	_	0.4	V
Icc1 ⁽³⁾	Active Power Supply Current	_	_	140 ⁽⁴⁾	_	50	80	_	70	100	mA
ICC2 ⁽³⁾	Standby Current (R=W=RS=FL/RT=VIH)	_	_	20		5	8	_	8	15	mA
Icc3(L) ⁽³⁾	Power Down Current (All Input = Vcc - 0.2V)		-	0.9	_	_	0.5	_		0.9	mA

NOTES:

- 1. Measurements with $0.4 \le Vin \le Vcc$.
- 2. $\overline{R} \ge V_{IH}$, $0.4 \le V_{OUT} \le V_{CC}$.
- 3. Icc measurements are made with outputs open (only capacitive loading).
- 4. Tested at f = 20MHz.

E

AC ELECTRICAL CHARACTERISTICS(1)

(Commercial: $Vcc = 5.0V\pm10\%$, $Ta = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5.0V\pm10\%$, $Ta = -55^{\circ}C$ to $+125^{\circ}C$)

		Comm		ercial		Com'l & Mil		Com'l		Military		Com'l		
				7200 7201 7202	LA15	7201	L20 LA20 LA20	7200L25 7201LA25 7202LA25				7200 7201 7202	LA35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Мах.	Min.	Max.	Unit
ts	Shift Frequency	_	50		40		33.3	_	28.5	_	25	_	22.2	MHz
tRC	Read Cycle Time	20	_	25		30	-	35	_	40		45		ns
tA	Access Time	_	12	_	15		20	_	25	_	30		35	ns
trr	Read Recovery Time	8		10		10		10		10		10		ns
trpw	Read Pulse Width ⁽²⁾	12	_	15		20	-	25		30	_	35	_	ns
tRLZ	Read Pulse Low to Data Bus at Low Z ⁽³⁾	3		5	_	5	_	5		5		5		ns
twLz	Write Pulse High to Data Bus at Low Z ^(3, 4)	3		5		5		5	_	5		10		ns
tDV	Data Valid from Read Pulse High	5	_	5	_	5		5		5	_	5		ns
truz	Read Pulse High to Data Bus at High Z ⁽³⁾		12		15	_	15	_	18	_	20	_	20	ns
twc	Write Cycle Time	20	_	25		30		35	_	40		45		ns
twpw	Write Pulse Width ⁽²⁾	12		15	_	20	_	25		30		35		ns
twn	Write Recovery Time	8	_	10	_	10		10	_	10		10		ns
tDS	Data Set-up Time	9	_	11	-	12	_	15		18		18		ns
tDH	Data Hold Time	0		0	_	0		0	_	0		0	_	ns
tRSC	Reset Cycle Time	20	_	25	-	30		35	_	40	_	45		ns
trs	Reset Pulse Width ⁽²⁾	12	_	15		20	-	25		30		35		ns
trss	Reset Set-up Time ⁽³⁾	12		15		20		25		30		35	_	ns
trsr	Reset Recovery Time	8		10	_	10	_	10	_	10	_	10	_	ns
trtc	Retransmit Cycle Time	20	12		25		30	_	35	_	40	_	45	ns
trt	Retransmit Pulse Width ⁽²⁾	12	_	15		20	ĺ	25		30		35	_	ns
trts	Retransmit Set-up Time ⁽³⁾	12	_	15	_	20		25	_	30	_	35	_	ns
trtr	Retransmit Recovery Time	8	1	10	_	10	_	10		10		10		ns
tEFL	Reset to Empty Flag Low	_	12	_	25	_	30		35	_	40	_	45	ns
thfh,ffh	Reset to Half-Full and Full Flag High	_	17		25		30	_	35		40	_	45	ns
tRTF	Retransmit Low to Flags Valid		20		25		30	_	35	_	40	_	45	ns
tREF	Read Low to Empty Flag Low		12	_	15	_	20	_	25		30		30	ns
tRFF	Read High to Full Flag High		14	_	15	_	20		25	_	30	_	30	ns
tRPE	Read Pulse Width after EF High	12	_	15	_	20	_	25	_	30		35		ns
twer	Write High to Empty Flag High	_	12	_	15	_	20		25		30		30	ns
twff	Write Low to Full Flag Low	_	14	_	15	_	20	_	25	_	30	_	30	ns
twHF	Write Low to Half-Full Flag Low		17		25		30	_	35	-	40	_	45	ns
trhf	Read High to Half-Full Flag High		17	_	25		30		35		40	_	45	ns
twpf	Write Pulse Width after FF High	12		15		20	_	25		30		35		ns
txoL	Read/Write to XO Low	_	12		15	_	20		25	_	30		35	ns
tхон	Read/Write to XO High		12		15		20		25		30		35	ns
txı	XI Pulse Width ⁽²⁾	12	_	15		20		25	_	30		35	_	ns
txir	XI Recovery Time	8	_	10	_	10		10	_	10		10		ns
txis	XI Set-up Time	8	-	10		10	_	10	_	10		- 10		ns
NOTES:														79 thi 06

NOTES:

- Timings referenced as in AC Test Conditions.
- 2. Pulse widths less than minimum value are not allowed.
- 3. Values guaranteed by design, not currently tested.
- 4. Only applies to read data flow-through mode.

AC ELECTRICAL CHARACTERISTICS(1) (Continued)

(Commercial: $Vcc = 5.0V\pm10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5.0V\pm10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

Parameter Shift Frequency Read Cycle Time Access Time		L40 LA40 LA40 Max.	7200 7201 7202	LA50	7201)L65 LA65	7200 7201		7200 7201L		
shift Frequency Read Cycle Time	Min.	Max.		LASU	7202	LA65	72021		7202L		
Read Cycle Time	_		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
		20	_	15		12.5	-	10	<u> </u>	7	MHz
ccess Time	50	_	65	_	80	_	100		140	_	ns
		40		50		65	_	80	_	120	ns
Read Recovery Time	10		15	-	15	_	20	_	20		ns
Read Pulse Width ⁽³⁾	40_		50		65		80		120		ns
Read Pulse Low to Data Bus at Low Z ⁽⁴⁾	5		10	_	10	_	10	_	10	_	ns
Vrite Pulse High to Data Bus at Low Z ^(4, 5)	10	_	15	_	15	1	20	_	20	_	ns
Pata Valid from Read Pulse High	5	_	5	1	5	-	5		5	_	ns
Read Pulse High to Data Bus at High Z ⁽⁴⁾	_	25	_	30	_	30		30	_	35	ns
Vrite Cycle Time	50	_	65	_	80		100	_	140		ns
Vrite Pulse Width ⁽³⁾	40	_	50		65	-	80	-	120		ns
Vrite Recovery Time	10	_	15	_	15	-	20	-	20	-	ns
Data Set-up Time	20	_	30	_	30		40	_	40	_	ns
Pata Hold Time	0	_	5		10		10	_	10		ns
Reset Cycle Time	50	_	65		80		100		140		ns
Reset Pulse Width ⁽³⁾	40		50		65		80		120		ns
Reset Set-up Time ⁽⁴⁾	40	_	50	_	65		80	_	120	_	ns
Reset Recovery Time	10	_	15	_	15		20	_	20	_	ns
Retransmit Cycle Time	50	_	65		80	_	100		140		ns
Retransmit Pulse Width ⁽³⁾	40	_	50	_	65	_	80	_	120	_	ns
Retransmit Set-up Time ⁽⁴⁾	40	_	50	_	65	_	80	_	120		ns
Retransmit Recovery Time	10	_	15		15		20	_	20		ns
Reset to Empty Flag Low	_	50		65		80	_	100	_	140	ns
Reset to Half-Full and Full Flag High	_	50		65		80	_	100	_	140	ns
Retransmit Low to Flags Valid	_	50		65	_	80		100	_	140	ns
Read Low to Empty Flag Low		30	_	45	_	60	_	60	_	60	ns
Read High to Full Flag High		35		45	_	60	_	60	_	60	ns
Read Pulse Width after EF High	40		50	_	65	_	80	_	120		ns
Vrite High to Empty Flag High		35	_	45		60		60	_	60	ns
Vrite Low to Full Flag Low	_	35		45	_	60	_	60	_	60	ns
		50		65	_	80	_	100		140	ns
Read High to Half-Full Flag High		50	_	65	_	80	_	100	_	140	ns
Vrite Pulse Width after FF High	40		50		65		80	_	120	_	ns
Read/Write to XO Low		40	<u> </u>	50	_	65		80		120	ns
Read/Write to XO High		40	 	50	_	65	_	80	_	120	ns
	40		50		65		80		120		ns
		_		-					<u> </u>	 	ns
	10	 	15		15	_	15	-	15	<u> </u>	ns
	ead Pulse Low to Data Bus at Low Z ⁽⁴⁾ irite Pulse High to Data Bus at Low Z ^(4, 5) ata Valid from Read Pulse High ead Pulse High to Data Bus at High Z ⁽⁴⁾ irite Cycle Time irite Pulse Width ⁽³⁾ irite Recovery Time ata Set-up Time ata Hold Time eset Cycle Time eset Pulse Width ⁽³⁾ eset Set-up Time ⁽⁴⁾ eset Recovery Time etransmit Cycle Time etransmit Pulse Width ⁽³⁾ eset set-up Time ⁽⁴⁾ eset Recovery Time etransmit Set-up Time ⁽⁴⁾ etransmit Set-up Time ⁽⁴⁾ eset to Empty Flag Low eset to Half-Full and Full Flag High etransmit Low to Flags Valid ead Low to Empty Flag Low ead High to Full Flag High irite High to Empty Flag Low frite Low to Half-Full Flag Low ead High to Half-Full Flag Low ead High to Half-Full Flag Low ead High to Half-Full Flag High irite Low to Half-Full Flag High irite Pulse Width after FF High ead/Write to XO Low	ead Pulse Low to Data Bus at Low Z ⁽⁴⁾ 5 Irite Pulse High to Data Bus at Low Z ^(4, 5) 10 ata Valid from Read Pulse High 5 ead Pulse High to Data Bus at High Z ⁽⁴⁾ — Irite Cycle Time 50 Irite Pulse Width ⁽³⁾ 40 Irite Recovery Time 10 ata Set-up Time 20 ata Hold Time 50 eata Hold Time 10 eata Hold Time 50 eata Hold Time 10 eata High to Full Flag Low 10 eata High to Empty Flag Low 10 eata High to Empty Flag High 10 eata High to Half-Full Flag High 10 eata High to High 10 eata High to High 10 eata High to High 10 eata Hold Time 10 eata H	ead Pulse Low to Data Bus at Low Z ⁽⁴⁾ 5 — Inter Pulse High to Data Bus at Low Z ^(4, 5) 10 — Inter Pulse High to Data Bus at Low Z ^(4, 5) 10 — Inter Pulse High to Data Bus at High Z ⁽⁴⁾ — 25 Inter Cycle Time 50 — Inter Pulse Width ⁽³⁾ 40 — Inter Pulse Width ⁽³⁾ 40 — Inter Pulse Width ⁽³⁾ 40 — Inter Recovery Time 10 — Inter Ala Set-up Time 50 — Inter Pulse Width ⁽³⁾ 40 — Inter Inter Pulse Width ⁽³⁾ 50 — Inter Inter Pulse Width I	ead Pulse Low to Data Bus at Low Z ⁽⁴⁾ 5 — 10 Irite Pulse High to Data Bus at Low Z ^(4, 5) 10 — 15 ata Valid from Read Pulse High 5 — 5 ead Pulse High to Data Bus at High Z ⁽⁴⁾ — 25 — Irite Cycle Time 50 — 65 Irite Pulse Width ⁽³⁾ 40 — 50 Irite Recovery Time 10 — 15 ata Set-up Time 20 — 30 ata Hold Time 0 — 5 easet Cycle Time 50 — 65 easet Pulse Width ⁽³⁾ 40 — 50 easet Pulse Width ⁽³⁾ 40 — 50 easet Recovery Time 10 — 15 easet Recovery Time 10 — 15 easet Set-up Time ⁽⁴⁾ 40 — 50 easet Set-up Time ⁽⁴⁾ 40 — 50 eatransmit Cycle Time 50 — 65 eatransmit Pulse Width ⁽³⁾ 40 — 50 eatransmit Pulse Width ⁽³⁾ 40 — 50 eatransmit Recovery Time 10 — 15 eatransmit Recovery Time 10 — 15 eatransmit Recovery Time 10 — 50 eatransmit Low to Flags Valid — 50 eatransmit Low to Full Flag High — 50 eatransmit Low to Half-Full Flag High — 50 eatransmit Low to Full Flag High — 50 eatransmit Low to Half-Full Flag High — 50 eatransmit Low to Half-Full Flag High — 50 eatransmit Low to Half-Full Flag High — 50 eatransmit Low to Full Flag High — 50 eatransmit Low to Half-Full Flag High — 50 eatransmit Low to Half	ead Pulse Low to Data Bus at Low Z ⁽⁴⁾ 5 — 10 — rite Pulse High to Data Bus at Low Z ^(4, 5) 10 — 15 — ata Valid from Read Pulse High ead Pulse High to Data Bus at High Z ⁽⁴⁾ — 25 — 30 rite Cycle Time 50 — 65 — rite Pulse Width ⁽³⁾ 40 — 50 — rite Recovery Time 10 — 15 — ata Set-up Time 20 — 30 — ata Hold Time 0 — 5 — eata Hold Time 0 — 5 — eate Cycle Time 50 — 65 — eate Hulse Width ⁽³⁾ 40 — 50 — eater Pulse Width ⁽³⁾ 40 — 50 — eater Set-up Time 10 — 15 — eater Recovery Time 10 — 50 — eater Recovery Time 10 — 65 — eater Recovery Time 10 — 50 — eater Recovery Time 10 — 50 — eater Recovery Time 10 — 15 — eater Recovery Time 10 — 50 — 65 eater Recovery Time 10 — 50 — 65 eater Recovery Time 60 — 60 — 60 — 60 — 60 — 60 — 60 — 60	ead Pulse Low to Data Bus at Low Z ⁽⁴⁾ 5	ead Pulse Low to Data Bus at Low Z ⁽⁴⁾ 5 — 10 — 10 — 15 — 15 — 15 — 15 — 15 —	ead Pulse Low to Data Bus at Low Z ⁽⁴⁾ 5 — 10 — 10 — 10 — 10 ritle Pulse High to Data Bus at Low Z ^(4, 5) 10 — 15 — 15 — 20 ata Valid from Read Pulse High 5 — 5 — 5 — 5 — 5 ata Valid from Read Pulse High 5 — 5 — 5 — 5 — 5 ata Valid from Read Pulse High 5 — 5 — 5 — 5 — 5 ata Valid from Read Pulse High 5 — 5 — 5 — 5 — 5 ata Valid from Read Pulse High to Data Bus at High Z ⁽⁴⁾ — 25 — 30 — 30 — 30 — 100 ritle Pulse Width ⁽³⁾ 40 — 50 — 65 — 80 — 100 ritle Pulse Width ⁽³⁾ 40 — 50 — 65 — 80 ata Set-up Time 10 — 15 — 15 — 20 ata Set-up Time 20 — 30 — 30 — 40 ata Set-up Time 50 — 65 — 80 — 100 ata Set Pulse Width ⁽³⁾ 40 — 50 — 65 — 80 — 100 ata Set Pulse Width ⁽³⁾ 40 — 50 — 65 — 80 — 100 ata Set Pulse Width ⁽³⁾ 40 — 50 — 65 — 80 — 100 ata Set Pulse Width ⁽³⁾ 40 — 50 — 65 — 80 ata Set Pulse Width ⁽³⁾ 40 — 50 — 65 — 80 ata Set Pulse Width ⁽³⁾ 40 — 50 — 65 — 80 ata Set Set-up Time 10 — 15 — 15 — 20 ata Set Recovery Time 10 — 15 — 15 — 20 ata Set Recovery Time 50 — 65 — 80 — 100 — 100 ata Set Recovery Time 50 — 65 — 80 — 100 ata Set Recovery Time 50 — 65 — 80 — 100 ata Set Recovery Time 50 — 65 — 80 — 100 ata Set Recovery Time 50 — 65 — 80 — 100 ata Set Recovery Time 5	ead Pulse Low to Data Bus at Low Z ⁽⁴⁾ 5 — 10 — 10 — 10 — 10 — 10 — 110	ead Pulse Low to Data Bus at Low Z ⁽⁴⁾ 5	ead Pulse Low to Data Bus at Low Z ⁽⁴⁾ 5

NOTES

- 1. Timings referenced as in AC Test Conditions
- 2. Speed grades 65, 80 and 120 not available in the CERPACK
- 3. Pulse widths less than minimum value are not allowed.
- 4. Values guaranteed by design, not currently tested.
- Only applies to read data flow-through mode.

2679 tbl 07

5

5.19

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V					
Input Rise/Fall Times	5ns					
Input Timing Reference Levels	1.5V					
Output Reference Levels	1.5V					
Output Load	See Figure 1					

2679 tbl 08




Figure 1. Output Load

SIGNAL DESCRIPTIONS

INPUTS:

DATA IN (Do - D8)

Data inputs for 9-bit wide data.

CONTROLS:

RESET (RS)

Reset is accomplished whenever the Reset ($\overline{\rm RS}$) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read Enable ($\overline{\rm R}$) and Write Enable ($\overline{\rm W}$) inputs must be in the high state during the window shown in Figure 2, (i.e., tress before the rising edge of $\overline{\rm RS}$) and should not change until tresh after the rising edge of $\overline{\rm RS}$. Half-Full Flag ($\overline{\rm HF}$) will be reset to high after Reset ($\overline{\rm RS}$).

WRITE ENABLE (W)

A write cycle is initiated on the falling edge of this input if the Full Flag ($\overline{\text{FF}}$) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable ($\overline{\text{W}}$). Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag (HF) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (HF) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (\overline{FF}) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag (\overline{FF}) will go high after tref, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from \overline{W} , so external changes in \overline{W} will not affect the FIFO when it is full.

READ ENABLE (R)

A read cycle is initiated on the falling edge of the Read Enable (R) provided the Empty Flag (EF) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable (R) goes high,

the Data Outputs (Q0 – Q8) will return to a high impedance condition until the next Read operation. When all data has been read from the FIFO, the Empty Flag (\overline{EF}) will go low, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the Empty Flag (\overline{EF}) will go high after twef and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from \overline{R} so external changes in \overline{R} will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT (FL/RT)

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the restransmit input. The Single Device Mode is initiated by grounding the Expansion In (\overline{XI}) .

The IDT7200/7201A/7202A can be made to retransmit data when the Retransmit Enable control (\overline{RT}) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable (\overline{R}) and Write Enable (\overline{W}) must be in the high state during retransmit. This feature is useful when less than 256/512/1024 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag (\overline{HF}), depending on the relative locations of the read and write pointers.

EXPANSION IN (\overline{XI})

This input is a dual-purpose pin. Expansion In (\overline{XI}) is grounded to indicate an operation in the single device mode. Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device in the Depth Expansion or Daisy Chain Mode.

OUTPUTS:

5.19

FULL FLAG (FF)

The Full Flag (FF) will go low, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset (FS), the Full-Flag (FF) will go low after 256 writes for IDT7200, 512 writes for the IDT7201A and 1024 writes for the IDT7202A.

^{*} Includes scope and jig capacitances.

EMPTY FLAG (EF)

The Empty Flag (EF) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

EXPANSION OUT/HALF-FULL FLAG (XO/HF)

This is a dual-purpose output. In the single device mode, when Expansion In (\overline{XI}) is grounded, this output acts as an indication of a half-full memory.


After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag (HF) will be set low and will remain set until the difference between the write

pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (HF) is then reset by using rising edge of the read operation.

In the Depth Expansion Mode, Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.

DATA OUTPUTS (Q0 - Q8)

Data outputs for 9-bit wide data. This data is in a high impedance condition whenever Read (\overline{R}) is in a high state.



NOTES:

Figure 2. Reset

- 1. EF, FF, HF may change status during Reset, but flags will be valid at tRSC.
- 2. \overline{W} and $\overline{R} = V_{IH}$ around the rising edge of \overline{RS} .




Figure 3. Asynchronous Write and Read Operation




Figure 4. Full Flag From Last Write to First Read




Figure 5. Empty Flag From Last Read to First Write




Figure 6. Retransmit




Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse




Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse




Figure 9. Half-Full Flag Timing




Figure 10. Expansion Out




Figure 11. Expansion In

OPERATING MODES:

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. \overline{FF} is monitored on the device where \overline{W} is used; \overline{EF} is monitored on the device where \overline{R} is used). For additional information, refer to Tech Note 8: *Operating FIFOs on Full and Empty Boundary Conditions* and Tech Note 6: *Designing with FIFOs.*

Single Device Mode

A single IDT7200/7201A/7202A may be used when the application requirements are for 256/512/1024 words or less. The IDT7200/7201A/7202A is in a Single Device Configuration when the Expansion In (\overline{XI}) control input is grounded (see Figure 12).

Depth Expansion

The IDT7200/7201A/7202A can easily be adapted to applications when the requirements are for greater than 256/512/1024 words. Figure 14 demonstrates Depth Expansion using three IDT7200/7201A/7202As. Any depth can be attained by adding additional IDT7200/7201A/7202As. The IDT7200/7201A/7202A operates in the Depth Expansion mode when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have $\overline{\mathsf{FL}}$ in the high state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 14.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 14.
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.

USAGE MODES:

Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF and HF) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7200/7201A/7202As. Any word width can be attained by adding additional IDT7200/7201A/7202As (Figure 13).

Bidirectional Operation

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7200/7201A/7202As as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (twef+ta) ns after the rising edge of \overline{W} , called the first write edge, and it remains on the bus until the \overline{R} line is raised from low-to-high, after which the bus would go into a three-state mode after trace. The \overline{EF} line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The \overline{R} line causes the \overline{FF} to be deasserted but the \overline{W} line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of \overline{W} , the new word is loaded in the FIFO. The \overline{W} line must be toggled when \overline{FF} is not asserted to write new data in the FIFO and to increment the write pointer.

Compound Expansion

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).




Figure 12. Block Diagram of Single 256/512/1024 x 9 FIFO




Figure 13. Block Diagram of 256/512/1024 x 18 FIFO Memory Used in Width Expansion Mode

2679 drw 15

TABLE I—RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

		Inputs		Intern	Outputs			
Mode	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
Reset ,	0	Х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	Х	X	Х
Read/Write	1	1 .	0	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	Х	Х

Pointer will increment if flag is High.

2679 tbl 09

TABLE II—RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

		Inputs		Interr	nal Status	Outputs		
Mode	RS	FL	ΧĪ	Read Pointer	Write Pointer	ĒF	FF	
Reset First Device	Ō	0	(1)	Location Zero	Location Zero	0	1	
Reset All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	Х	(1)	Х	X	X	Х	

NOTE

^{1.} XI is connected to XO of previous device. See Figure 14. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Flag Full Output, XI = Expansion Input, HF = Half-Full Flag Output




Figure 14. Block Diagram of 768 x 9/1536 x 9/3072 x 9 FIFO Memory (Depth Expansion)




Figure 15. Compound FIFO Expansion

NOTES:

- 1. For depth expsansion block see section on Depth Expansion and Figure 14.
- 2. For Flag detection see section on Width Expansion and Figure 13.




Figure 16. Bidirectional FIFO Mode




Figure 17. Read Data Flow-Through Mode





Figure 18. Write Data Flow-Through Mode

ORDERING INFORMATION



2679 drw 21

^{* &}quot;A" to be included for 7201 and 7202 ordering part number.



CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9

IDT7203 IDT7204 IDT7205 IDT7206

FEATURES:

- First-In/First-Out Dual-Port memory
- 2048 x 9 organization (IDT7203)
- 4096 x 9 organization (IDT7204)
- 8192 x 9 organization (IDT7205)
- 16384 x 9 organization (IDT7206)
- · High-speed: 12ns access time
- · Low power consumption
 - Active: 770mW (max.)
 - Power-down: 44mW (max.)
- · Asynchronous and simultaneous read and write
- · Fully expandable in both word depth and width
- Pin and functionally compatible with IDT720X family
- · Status Flags: Empty, Half-Full, Full
- · Retransmit capability
- · High-performance CMOS technology
- . Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing for #5962-88669 (IDT7203), 5962-89567 (IDT7203), and 5962-89568 (IDT7204) are listed on this function.

DESCRIPTION:

The IDT7203/7204/7205/7206 are dual-port memory buffers with internal pointers that load and empty data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.


Data is toggled in and out of the device through the use of the Write (\overline{W}) and Read (\overline{R}) pins.

The devices 9-bit width provides a bit for a control or parity at the user's option. It also features a Retransmit $(\overline{R1})$ capability that allows the read pointer to be reset to its initial position when $\overline{R1}$ is pulsed LOW. A Half-Full Flag is available in the single device and width expansion modes.

The IDT7203/7204/7205/7206 are fabricated using IDT's high-speed CMOS technology. They are designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing, rate buffering, and other applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.


FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Techology, Inc.

AUGUST 1994

PIN CONFIGURATIONS





NOTES:

- The THINDIPs P28-2 and D28-3 are only available for the 7203/7204/ 7205.
- 2. The small outline package SO28-3 is only available for the 7204.
- 3. Consult factory for CERPACK pinout.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to + 7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to + 125	-65 to +155	°C
IOUT	DC Output Current	50	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCCM	Military Supply Voltage	4.5	5.0	5.5	V
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	>
GND	Supply Voltage	0	0	0	٧
VIH ⁽¹⁾	Input High Voltage Commercial	2.0	_		>
VIH ⁽¹⁾	Input High Voltage Military	2.2	_	_	٧
VIL ⁽¹⁾	Input Low Voltage Commercial and Military	_	_	0.8	٧

NOTE:

2661 tbl 01

1. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS FOR THE 7203 AND 7204

(Commercial: Vcc = 5.0V±10%, TA = 0°C to +70°C; Military: Vcc = 5.0V±10%, TA = -55°C to +125°C)

			0T7203/720 Commercia 15, 20, 25,	al	IDT7203/7204 Military ⁽¹⁾ ta = 20, 30, 40, 50, 65, 80, 120 ns				
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	
1LI ⁽²⁾	Input Leakage Current (Any Input)	-1		1	7	_	_ 1	μΑ	
ILO ⁽³⁾	Output Leakage Current	-10	_	10	10	_	10	μА	
Vон	Output Logic "1" Voltage Iон = -2mA	2.4		_	2.4		_	V	
Vol	Output Logic "0" Voltage IoL = 8mA			0.4	_		0.4	V	
ICC1 ⁽⁴⁾	Active Power Supply Current	_	_	120 ⁽⁵⁾	_	_	150 ⁽⁵⁾	mA	
ICC2 ⁽⁴⁾	Standby Current (R=W=RS=FL/RT=ViH)	_	_	12	_		25	mA	
ICC3(L) ⁽⁴⁾	Power Down Current (All Input = Vcc - 0.2V)	_	_	2		_	4	mA	
ICC3(S) ⁽⁴⁾	Power Down Current (All Input = Vcc - 0.2V)	_	_	8	_	_	12	mA	

NOTES:

2661 thi 03

- 1. Speed grades 65, 80, and 120ns are only available in the ceramic DIP.
- 2. Measurements with 0.4 ≤ ViN ≤ Vcc.
- 3. $R \ge V_{IH}$, $0.4 \le V_{OUT} \le V_{CC}$.
- 4. Icc measurements are made with outputs open (only capacitive loading).
- 5. Tested at f = 20MHz.

DC ELECTRICAL CHARACTERISTICS FOR THE 7205 AND 7206

(Commercial: $Vcc = 5.0V\pm10\%$, $Ta = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5.0V\pm10\%$, $Ta = -55^{\circ}C$ to $+125^{\circ}C$)

		(0T7205/720 Commercia , 20, 25, 35	ai	IDT7205/7206 Military ta = 20, 30, 50 ns				
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	
ILI ⁽¹⁾	Input Leakage Current (Any Input)	-1	_	1	-1	_	1	μА	
ILO ⁽²⁾	Output Leakage Current	-10		10	-10		10	μА	
Vон	Output Logic "1" Voltage Iон = -2mA	2.4	_		2.4		_	V	
Vol	Output Logic "0" Voltage IoL = 8mA	_	_	0.4	_	_	0.4	V	
ICC1 ⁽³⁾	Active Power Supply Current	_		120 ⁽⁴⁾			150 ⁽⁴⁾	mA	
ICC2 ⁽³⁾	Standby Current (R=W=RS=FL/RT=Vін)	_		12	_	_	25	mA	
Icc3(L) ⁽³⁾	Power Down Current (All Input = Vcc - 0.2V)	_		8	_	_	12	mA	

NOTES:

- 1. Measurements with $0.4 \le VIN \le VCC$.
- 2. $R \ge V_{IH}$, $0.4 \le V_{OUT} \le V_{CC}$.
- 3. Icc measurements are made with outputs open (only capacitive loading).
- 4. Tested at f = 20MHz.

AC ELECTRICAL CHARACTERISTICS(1)

(Commercial: $Vcc = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

			Com	nercia	i	Com'	l & Mil.	Co	m'i	Mil	itary	Co	m'l	
			S/L12 S/L12	7204 720	S/L15 S/L15 5L15 6L15	7204 720	S/L20 S/L20 5L20 6L20	7204 720	S/L25 S/L25 5L25 6L25	7204 720	S/L30 S/L30 5L30 6L30	7204 720	S/L35 S/L35 5L35 6L35	
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency		50		40	-	33.3		28.5	_	25		22.2	MHz
trc	Read Cycle Time	20		25		30		35		40		45	_	ns
tA	Access Time		12		15	-	20		25	_	30	_	35	ns
trr	Read Recovery Time	8	-	10	_	10		10	_	10	_	10	_	ns
trpw	Read Pulse Width ⁽²⁾	- 12		15	_	20		25		30		35	_	ns
trlz	Read LOW to Data Bus LOW(3)	3	-	5	_ '	5	_	5	_	5		5	_	ns
twLz	Write HIGH to Data Bus Low-Z(3, 4)	3	_	5	_	5		5		5	_	10	_	ns
tov	Data Valid from Read HIGH	5		5	_	5		· 5	_	5		5		ns
trhz	Read HIGH to Data Bus High-Z ⁽³⁾	_	12	_	15	_	15		18	_	20	_	20	ns
twc	Write Cycle Time	20	_	25	_	30		35		40		45	_	ns
twpw	Write Pulse Width ⁽²⁾	12		15	_	20		25		30		35	_	ns
twn	Write Recovery Time	8	_	10		10		10	_	10		10		ns
tos	Data Set-up Time	9		11		12		15		18		18		ns
tDH	Data Hold Time	0		0	_	0		0		0		0	_	ns
trsc	Reset Cycle Time	20		25	_	30	_	35	_	40		45		ns
trs	Reset Pulse Width ⁽²⁾	12	_	15		20		25	_	30		35	_	ns
trss	Reset Set-up Time(3)	12		15	_	20		25	_	30		35	_	ns
trtr	Reset Recovery Time	8		10		10		10		10		10		ns
trtc	Retransmit Cycle Time	20	_	25	_	30		35	_	40		45		ns
trt	Retransmit Pulse Width ⁽²⁾	12	_	15		20		25	_	30		35		ns
trts	Retransmit Set-up Time(3)	12	_	15	_	20		25		30		35	_	ns
trsr	Retransmit Recovery Time	8	_	10	_	10		10		10		10		ns
tEFL	Reset to EF LOW		12	_	25		30	_	35	_	40	_	45	ns
tHFH, tFFH	Reset to HF and FF HIGH		17		25		30	_	35		40	_	45	ns
trtf	Retransmit LOW to Flags Valid	_	20	_	25	_	30	_	35	_	40	_	45	ns
tref	Read LOW to EF LOW	_	12	_	15	_	20	_	25	_	30		30	ns
trff	Read HIGH to FF HIGH	_	14		15	_	20		25	_	30	_	30	ns
trpe	Read Pulse Width after EF HIGH	12		15	_	20		25	_	30		35	_	ns
twer	Write HIGH to EF HIGH		12	_	15	_	20	_	25	_	30	_	30	ns
twff	Write LOW to FF LOW	_	14		15	_	20	_	25	_	30	1	30	ns
twhF	Write LOW to HF Flag LOW	_	17	_	25	_	30	-	35	_	40	-	45	ns
trhf	Read HIGH to HF Flag HIGH	_	17	_	25		30	_	35	_	40	_	45	ns
twpf	Write Pulse Width after FF HIGH	12		15		20		25		30		35		ns
txol	Read/Write LOW to XO LOW		12		15		20		25		30	-	35	ns
tхон	Read/Write HIGH to XO HIGH		12		15		20		25		30	_	35	ns
txı	XI Pulse Width ⁽²⁾	- 12	_]	15]	20	_	25		30	_	35		ns
txir	XI Recovery Time	8		10		10		10	_	10		10		ns
txis	XI Set-up Time	8	-7	10	-	10	_	10	_	10	_	15	_	ns

NOTES:

- 1. Timings referenced as in AC Test Conditions.
- 2. Pulse widths less than minimum are not allowed.
- 3. Values guaranteed by design, not currently tested.
- 4. Only applies to read data flow-through mode.

AC ELECTRICAL CHARACTERISTICS⁽¹⁾ (Continued)

(Commercial: $Vcc = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		Military 7203S/L40										
			S/L40 S/L40	7204 720	S/L50 S/L50 5L50 6L50		S/L65 S/L65		S/L80 S/L80		S/L120 S/L120	
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency	_	20		15		12.5		10	_	7	MHz
trc	Read Cycle Time	50		65		80		100	_	140		ns
tA	Access Time	_	40		50		65	1	80	H	120	ns
trr	Read Recovery Time	10	_	15		15	_	20	_	20	_	ns
trpw	Read Pulse Width ⁽³⁾	40		50	_	65	_	80	_	120		ns
trlz	Read LOW to Data Bus LOW(4)	5		10		10		10	_	10		ns
twLz	Write HIGH to Data Bus Low-Z(4, 5)	10	_	15_	_	15	_	20		20	_	ns
tov	Data Valid from Read HIGH	5		5		5		5		5		ns
trhz	Read HIGH to Data Bus High-Z ⁽⁴⁾	_	25	_	30		30		30	_	35	ns
twc	Write Cycle Time	50		65	_	80	_	100	_	140		ns
twpw	Write Pulse Width ⁽³⁾	40	_	50	_	65	_	80		120		ns
twn	Write Recovery Time	10		15	_	15		20		20		ns
tos	Data Set-up Time	20	_	30	_	30	_	40		40		ns
tDH	Data Hold Time	0		5		10	_	10		10		ns
trsc	Reset Cycle Time	50		65		80	_	100	_	140		ns
trs	Reset Pulse Width ⁽³⁾	40	_	50		65		80	_	120		ns
trss	Reset Set-up Time ⁽⁴⁾	40		50	_	65	_	80	_	120		ns
trsr	Reset Recovery Time	10		15	_	15	_	20		20		ns
trtc	Retransmit Cycle Time	50	_	65	_	80	_	100	_	140		ns
trT	Retransmit Pulse Width ⁽³⁾	40		50	_	65	_	80		120		ns
trts	Retransmit Set-up Time(4)	40		50	_	65		80		120		ns
trsr	Retransmit Recovery Time	10		15		15	_	20	_	20		ns
tEFL	Reset to EF LOW	_	50		65		80	-	100		140	ns
thfh, tffh	Reset to HF and FF HIGH		50		65	<u> </u>	80		100	_	140	ns
trtf	Retransmit LOW to Flags Valid	_	50	—	65		80	_	100	_	140	ns
tref	Read LOW to EF Flag LOW	_	35		45		60		60	_	60	ns
trff	Read HIGH to FF HIGH	_	35		45	_	60		60	_	60	ns
trpe	Read Pulse Width after EF HIGH	40		50	_	65		80	_	120		ns
twer	Write HIGH to EF HIGH		35	_	45	<u> </u>	60	_	60		60	ns
twff	Write LOW to FF LOW	_	35		45		60	_	60		60	ns
twhF	Write LOW to HF LOW	_	50		65		80		100		140	ns
trhf	Read HIGH to HF HIGH		50		65		80		100		140	ns
twpf	Write Pulse Width after FF HIGH	40		50	· —	65		80	_	120		ns
txoL	Read/Write LOW to XO LOW		40		50		65		80		120	ns
tхон	Read/Write HIGH to XO HIGH		40		50		65		80	_	120	ns
txı	XI Pulse Width ⁽³⁾	40		50		65	_	80		120		ns
txir	XI Recovery Time	10		10		10		10		10		ns
txis NOTES:	XI Set-up Time	15		15		15		15		15		ns

NOTES

- 1. Timings referenced as in AC Test Conditions.
- 2. Speed grades 65, 80, and 120ns are only available in the ceramic DIP.
- 3. Pulse widths less than minimum are not allowed.
- 4. Values guaranteed by design, not currently tested.
- 5. Only applies to read data flow-through mode.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1


2661 tbl 07

CAPACITANCE⁽¹⁾ (T_A = +25°C, f = 1.0 MHz)

Symbol	Parameter	Condition	Max.	Unit
CIN ⁽¹⁾	Input Capacitance	VIN = 0V	10	pF
Cout ^(1,2)	Output Capacitance	Vout = 0V	10	pF
NOTES:				2661 tbl 08

1. This parameter is sampled and not 100% tested.

2. With output deselected.



OR EQUIVALENT CIRCUIT

Figure 1. Output Load

*Includes jig and scope capacitances.

SIGNAL DESCRIPTIONS

Inputs:

DATA IN (Do-Da) — Data inputs for 9-bit wide data.

Controls:

RESET ($\overline{\mbox{RS}}$) — Reset is accomplished whenever the Reset ($\overline{\mbox{RS}}$) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. Both the Read Enable ($\overline{\mbox{R}}$) and Write Enable ($\overline{\mbox{W}}$) inputs must be in the HIGH state during the window shown in Figure 2 (i.e. this before the rising edge of $\overline{\mbox{RS}}$) and should not change until these after the rising edge of $\overline{\mbox{RS}}$.

WRITE ENABLE (\overline{W}) — A write cycle is initiated on the falling edge of this input if the Full Flag (\overline{FF}) is not set. Data set-up and hold times must be adhered-to, with respect to the rising edge of the Write Enable (\overline{W}) . Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag (\overline{HF}) will be set to LOW, and will remain set until the difference between the write pointer and read pointer is less-than or equal to one-half of the total memory of the device. The Half-Full Flag (\overline{HF}) is reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (\overline{FF}) will go LOW on the falling edge of the last write signal, which inhibits further write operations. Upon the completion of a valid read operation, the Full Flag (\overline{FF}) will go HIGH after tRFF, allowing a new valid write to begin. When the FIFO is full, the internal write pointer is blocked from \overline{W} , so external changes in \overline{W} will not affect the FIFO when it is full.

READ ENABLE (\overline{R}) — A read cycle is initiated on the falling edge of the Read Enable (\overline{R}) , provided the Empty Flag (\overline{EF}) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable (\overline{R}) goes HIGH, the Data Outputs (Qo through Qa) will return to a high-impedance condition until the next Read operation. When all the data has been read from the FIFO, the Empty Flag (\overline{EF}) will go LOW, allowing the "final" read cycle but inhibiting further read operations, with the data outputs remaining in a high-impedance state. Once a valid write operation has been accomplished, the Empty Flag (\overline{EF}) will go HIGH after twEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from \overline{R} so external changes will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT (FL/RT) — This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first device loaded (see Operating Modes). The Single Device Mode is initiated by grounding the Expansion In (XI).

The IDT7203/7204/7205/7206 can be made to retransmit data when the Retransmit Enable Control $(\overline{R1})$ input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. The status of the Flags will change depending on the relative locations of the read and write pointers. Read Enable (\overline{R}) and Write Enable (\overline{W}) must be in the HIGH state during retransmit. This feature is useful when less than 2048/4096/8192/16384 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode.

EXPANSION IN (\overline{XI}) — This input is a dual-purpose pin. Expansion In (\overline{XI}) is grounded to indicate an operation in the single device mode. Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device in the Depth Expansion or Daisy-Chain Mode.

Outputs:

FULL FLAG (FF) — The Full Flag (FF) will go LOW, inhibiting further write operations, when the device is full. If the read pointer is not moved after Reset (RS), the Full Flag (FF) will go LOW after 2048/4096/8192/16384 writes.

EMPTY FLAG (EF) — The Empty Flag (EF) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.


EXPANSION OUT/HALF-FULL FLAG ($\overline{XO}/\overline{HF}$ **)** — This is a dual-purpose output. In the single device mode, when Expansion In (\overline{XI}) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag (HF) will be set to LOW and will remain set until the difference between the write pointer

and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (HF) is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory. There will be an \overline{XO} pulse when the Write pointer reaches the last location of memory, and an additional \overline{XO} pulse when the Read pointer reaches the last location of memory.

DATA OUTPUTS (Q0-Q8) — Q0-Q8 are data outputs for 9-bit wide data. These outputs are in a high-impedance condition whenever Read (\overline{R}) is in a HIGH state.



NOTE:

1. \overline{W} and \overline{R} = ViH around the rising edge of \overline{RS} .

Figure 2. Reset




Figure 3. Asynchronous Write and Read Operation




Figure 4. Full FlagTiming From Last Write to First Read





Figure 5. Empty Flag Timing From Last Read to First Write



NOTE:

1. EF, FF and HF may change status during Retransmit, but flags will be valid at trac.

Figure 6. Retransmit




Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse.




Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse.




Figure 9. Half-Full Flag Timing




Figure 10. Expansion Out

9




Figure 11. Expansion In

OPERATING MODES:

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. \overline{FF} is monitored on the device where \overline{W} is used; \overline{EF} is monitored on the device where \overline{R} is used). For additional information, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs.

Single Device Mode

A single IDT7203/7204/7205/7206 may be used when the application requirements are for 2048/4096/8192/16384 words or less. The IDT7203/7204/7205/7206 is in a Single Device Configuration when the Expansion In (\overline{XI}) control input is grounded (see Figure 12).

Depth Expansion

The IDT7203/7204/7205/7206 can easily be adapted to applications when the requirements are for greater than 2048/4096/8192/16384 words. Figure 14 demonstrates Depth Expansion using three IDT7203/7204/7205/7206s. Any depth can be attained by adding additional IDT7203/7204/7205/7206s. The IDT7203/7204/7205/7206 operates in the Depth Expansion mode when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the HIGH state.
- 3. The Expansion Out (\overline{XO}) pin of each device must be tied to the Expansion In (\overline{XI}) pin of the next device. See Figure 14.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 14.
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.

USAGE MODES:

Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF and HF) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7203/7204/7205/7206s. Any word width can be attained by adding additional IDT7203/7204/7205/7206s (Figure 13).

Bidirectional Operation

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7203/7204/7205/7206s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (twef + ta) ns after the rising edge of \overline{W} , called the first write edge, and it remains on the bus until the \overline{R} line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after tripe. The \overline{EF} line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The \overline{R} line causes the \overline{FF} to be deasserted but the \overline{W} line being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of \overline{W} , the new word is loaded in the FIFO. The \overline{W} line must be toggled when \overline{FF} is not asserted to write new data in the FIFO and to increment the write pointer.

Compound Expansion

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).





Figure 12. Block Diagram of 2048 x 9/4096 x 9/8192 x 9/16384 x 9 FIFO Used in Single Device Mode



NOTE:

1. Flag detection is accomplished by monitoring the FF, EF and HF signals on either (any) device used in the width expansion configuration. Do not connect any output signals together.

Figure 13. Block Diagram of 2048 x 18/4096 x 18/8192 x 18/16384 x 18 FIFO Memory Used in Width Expansion Mode

TRUTH TABLES

TABLE I - RESET AND RETRANSMIT

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

		Inputs		Internal	Status	Outputs				
Mode	RS	RT	XI	Read Pointer	Write Pointer	ĒF	FF	HF		
Reset	0	Х	0	Location Zero	Location Zero	0	1	1		
Retransmit	1	0	0	Location Zero	Unchanged	X	Х	Х		
Read/Write	1	1	0	Increment (1)	Increment ⁽¹⁾	Х	Х	Х		

NOTE:

2661 tbl 09

TABLE II - RESET AND FIRST LOAD

DEPTH EXPANSION/COMPOUND EXPANSION MODE

		Inputs		Interna	l Status	Outputs		
Mode	RS	FL	য়	Read Pointer	Write Pointer	Ē	FF	
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	X	(1)	X	Х	X	Х	

NOTES:

2661 tbl 10

1. \overline{X} is connected to \overline{XO} of previous device. See Figure 14.
2. \overline{RS} = Reset Input, $\overline{FI/RT}$ = First Load/Retransmit, \overline{EF} = Empty Flag Output, \overline{FF} = Full Flag Output, \overline{XI} = Expansion Input, \overline{HF} = Half-Full Flag Output





Figure 14. Block Diagram of 6149 x 9/12298 x 9/24596 x 9/49152 x 9 FIFO Memory (Depth Expansion)

5.20

^{1.} Pointer will Increment if flag is HIGH.



NOTES:

- 1. For depth expansion block see section on Depth Expansion and Figure 14.
- 2. For Flag detection see section on Width Expansion and Figure 13.

Figure 15. Compound FIFO Expansion




Figure 16. Bidirectional FIFO Operation






Figure 17. Read Data Flow-Through Mode



ORDERING INFORMATION



2661 drw 21



CMOS ASYNCHRONOUS FIFO 32,768 x 9

PRELIMINARY IDT7207

FEATURES:

- · 32768 x 9 storage capacity
- · High-speed: 15ns access time
- · Low power consumption
 - Active: 660mW (max.)
 - Power-down: 44mW (max.)
- · Asynchronous and simultaneous read and write
- · Fully expandable in both word depth and width
- · Pin and functionally compatible with IDT720x family
- · Status Flags: Empty, Half-Full, Full
- Retransmit capability
- High-performance CMOS technology
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT7207 is a monolithic dual-port memory buffer with

internal pointers that load and empty data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.


Data is toggled in and out of the device through the use of the Write (\overline{W}) and Read (\overline{R}) pins.

The devices 9-bit width provides a bit for a control or parity at the user's option. It also features a Retransmit (\overline{RT}) capability that allows the read pointer to be reset to its initial position when \overline{RT} is pulsed LOW. A Half-Full Flag is available in the single device and width expansion modes.

The IDT7207 is fabricated using IDT's high-speed CMOS technology. It is designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing, rate buffering, and other applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.


FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Techology, Inc.

APRIL 1995

PIN CONFIGURATIONS



INDÉ	X SSSS	
	35 29[] 16 28[] 17 27[] 18 J32-1 26[] 19 & 25[] 110 L32-1 24[] 111 23[] 112 22[] 113≠ ♀ ♀ ► ♀ ♀ ♀21[]	NC FL/RT RS EF XO/HF
	GND NC NC SS SS SS SS SS SS SS SS SS SS SS SS SS	3140 drw 03

PLCC/LCC **TOP VIEW**

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to + 7.0	-0.5 to +7.0	V
ТА	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to + 125	-65 to +155	°C
IOUT	DC Output Current	50	50	mA

TOP VIEW

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCCM	Military Supply Voltage	4.5	5.0	5.5	٧
VCCC	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
VIH ⁽¹⁾	Input High Voltage Commercial	2.0	_	-	٧
VIH ⁽¹⁾	Input High Voltage Military	2.2	-	_	٧
VIL ⁽¹⁾	Input Low Voltage Commercial and Military	_	_	0.8	٧

NOTE:

3140 tbl 02

DC ELECTRICAL CHARACTERISTICS FOR THE 7207

(Commercial: Vcc = 5.0V±10%, TA = 0°C to +70°C; Military: Vcc = 5.0V±10%, TA = -55°C to +125°C)

	_	IDT7207 IDT7207 Commercial Military ta = 15, 20, 25, 35, 50 ns ta = 20, 30, 50 ns						
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
IЦ ⁽¹⁾	Input Leakage Current (Any Input)	– 1	_	1	-1	_	1	μА
ILO ⁽²⁾	Output Leakage Current	-10	-	10	-10	_	10	μА
Voн	Output Logic "1" Voltage Iон = -2mA	2.4			2.4		_	V
VoL	Output Logic "0" Voltage IoL = 8mA			0.4			0.4	V
ICC1 ⁽³⁾	Active Power Supply Current	_		120 ⁽⁴⁾	_	_	150 ⁽⁴⁾	mA
ICC2 ⁽³⁾	Standby Current (R=W=RS=FL/RT=ViH)			12		_	25	mA
ICC3(L) ⁽³⁾	Power Down Current (All Input = Vcc - 0.2V)			8		_	12	mA
OTES:				<u> </u>				3140 tbl 04

NOTES:

- 1. Measurements with $0.4 \le Vin \le Vcc$.
- 2. $R \ge V_{IH}$, $0.4 \le V_{OUT} \le V_{CC}$.
- 3. Icc measurements are made with outputs open (only capacitive loading).
- 4. Tested at f = 20MHz.

^{1. 1.5}V undershoots are allowed for 10ns once per cycle.

AC ELECTRICAL CHARACTERISTICS(1)

(Commercial: $Vcc = 5V \pm 10\%$, TA = 0°C to +70°C; Military: $Vcc = 5V \pm 10\%$, TA = -55°C to +125°C)

	1: $VCC = 5V \pm 10\%$, $IA = 0^{\circ}C$ to		m'i		& Mil.		m'l	Mili			m'l	Com'l	& Mil.	
1	į	7207	7L15	7207	L20	7207	/L25	7207	'L30	720	7L35	7207	'L50	
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fS	Shift Frequency	_	40	_	33.3	_	28.5	_	25	_	22.2	_	15	MHz
tRC	Read Cycle Time	25		30		35		40	_	45		65		ns
tA	Access Time		15		20	1	25		30	1	35	_	50	ns
tRR	Read Recovery Time	10	_	10		10		10		10	_	15		ns
tRPW	Read Pulse Width(2)	15	_	20	_	25		30	_	35	_	50	_	ns
tRLZ	Read LOW to Data Bus LOW(3)	5	_	5		5		5		5	_	10		ns
tWLZ	Write HIGH to Data Bus Low-Z(3,4)	5		5	_	5		5		10	_	15		ns
tDV	Data Valid from Read HIGH	5	_	5	_	5		5	-	5	_	5		ns
tRHZ	Read HIGH to Data Bus High-Z(3)		15		15	_	18	_	20		20		30	ns
tWC	Write Cycle Time	25		30		35		40		45		65		ns
tWPW	Write Pulse Width(2)	15		20		25		30		35		50		ns
tWR	Write Recovery Time	10		10	_	10		10	_	10		15		ns
tDS	Data Set-up Time	11		12	_	15		18	_	18		30		ns
tDH	Data Hold Time	0	_	0		0		0		0		5	_	ns
tRSC	Reset Cycle Time	25		30		35		40	_	45		65		ns
tRS	Reset Pulse Width(2)	15		20		25		30		35		50		ns
tRSS	Reset Set-up Time(3)	15		20		25		30		35		50		ns
tRTR	Reset Recovery Time	10		10		10		10		10		15		ns
tRTC	Retransmit Cycle Time	25	-	30	_	35		40		45		65		ns
tRT	Retransmit Pulse Width(2)	15	-	20	_	25		30	ı	35	_	50		ns
tRTS	Retransmit Set-up Time(3)	15		20		25		30	_	35		50		ns
tRSR	Retransmit Recovery Time	10		10		10		10	-	10		15		ns
tEFL	Reset to EF LOW	_	25	_	30	_	35	_	40	_	45	 	65	ns
tHFH, tFFH	Reset to HF and FF HIGH		25		30	_	35	_	40		45	_	65	ns
tRTF	Retransmit LOW to Flags Valid		25		30	_	35	_	40		45		65	ns
tREF	Read LOW to EF LOW	_	15	_	20	_	25		30	_	30	_	45	ns
tRFF	Read HIGH to FF HIGH	_	15	_	20	_	25		30		30	=	45	ns
tRPE	Read Pulse Width after EF HIGH	15		20		25		30		35		50		ns
tWEF	Write HIGH to EF HIGH		15		20		25		30		30		45	ns
tWFF	Write LOW to FF LOW	_	15	_	20		25	_	30	<u> </u>	30	-	45	ns
tWHF	Write LOW to HF Flag LOW	_	25		30	_	35	_	40		45		65	ns
tRHF	Read HIGH to HF Flag HIGH	_	25		30	_	35		40		45	_	65	ns
tWPF	Write Pulse Width after FF HIGH	15		20		25		30	_	35		50		ns
tXOL	Read/Write LOW to XO LOW		15		20	_	25	=	30		35		50	ns
tXOH	Read/Write HIGH to XO HIGH	<u> </u>	15		20	_	25	-	30	_	35	-	50	ns
tXI	XI Pulse Width ⁽²⁾	15		20		25		30		35		50		ns
tXIR	XI Recovery Time	10		10		10		10	_	10		10		ns
tXIS	XI Set-up Time	10		10		10		10		15		15		ns
NOTES	L	Ь		Ь		Ь		L						L

NOTES

- 1. Timings referenced as in AC Test Conditions.
- 2. Pulse widths less than minimum are not allowed.
- 3. Values guaranteed by design, not currently tested.
- 4. Only applies to read data flow-through mode.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1
	2140 thi 07

CAPACITANCE⁽¹⁾ ($T_A = +25$ °C, f = 1.0 MHz)

Symbol	Parameter	Condition	Max.	Unit
CIN ⁽¹⁾	Input Capacitance	VIN = 0V	10	pF
Соит ^(1,2)	Output Capacitance	Vout = 0V	10	рF
NOTES				2140 thi 08

^{1.} This parameter is sampled and not 100% tested.

2. With output deselected.

D.U.T. 30pF*

OR EQUIVALENT CIRCUIT

3140 drw 04

Figure 1. Output Load

*Includes jig and scope capacitances.

SIGNAL DESCRIPTIONS

Inputs:

DATA IN (Do-Da) - Data inputs for 9-bit wide data.

Controls:

RESET (\overline{RS}) — Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. Both the Read Enable (\overline{R}) and Write Enable (\overline{W}) inputs must be in the HIGH state during the window shown in Figure 2 (i.e. this before the rising edge of \overline{RS}) and should not change until these after the rising edge of \overline{RS} .

WRITE ENABLE (\overline{W}) —A write cycle is initiated on the falling edge of this input if the Full Flag (\overline{FF}) is not set. Data set-up and hold times must be adhered-to, with respect to the rising edge of the Write Enable (\overline{W}) . Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag ($\overline{\text{HF}}$) will be set to LOW, and will remain set until the difference between the write pointer and read pointer is less-than or equal to one-half of the total memory of the device. The Half-Full Flag ($\overline{\text{HF}}$) is reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (\overline{FF}) will go LOW on the falling edge of the last write signal, which inhibits further write operations. Upon the completion of a valid read operation, the Full Flag (\overline{FF}) will go HIGH after tRFF, allowing a new valid write to begin. When the FIFO is full, the internal write pointer is blocked from \overline{W} , so external changes in \overline{W} will not affect the FIFO when it is full.

READ ENABLE ($\overline{\mathbb{R}}$) — A read cycle is initiated on the falling edge of the Read Enable ($\overline{\mathbb{R}}$), provided the Empty Flag ($\overline{\mathbb{EF}}$) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable ($\overline{\mathbb{R}}$) goes HIGH, the Data Outputs (Qo through Qs) will return to a high-impedance condition until the next Read operation. When all the data has been read from the FIFO, the Empty Flag ($\overline{\mathbb{EF}}$) will go LOW, allowing the "final" read cycle but inhibiting further read operations, with the data outputs remaining in a high-impedance state. Once a valid write operation has been accomplished, the Empty Flag ($\overline{\mathbb{EF}}$) will go HIGH after twEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from $\overline{\mathbb{R}}$ so external changes will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT (FL/RT) — This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first device loaded (see Operating Modes). The Single Device Mode is initiated by grounding the Expansion In (XI).

The IDT7207 can be made to retransmit data when the Retransmit Enable Control (\overline{RT}) input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. The status of the Flags will change depending on the relative locations of the read and write pointers. Read Enable (\overline{R}) and Write Enable (\overline{W}) must be in the HIGH state during retransmit. This feature is useful when less than 32,768 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode.

EXPANSION IN (\overline{XI}) — This input is a dual-purpose pin. Expansion In (\overline{XI}) is grounded to indicate an operation in the single device mode. Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device in the Depth Expansion or Daisy-Chain Mode.

Outputs:

FULL FLAG (FF)—The Full Flag (FF) will go LOW, inhibiting further write operations, when the device is full. If the read pointer is not moved after Reset (RS), the Full Flag (FF) will go LOW after 32,768 writes.

EMPTY FLAG (EF) — The Empty Flag (EF) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.


EXPANSION OUT/HALF-FULL FLAG ($\overline{XO/HF}$ **)** — This is a dual-purpose output. In the single device mode, when Expansion In (\overline{XI}) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag (\overline{HF}) will be set to LOW

and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (\overline{HF}) is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory. There will be an \overline{XO} pulse when the Write pointer reaches the last location of memory, and an additional \overline{XO} pulse when the Read pointer reaches the last location of memory.

DATA OUTPUTS (Qo-Qs) — Qo-Qs are data outputs for 9-bit wide data. These outputs are in a high-impedance condition whenever Read (\overline{R}) is in a HIGH state.



NOTE:

1. \overline{W} and \overline{R} = VIH around the rising edge of \overline{RS} .

Figure 2. Reset




Figure 3. Asynchronous Write and Read Operation




Figure 4. Full FlagTiming From Last Write to First Read





Figure 5. Empty Flag Timing From Last Read to First Write



NOTE:
1. EF, FF and HF may change status during Retransmit, but flags will be valid at trace.

Figure 6. Retransmit

w




Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse.




Figure 9. Half-Full Flag Timing




Figure 10. Expansion Out

3140 drw 11




Figure 11. Expansion In

OPERATING MODES:

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. \overline{FF} is monitored on the device where \overline{W} is used; \overline{EF} is monitored on the device where \overline{R} is used). For additional information, refer to Tech Note 8: *Operating FIFOs on Full and Empty Boundary Conditions* and Tech Note 6: *Designing with FIFOs.*

Single Device Mode

A single IDT7207 may be used when the application requirements are for 32,768 words or less. The IDT7207 is in a Single Device Configuration when the Expansion In (\overline{XI}) control input is grounded (see Figure 12).

Depth Expansion

The IDT7207 can easily be adapted to applications when the requirements are for greater than 32,768 words. Figure 14 demonstrates Depth Expansion using three IDT7207s. Any depth can be attained by adding additional IDT7207s. The IDT7207 operates in the Depth Expansion mode when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the HIGH state.
- 3. The Expansion Out (\overline{XO}) pin of each device must be tied to the Expansion In (\overline{XI}) pin of the next device. See Figure 14.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 14.
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.

USAGE MODES:

Width Expansion

Word width may be increased simply by connecting the

corresponding input control signals of multiple devices. Status flags (EF, FF and HF) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7207s. Any word width can be attained by adding additional IDT7207s (Figure 13).

Bidirectional Operation

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7207s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (tweff + ta) ns after the rising edge of \overline{W} , called the first write edge, and it remains on the bus until the \overline{R} line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after tripe. The \overline{EF} line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The \overline{R} line causes the \overline{FF} to be deasserted but the \overline{W} line being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of \overline{W} , the new word is loaded in the FIFO. The \overline{W} line must be toggled when \overline{FF} is not asserted to write new data in the FIFO and to increment the write pointer.

Compound Expansion

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).





Figure 12. Block Diagram of 32,768 x 9 FIFO Used in Single Device Mode



NOTE:

1. Flag detection is accomplished by monitoring the FF, EF and HF signals on either (any) device used in the width expansion configuration.

Do not connect any output signals together.

Figure 13. Block Diagram of 32,768 x 18 FIFO Memory Used in Width Expansion Mode

5

TRUTH TABLES

TABLE I - RESET AND RETRANSMIT

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

		Inputs		Internal	Status	Outputs			
Mode	RS	RT	য়	Read Pointer	Write Pointer	官	F	HF	
Reset	0	Х	0	Location Zero	Location Zero	0	1	.1	
Retransmit	1	0	0	Location Zero	Unchanged	Х	Х	X	
Read/Write	1	1	0	Increment (1)	Increment ⁽¹⁾	Х	Х	X	

NOTE:

3140 tbl 09

TABLE II - RESET AND FIRST LOAD

DEPTH EXPANSION/COMPOUND EXPANSION MODE

		Inputs		Interna	l Status	Outputs		
Mode	RS	FL	XI	Read Pointer	Write Pointer	ĒĒ	FF	
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	Х	(1)	X	X	X	Х	

NOTES:

- 1. \overline{XI} is connected to \overline{XO} of previous device. See Figure 14.
- 2. RS = Reset Input, FURT = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input, HF = Half-Full Flag Output





Figure 14. Block Diagram of 98,304 x 9 FIFO Memory (Depth Expansion)

^{1.} Pointer will Increment if flag is HIGH.



- 1. For depth expansion block see section on Depth Expansion and Figure 14.
- 2. For Flag detection see section on Width Expansion and Figure 13.

Figure 15. Compound FIFO Expansion




Figure 16. Bidirectional FIFO Operation




Figure 17. Read Data Flow-Through Mode





Figure 18. Write Data Flow-Through Mode

ORDERING INFORMATION





3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1024 x 9, 2048 x 9, 4096 X 9

PRELIMINARY IDT72V01 IDT72V02 IDT72V03 IDT72V04

FEATURES:

- 3.3V family uses 70% less power than the 5 Volt 7201/ 02/03/04 family
- 512 x 9 organization (72V01)
- 1024 x 9 organization (72V02)
- 2048 x 9 organization (72V03)
- 4096 X 9 organization (72V04)
- Functionally compatible with 720x family
- 25 ns access time
- · Asynchronous and simultaneous read and write
- · Fully expandable by both word depth and/or bit width
- · Status Flags: Empty, Half-Full, Full
- · Auto-retransmit capability
- Available in 32-pin PLCC and 28-pin SOIC Package (to be determined)

DESCRIPTION:

The IDT72V01/72V02/72V03/72V04 are dual-port FIFO memories that operate at a power supply voltage (Vcc) between 3.0V and 3.6V. Their architecture, functional operation and pin assignments are identical to those of the IDT7201/


7202/7203/7204. These devices load and empty data on a first-in/first-out basis. They use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write (\overline{W}) and Read (\overline{R}) pins. The devices have a maximum data access time as fast as 25 ns.

The devices utilize a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. They also feature a Retransmit ($\overline{R1}$) capability that allows for reset of the read pointer to its initial position when $\overline{R1}$ is pulsed low to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

The IDT72V01/72V02/72V03/72V04 is fabricated using IDT's high-speed CMOS technology. It has been designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.


FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc. FAST is a trademark of Fairchild Semiconductor Co.

AUGUST 1993

PIN CONFIGURATIONS



3 2 32 31 30 D2 29 D6 6 28 D1 D₇ 7 D٥ 27 NC ΧĪ FL/RT 26 J32-1 FF 9 25 RS FF Q٥ 10 24 XO/HF Q1 11 23 NC 12 22 Q7 13 Q2 21 Q₆ 14 15 16 17 18 19 20 3033 drw 02b

SMALL OUTLINE PACKAGE TO BE DETERMINED

PLCC TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	ů
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE:

3033 tbl 02

CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
Соит	Output Capacitance	Vout = 0V	8	pF

1. This parameter is sampled and not 100% tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Rating	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Supply Voltage	0	0	0	٧
VIH ⁽¹⁾	Input High Voltage	2.0	_	Vcc+0.5	V
VIL ⁽²⁾	Input Low Voltage		_	0.8	٧

NOTES:

INDEX

1. VIH = 2.6V for \overline{XI} input (commercial).

2. 1.5V undershoots are allowed for 10ns once per cycle.

^{1.} Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.

DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 3.3 V \pm 10%, TA = 0°C to +70°C)

			IDT72V01/72V02/ 72V03/72V04 Commercial tA = 25 ns			IDT72V01/72V02/ 72V03/72V04 Commercial tA = 35 ns		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI ⁽¹⁾	Input Leakage Current (Any Input)	-1		1	-1		1	μА
lLO ⁽²⁾	Output Leakage Current	-10		10	-10	l —	10	μΑ
Vон	Output Logic "1" Voltage Iон = -2mA	2.4			2.4			V
Vol	Output Logic "0" Voltage IoL = 8mA			0.4			0.4	V
ICC1 ^(3,4)	Active Power Supply Current	<u> </u>	35	50		35	50	mA
ICC2 ⁽³⁾	Standby Current (R=W=RS=FL/RT=Vін)		5	8		5	8	mA
ICC3(L) ⁽³⁾	Power Down Current (All Input = Vcc - 0.2V)	_	_	0.3	_	_	0.3	mA

NOTES:

- 2. $\overline{R} \ge V_{IH}$, $0.4 \le V_{OUT} \le V_{CC}$.
- 3. Icc measurements are made with outputs open (only capacitive loading).
- Tested at f = 20MHz.

^{1.} Measurements with 0.4 ≤ VIN ≤ Vcc.

AC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 3.3V\pm10\%$, TA = 0°C to +70°C)

		Com	mercial	Comr	nercial	1
		72V01L2	5/72V02L25	72V01L35	1	
1		72V03L25/72V04L25		72V03L35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency		28.5	_	22.2	MHz
trc	Read Cycle Time	35		45		ns
tA	Access Time		25		35	ns
trr	Read Recovery Time	10	_	10	_	ns
trpw	Read Pulse Width ⁽²⁾	25		35		ns
truz	Read Pulse LOW to Data Bus at Low-Z(3)	5	_	5	_	ns
twLz	Write Pulse HIGH to Data Bus at Low-Z ^(3,4)	5		10	_	ns
tDV	Data Valid from Read Pulse HIGH	5	_	5	_	ns
trhz	Read Pulse HIGH to Data Bus at High-Z ⁽³⁾	_	18	_	20	ns
twc	Write Cycle Time	35	_	45	_	ns
twpw	Write Pulse Width ⁽²⁾	25	_	35	_	ns
twn	Write Recovery Time	10		10	_	ns
tos	Data Set-up Time	15		18	_	ns
tDH	Data Hold Time	0	_	0	_	ns
trsc	Reset Cycle Time	35		45	_	ns
trs	Reset Pulse Width ⁽²⁾	25		35	_	ns
trss	Reset Set-up Time ⁽³⁾	25		35	_	ns
trsr	Reset Recovery Time	10	_	10		ns
tRTC	Retransmit Cycle Time	35	_	45	_	ns
trt	Retransmit Pulse Width ⁽²⁾	25	_	35		ns
trts	Retransmit Set-up Time ⁽³⁾	25		35		ns
trtr	Retransmit Recovery Time	10	_	10	_	ns
tEFL	Reset to Empty Flag LOW		35	_	45	ns
thfh,ffh	Reset to Half-Full and Full Flag HIGH		35		45	ns
trtf	Retransmit LOW to Flags Valid	_	35		45	ns
tref	Read LOW to Empty Flag LOW	_	25	_	30	ns
trff	Read HIGH to Full Flag HIGH		25		30	ns
tRPE	Read Pulse Width after EF HIGH	25	_	35	_	ns
tweF	Write HIGH to Empty Flag HIGH		25	<u> </u>	30	ns
twff	Write LOW to Full Flag LOW	_	25	_	30	ns
twhF	Write LOW to Half-Full Flag LOW		35		45	ns
trhf	Read HIGH to Half-Full Flag HIGH	_	35	_	45	ns
twpF	Write Pulse Width after FF HIGH	25		35		ns
txoL	Read/Write to XO LOW		25	_	35	ns
txon	Read/Write to XO HIGH	_	25	_	35	ns
txı	XI Pulse Width ⁽²⁾	25	_	35		ns
txir	XI Recovery Time	10		10		ns
txis	XI Set-up Time	10		10	_	ns

NOTES:

- 1. Timings referenced as in AC Test Conditions.
- 2. Pulse widths less than minimum value are not allowed.
- 3. Values guaranteed by design, not currently tested.
- 4. Only applies to read data flow-through mode.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V		
Input Rise/Fall Times	5ns		
Input Timing Reference Levels	1.5V		
Output Reference Levels	1.5V		
Output Load	See Figure 1		

3033 tbl 06




Figure 1. Output Load

SIGNAL DESCRIPTIONS INPUTS:

DATA IN (Do - D8)

Data inputs for 9-bit wide data.

CONTROLS:

RESET (RS)

Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read Enable (\overline{R}) and Write Enable (\overline{W}) inputs must be in the HIGH state during the window shown in Figure 2, (i.e., tRss before the rising edge of \overline{RS}) and should not change until tRSR after the rising edge of \overline{RS} . Half-Full Flag (\overline{HF}) will be reset to HIGH after Reset (\overline{RS}) .

WRITE ENABLE (W)

A write cycle is initiated on the falling edge of this input if the Full Flag (\overline{FF}) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable (\overline{W}). Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag ($\overline{\text{HF}}$) will be set to LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ($\overline{\text{HF}}$) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag ($\overline{\text{FF}}$) will go LOW, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag ($\overline{\text{FF}}$) will go HIGH after the the fallowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from \overline{W} , so external changes in \overline{W} will not affect the FIFO when it is full.

READ ENABLE (R)

A read cycle is initiated on the falling edge of the Read Enable (\overline{R}) provided the Empty Flag (\overline{EF}) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable (\overline{R}) goes HIGH, the Data Outputs $(Q_0 - Q_8)$ will return to a high impedance

condition until the next Read operation. When all data has been read from the FIFO, the Empty Flag ($\overline{\text{EF}}$) will go LOW, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a HIGH impedance state. Once a valid write operation has been accomplished, the Empty Flag ($\overline{\text{EF}}$) will go HIGH after twef and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from $\overline{\text{R}}$ so external changes in $\overline{\text{R}}$ will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT (FL/RT)

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the restransmit input. The Single Device Mode is initiated by grounding the Expansion In (\overline{XI}) .

The IDT72V01/72V02/72V03/72V04 can be made to retransmit data when the Retransmit Enable control ($\overline{R1}$) input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable (\overline{R}) and Write Enable (\overline{W}) must be in the HIGH state during retransmit. This feature is useful when less than 512/1024/2048/4096 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag ($\overline{H}\overline{P}$), depending on the relative locations of the read and write pointers.

EXPANSION IN (\overline{XI})

This input is a dual-purpose pin. Expansion In (\overline{XI}) is grounded to indicate an operation in the single device mode. Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device in the Depth Expansion or Daisy Chain Mode.

OUTPUTS:

FULL FLAG (FF)

The Full Flag (FF) will go LOW, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset (RS), the Full-Flag (FF) will go LOW after 512/1024/2048/4096 writes to the IDT72V01/72V02/72V03/72V04.

^{*} Includes scope and jig capacitances.

EMPTY FLAG (EF)

The Empty Flag (EF) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

EXPANSION OUT/HALF-FULL FLAG (XO/HF)

This is a dual-purpose output. In the single device mode, when Expansion In (\overline{XI}) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled and at the falling edge of

the next write operation, the Half-Full Flag (\overline{HF}) will be set LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (\overline{HF}) is then reset by using rising edge of the read operation.

In the Depth Expansion Mode, Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.




Figure 2. Reset

NOTES:

1. EF, FF, HF may change status during Reset, but flags will be valid at trsc.

2. \overline{W} and $\overline{R} = V_{IH}$ around the rising edge of \overline{RS} .




Figure 3. Asynchronous Write and Read Operation




Figure 4. Full Flag From Last Write to First Read




Figure 5. Empty Flag From Last Read to First Write





Figure 6. Retransmit






Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse






Figure 9. Half-Full Flag Timing





OPERATING MODES:

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. \overline{FF} is monitored on the device where \overline{W} is used; \overline{EF} is monitored on the device where \overline{R} is used). For additional information, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs.

Single Device Mode

A single IDT72V01/72V02/72V03/72V04 may be used when the application requirements are for 512/1024/2048/4096 words or less. IDT72V01/72V02/72V03/72V04 is in a Single Device Configuration when the Expansion In (\overline{XI}) control input is grounded (see Figure 12).

Depth Expansion

The IDT72V01/72V02/72V03/72V04 can easily be adapted to applications when the requirements are for greater than 512/1,024/2,048/4,096 words. Figure 14 demonstrates Depth Expansion using three IDT72V01/72V02/72V03/72V04s. Any depth can be attained by adding additional IDT72V01/72V02/72V03/72V04s. The IDT72V01/72V02/72V03/72V04 operates in the Depth Expansion mode when the following conditions are met:

- 1. The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the HIGH state.
- 3. The Expansion Out (\overline{XO}) pin of each device must be tied to the Expansion In (\overline{XI}) pin of the next device. See Figure 14.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (FF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 14.
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.

USAGE MODES:

Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF and HF) can be detected from any one device.

Figure 13 demonstrates an 18-bit word width by using two IDT72V01/72V02/72V03/72V04s. Any word width can be attained by adding additional IDT72V01/72V02/72V03/72V04s (Figure 13).

Bidirectional Operation

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT72V01/72V02/72V03/72V04s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (tweF+ ta) ns after the rising edge of \overline{W} , called the first write edge, and it remains on the bus until the \overline{R} line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after trip. The \overline{EF} line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The \overline{R} line causes the \overline{FF} to be deasserted but the \overline{W} line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of \overline{W} , the new word is loaded in the FIFO. The \overline{W} line must be toggled when \overline{FF} is not asserted to write new data in the FIFO and to increment the write pointer.

Compound Expansion

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).




Figure 12. Block Diagram of Single 1024 x 9 FIFO




Figure 13. Block Diagram of 1024 x 18 FIFO Memory Used in Width Expansion Mode

3033 drw 15

TABLE I—RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

		Inputs		Intern	Outputs			
Mode	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	X	Х	Х
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	X	Х

1. Pointer will increment if flag is HIGH.

NOTE:

3033 tbl 07

TABLE II—RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

	Inputs			Intern	al Status	Outputs		
Mode	RS FL XI R		Read Pointer	Write Pointer	EF	FF		
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Reset All Other Devices	ō	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	Х	(1)	X	Х	Х	Х	

NOTE: 1. XI is connected to XO of previous device. See Figure 14. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Flag Full Output, XI = Expansion Input, HF = Half-Full Flag Output




Figure 14. Block Diagram of 3072 x 9 FIFO Memory (Depth Expansion)




Figure 15. Compound FIFO Expansion

NOTES:

- 1. For depth expansion block see section on Depth Expansion and Figure 14.
- 2. For Flag detection see section on Width Expansion and Figure 13.

R

DATAIN

DATA out




Figure 16. Bidirectional FIFO Mode




Figure 17. Read Data Flow-Through Mode

t RFF **◄** t DH DATAIN


Figure 18. Write Data Flow-Through Mode

DATAOUT VALID

5.22

3033 drw 20

ORDERING INFORMATION





BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT – 1024 x 9-BIT 1024 x 18-BIT – 2048 x 9-BIT IDT72510 IDT72520

FEATURES:

- Two side-by-side FIFO memory arrays for bidirectional data transfers
- 512 x 18-Bit 1024 x 9-Bit (IDT72510)
- 1024 x 18-Bit 2048 x 9-Bit (IDT72520)
- 18-bit data bus on Port A side and 9-bit data bus on Port B side
- Can be configured for 18-to-9-bit, 36-to-9-bit, or 36-to-18-bit communication
- · Fast 25ns access time
- · Fully programmable standard microprocessor interface
- Built-in bypass path for direct data transfer between two ports
- Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO
- Two programmable flags, Almost-Empty and Almost-Full for each FIFO
- Programmable flag offset can be set to any depth in the FIFO
- Any of the eight internal flags can be assigned to four external flag pins
- · Flexible reread/rewrite capabilities.
- · On-chip parity checking and generation
- Standard DMA control pins for data exchange with peripherals
- IDT72510 and IDT72520 available in the the 52-pin PLCC package

DESCRIPTION:


The IDT72510 and IDT72520 are highly integrated firstin, first-out memories that enhance processor-to-processor and processor-to-peripheral communications. IDT BiFIFOs integrate two side-by-side memory arrays for data transfers in two directions.

The BiFIFOs have two ports, A and B, that both have standard microprocessor interfaces. All BiFIFO operations are controlled from the 18-bit wide Port A. The BiFIFOs incorporate bus matching logic to convert the 18-bit wide memory data paths to the 9-bit wide Port B data bus. The BiFIFOs have a bypass path that allows the device connected to Port A to pass messages directly to the Port B device.

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.

The IDT BiFIFOs have programmable flags. Each FIFO memory array has four internal flags, Empty, Almost-Empty, Almost-Full and Full, for a total of eight internal flags. The Almost-Empty and Almost-Full flag offsets can be set to any depth through the Configuration Registers. These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through one Configuration Register.

Port B has parity, reread/rewrite and DMA functions. Parity generation and checking can be done by the BiFIFO on data passing through Port B. The Reread and Rewrite con-




COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

trols will read or write Port B data blocks multiple times. The BiFIFOs have three pins, REQ, ACK and CLK, to control DMA transfers from Port B devices.

PIN CONFIGURATION




PLCC TOP VIEW

PIN DESCRIPTIONS

Symbol	Name	1/0	Description
DA0-DA15	Data A	1/0	Data inputs and outputs for 16 bits of the 18-bit Port A bus.
DA16-DA17	Parity A	1/0	DA16 is the parity bit for DA0-DA7. DA17 is the parity bit for DA8-DA15. DA16 and DA17 can be used as two extra data bits if the parity generate function is disabled.
<u>CS</u> A	Chip Select A	1	Port A is accessed when Chip Select A is LOW.
DSA	Data Strobe A	I	Data is written into Port A on the rising edge of Data Strobe when Chip Select is LOW. Data is read out of Port A on the falling edge of Data Strobe when Chip Select is LOW.
R/WA	R/WA Read/Write A		This pin controls the read or write direction of Port A. When CSA is LOW and R/WA is HIGH, data is read from Port A on the falling edge of DSA. When CSA is LOW and R/WA is LOW, data is written into Port A on the rising edge of DSA.
A0, A1	Addresses	I	When Chip Select A is asserted, A0, A1, and Read/Write A are used to select one of six internal resources.
DB0-DB7	Data B	1/0	Data inputs and outputs for 8 bits of the 9-bit Port B bus.
DB8	Parity B	1/0	DB8 is the parity bit for DB0-DB7. DB8 can be used as a data bit if the parity generate function is disabled.
RB (DSB)	Read B	I or O	If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface (\overline{RB}) or as part of a Motorola-style interface (\overline{DSB}). As an Intel-style interface, data is read from Port B on a falling edge of \overline{RB}. As a Motorola-style interface, data is read on the falling edge of \overline{DSB} or written on the rising edge of \overline{DSB} through Port B. The Default is Intelstyle processor mode (\overline{RB} as an input).
₩B (R/WB)	Write B	I or O	If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface (\overline{W}B) or as part of a Motorola-style interface (R\overline{W}B). As an Intel style interface, data is written to Port B on a rising edge of \overline{W}B. As a Motorola-style interface, data is read (R\overline{W}B = HIGH) or written (R\overline{W}B = LOW) to Port B in conjunction with a Data Strobe B falling or rising edge. The Default is Intel-style processor mode (\overline{W}B as input).
RER	Reread	I	Loads A-to-B FIFO Read Pointer with the value of the Reread Pointer when LOW.
REW	Rewrite	I	Loads B-to-A FIFO Write Pointer with the value of the Rewrite Pointer when LOW.
LDRER	Load Reread	I	Loads the Reread Pointer with the value of the A-to-B FIFO Read Pointer when HIGH. This signal is accessible through the Command Register.
LDREW	Load Rewrite		Loads the Rewrite Pointer with the value of the B-to-A FIFO Write Pointer when HIGH. This signal is accessible through the Command Register.
REQ	Request	1	When Port B is programmed in peripheral mode, asserting this pin begins a data transfer. Request can be programmed either active HIGH or active LOW.

PIN DESCRIPTIONS

Symbol	Name	1/0	Description
ACK	Acknowledge	0	When Port B is programmed in peripheral mode, Acknowledge is asserted in response to a Request signal. This confirms that a data transfer may begin. Acknowledge can be programmed either active HIGH or active LOW.
CLK	Clock	_	This pin is used to generate timing for ACK, $\overline{R}B$, $\overline{W}B$, $\overline{DS}B$ and $R/\overline{W}B$ when Port B is in the peripheral mode.
FLGA-FLGD	Flags	0	These four outputs pins can be assigned to any one of the eight internal flags in the BiFIFO. Each of the two internal FIFOs (A-to-B and B-to-A) has four internal flags: Empty, Almost-Empty, Almost-Full, and Full. If parity checking is enabled, the FLGA pin can also be assigned as a parity error output.
RS	Reset	1	A LOW on this pin will perform a reset of all BiFIFO functions. Software reset can be achieved through command register.
VCC	Power		There are two +5V power pins on all four devices.
GND	Ground		There are four ground pins



(††) Can be programmed through an internal configuration register to be either an input or an output.

FUNCTIONAL DESCRIPTION

IDT's BiFIFO family is versatile for both multiprocessor and peripheral applications. Data can be sent through both FIFO memories concurrently, thus freeing both processors from laborious direct memory access (DMA) protocols and frequent interrupts.

Two full 18-bit wide FIFOs are integrated into the IDT BiFIFO, making simultaneous data exchange possible. Each FIFO is monitored by separate internal read and write pointers, so communication is not only bidirectional, it is also totally independent in each direction. The processor connected to Port A of the BiFIFO can send or receive messages directly to the Port B device using the BiFIFO's 9-bit bypass path.

The BiFIFOs can be used in three different bus configurations: 18 bits to 9 bits, 36 bits to 9 bits and 36 bits to 18 bits. One BiFIFO can be used for the 18- to 9-bit configuration, and two BiFIFOs are required for 36- to 9-bit or 36- to 18-bit configurations. Bits 11 and 12 of Configuration Register 5 determine the BiFIFO configuration (see Table 11 for Configuration Register 5 format).

The microprocessor or microcontroller connected to Port A controls all operations of the BiFIFOs. Thus, all Port A interface pins are inputs driven by the controlling processor. Port B can be programmed to interface either with a second processor or a peripheral device. When Port B is programmed in processor interface mode, the Port B interface pins are inputs driven by the second processor. If a peripheral device is connected to the BiFIFOs, Port B is programmed to peripheral interface mode and the interface pins are outputs.

18- to 9-bit Configurations

A single BiFIFO can be configured to connect an 18-bit processor to another 9-bit processor or a 9-bit peripheral. Bits 11 and 12 of Configuration Register 5 should be set to **00** for a stand-alone configuration. Figures 1 and 2 show the BiFIFO in 18- to 9-bit configurations for processor and peripheral interface modes respectively.

36- to 9-bit Configurations

Two BiFIFOs can be hooked together to create a 36-bit to 9-bit configuration. This means that a 36-bit processor can

36-BIT PROCESSOR to 18-BIT PROCESSOR CONFIGURATION




Figure 1, 36- to 18-Bit Processor Interface Configuration

NOTE:

^{1.} Upper BiFIFO only is used in 18- to 9-bit configuration. Note that Cntl A refers to CSA, A1, A0, R/WA and DSA; Cntl B refers to R/WB and DSB or RB and WB.

36-BIT PROCESSOR to 18-BIT PERIPHERAL CONFIGURATION




Figure 2. 36- to 18-Bit Peripheral Interface Configuration

NOTE:

1. Upper BiFIFO only is used in 18- to 9-bit configuration. Note that Cntl A refers to CSA, A1, A0, R/WA and DSA; Cntl B refers to R/WB and DSB or RB and WB.

talk to a 9-bit processor or a 9-bit peripheral. Both BiFIFOs are programmed simultaneously through Port A by placing one command word on the most significant 16 data bits and one command word on the least significant 16 data bits (parity bits should be ignored).

One BiFIFO must be programmed as the master device and the other BiFIFO is the slave device. Bits 11 and 12 of Configuration Register 5 are set to 10 for the slave device and 11 for the master device. The first two 9-bit words on Port B are read from or written to the slave device and the next two 9-bit words go to the master device.

When both BiFIFOs are in peripheral interface mode, the Port B interface pins of the master device are outputs and this BiFIFO controls the bus. The Port B interface pins of the slave device are inputs driven by the master BiFIFO. Two BiFIFOs are connected in Figure 4 to create a 36- to 9-bit peripheral interface.

The two BiFIFOs shown in Figure 3 are configured to connect a 36-bit processor to a 9-bit processor.

36- to 18-bit Configurations

In a 36- to 18-bit configuration, two BiFIFOs operate in parallel. Both BiFIFOs are programmed simultaneously, 16 data bits to each device with the 4 parity bits ignored.

Both BiFIFOs must be programmed into stand-alone mode for a 36-bit processor to communicate with an 18-bit processor or an 18-bit peripheral. This means that bits 11 and 12 of Configuration Register 5 must be set to 00.

This configuration can be extended to wider bus widths (54- to 27-bits, 72- to 36-bits, ...) by adding more BiFIFOs to the configuration. Figures 1 and 2 show multiple BiFIFOs configured for processor and peripheral interface modes respectively.

Processor Interface Mode

When a microprocessor or microcontroller is connected to Port B, all BiFIFOs in the configuration must be programmed to processor interface mode. In this mode, all Port B interface controls are inputs. Both REQ and CLK pins should be pulled LOW to ensure that the set-up and hold time requirements for these pins are met during reset. Figures 1 and 3 show BiFIFOs in processor interface mode.

Peripheral Interface Mode

If Port B is connected to a peripheral controller, all BiFIFOs in the configuration must be programmed in the peripheral interface mode. To assure fixed high states for $\overline{R}B$ and $\overline{W}B$ before they are programmed into an output, both pins should be pulled-up to Vcc with 10K resistors.

If the BiFIFOs are in stand-alone configuration mode (18-to 9-bit, 36- to 18-bit, ...), then the Port B interface pins are all outputs. Of course, only one set of Port B interface pins should be used to control a single peripheral device, while the other interface pins are all ignored. Figure 2 shows stand-

alone configuration BiFIFOs connected to a peripheral.

In a 36- to 9-bit configuration, the master device controls the bus. The Port B interface pins of the master device are outputs and the interface pins of the slave device are inputs. A 36- to 9-bit configuration of two BiFIFOs connected to a peripheral is shown in Figure 4.

Port A Interface

The BiFIFO is straightforward to use in microprocessorbased systems because each BiFIFO port has a standard microprocessor control set. Port A has access to six resources: the A→B FIFO, the B→A FIFO, the 9-bit direct data bus (bypass path), the configuration registers, status and command registers. The Port A Address and Read/Write pins determine the resource being accessed as shown in Table 1. Data Strobe is used to move data in and out of the BiFIFO.

When either of the internal FIFOs are accessed 18 bits of data are transferred across Port A. Since the bypass path is only 9 bits wide, the least significant byte with parity (DAo-DA7, DA16) is used on Port A. All of the registers are 16 bits wide which means only the data bits (DAo-DA15) are passed by Port A.

36-BIT PROCESSOR to 9-BIT PROCESSOR CONFIGURATION




Figure 3. 36- to 9-Bit Processor Interface Configuration

NOTE:

1. Cntl A refers to \overline{CSA} , A1, A0, $\overline{R/WA}$ and \overline{DSA} ; Cntl B refers to $\overline{R/WB}$ and \overline{DSB} or $\overline{R}B$ and \overline{WB} .

36-BIT PROCESSOR to 9-BIT PERIPHERAL CONFIGURATION




Figure 4. 36- to 9-Bit Peripheral Interface Configuration

NOTE:

1. Cntl A refers to \overline{CSA} , A1, A0, R/ \overline{WA} and \overline{DSA} ; Cntl B refers to R/ \overline{WB} and \overline{DSB} or \overline{RB} and \overline{WB} .

PORT A RESOURCES

CSA	A ₁	Ao	Read	Write
0	0	0	B→A FIFO	A→B FIFO
0	0	1	9-bit Bypass Path	9-bit Bypass Path
0	1	0	Configuration Registers	Configuration Registers
0	1	1	Status Register	Command Register
1	Х	Х	Disabled	Disabled

2669 tbl 03

Table 1. Accessing Port A Resources Using CSA, A0, and A1

Bypass Path

The bypass path acts as a bidirectional bus transceiver directly between Port A and Port B. The direct connection requires that the Port A interface pins are inputs and the Port B interface pins are outputs. The bypass path is 9 bits wide in an 18- to 9-bit configuration or in a 36- to 9-bit configuration. Only in the 36- to 18-bit configuration is the bypass path 18 bits wide.

During bypass operations, the BiFIFOs must be programmed into peripheral interface mode. Bit 10 of Configuration Register 5 (see Table 11) is set to 1 for peripheral interface mode. In a 36- to 9-bit configuration, both Port B data buses will be active. Data written into Port A will appear on both master and slave Port B buses concurrently. To avoid Port B bus contention, the data on DA0-DA7 and DA16 of both BiFIFOs should be exactly the same. Data read from Port A will appear on pins DA0-DA7 and DA16 of both BiFIFOs within the same 36-bit word.

Command Register

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.

The Command Register is written by setting $\overline{\text{CS}}\text{A} = 0$, A1 = 1, A0 = 1. Commands written into the BiFIFO have a 4-bit opcode (bit 8 – bit 11) and a 3-bit operand (bit 0 – bit 2) as shown in Figure 5. The commands can be used to reset the BiFIFO, to select the Configuration Register, to perform intelligent reread/rewrite, to set the Port B DMA direction, to set the Status Register format, to modify the Port B Read and Write Pointers, and to clear Port B parity errors. The command opcodes are shown in Table 2.

The reset command initializes different portions of the BiFIFO depending on the command operand. Table 3 shows the reset command operands.

The Configuration Register address is set directly by the command operands shown in Table 4.

Intelligent reread/rewrite is performed by changing the Port B Read Pointer with the Reread Pointer or by changing the

COMMAND OPERATIONS

Command Opcode	Function
0000	Reset BiFIFO (see Table 3)
0001	Select Configuration Register (see Table 4)
0010	Load Reread Pointer with Read Pointer Value
0011	Load Rewrite Pointer with Write Pointer Value
0100	Load Read Pointer with Reread Pointer Value
0101	Load Write Pointer with Rewrite Pointer Value
0110	Set DMA Transfer Direction (see Table 5)
0111	Set Status Register Format (see Table 6)
1000	Increment in byte for A→B FIFO Read Pointer (Port B)
1001	Increment in byte for B→A FIFO Write Pointer (Port B)
1010	Clear Write Parity Error Flag
1011	Clear Read Parity Error Flag

2669 thi 04

Table 2. Functions Performed by Port A Commands

Port B Write Pointer with the Rewrite Pointer. No command operands are required to perform a reread/rewrite operation.

When Port B of the BiFIFO is in peripheral mode, the DMA direction is controlled by the Command Register. Table 5 shows the Port B read/write DMA direction operands.

The BiFIFO supports two Status Register formats. Status Register format 1 gives all the internal flag status, while Status Register format 0 provides the data in the Odd Byte Register. Table 6 gives the operands for selecting the appropriate Status Register format. See Table 8 for the details of the two Status Register formats.

Two commands are provided to increment the Port B Read and Write Pointers in case reread/rewrite is performed. Incrementing the pointers guarantees that pointers will be on a word boundary when an odd number of bytes is transmitted through Port B. No operands are required for these commands.

When parity check errors occur on Port B, a clear parity error command is needed to remove the parity error. There are no operands for these commands.

Reset

The IDT72510 and IDT72520 have a hardware reset pin (\overline{RS}) that resets all BiFIFO functions. A hardware reset requires the following four conditions: \overline{RB} and \overline{WB} must be HIGH, \overline{RER} and \overline{REW} must be HIGH, LDRER and LDREW must be LOW, and \overline{DSA} must be HIGH (Figure 9). After a hardware reset, the BiFIFO is in the following state: Configuration Registers 0-3 are 0000H, Configuration Register 4 is set to

COMMAND FORMAT

	15			12	11	8	 7				3_	2	0_
-	Х	X	X	Х		Command Opcode	Х	Х	X	X	Х	Commar	nd Operand

Figure 5. Format for Commands Written into Port A

5

RESET COMMAND FUNCTIONS

Reset Operands	Function
000	No Operation
001	Reset B→A FIFO (Read, Write, and Rewrite Pointers = 0)
010	Reset A→B FIFO (Read, Write, and Reread Pointers = 0)
011	Reset B→A and A→B FIFO
100	Reset Internal DMA Request Circuitry
101	No Operation
110	No Operation
111	Reset All
	2669 tbl 0

Table 3. Reset Command Functions

6420н, and Configuration Registers 5 and 7 are 0000н. Additionally, Status Register format 0 is selected, all the

pointers including the Reread and Rewrite Pointers are set to 0, the odd byte register valid bit is cleared, the DMA direction is set to B \rightarrow A write, the internal DMA request circuitry is cleared (set to its initial state), and all parity errors are cleared.

A software reset command can reset A→B pointers and the B→A pointers to 0 independently or together. The request (REQ) DMA circuitry can also be reset independently. A software Reset All command resets all the pointers, the DMA request circuitry, and sets all the Configuration Registers to their default condition. Note that a hardware reset is **NOT** the same as a software Reset All command. Table 7 shows the BiFIFO state after the different hardware and software resets.

SELECT CONFIGURATION REGISTER COMMAND FUNCTIONS

Operands	Function
000	Select Configuration Register 0
001	Select Configuration Register 1
010	Select Configuration Register 2
011	Select Configuration Register 3
100	Select Configuration Register 4
101	Select Configuration Register 5
110	Select Configuration Register 6
111	Select Configuration Register 7

2669 thi 07

Table 4. Select Configuration Register Command Functions.

DMA DIRECTION COMMAND FUNCTIONS

Operands	Function				
XX0	Write B→A FIFO				
XX1	Read A→B FIFO				

2669 tbl 08

Table 5. Set DMA Direction Command Functions. Command Only Operates in Peripheral Interface Mode

STATUS REGISTER FORMAT COMMAND FUNCTIONS

Operands	Function				
XX0	Status Register Format 0				
XX1	Status Register Format 1				
	2669 tbl 0				

Table 6. Command Functions to Set the Status Register Format

STATE AFTER RESET

	Hardware Reset			Software Rese	t	
	(RS asserted)	B→A (001)	A→B (010)	B→A and A→B (011)	Internal Request (100)	All (111)
Configuration Registers 0-3	0000H	_		_	_	0000H
Configuration Register 4	6420H	_	_			6420H
Configuration Register 5	0000H	_	_	_		0000H
Configuration Register 7	0000H			_		0000H
Status Register format	0	_	_	_	_	
B→A Read, Write, Rewrite Pointers	0	0		0	_	0
A→B Read, Write, Reread Pointers	0	_	0	0	_	0
Odd byte register valid bit	clear	clear	_	clear	_	clear
DMA direction	B→A write	-	_	_	_	_
DMA internal request	clear				clear	clear
Parity errors	clear			_	_	_

Table 7. The BiFIFO State After a Reset Command

Status Register

The Status Register reports the state of the programmable flags, the DMA read/write direction, the Odd Byte Register valid bit, and parity errors. The Status Register is read by setting $\overline{CS}A = 0$, $A_1 = 1$, $A_0 = 1$ (see Table 1).

There are two Status Register formats that are set by a Status Register format command. Format 0 stores the Odd Byte Register data in the lower eight bits of the Status Register, while format 1 reports the flag states and the DMA read/write direction in the lower eight bits. The upper eight bits are identical for both formats. The flag states, the parity errors, the Odd Byte Register valid bit, and the Status Register format are all in the upper eight bits of the Status Register. See Table 8 for both Status Register formats.

Configuration Registers

The eight Configuration Register formats are shown in Table 9. Configuration Registers 0-3 contain the programmable flag offsets for the Almost Empty and Almost Full flags. These offsets are set to 0 when a hardware reset or a software reset all is applied. Note that Table 9 shows that Configuration Registers 0-3 are 10 bits wide to accommodate the 1024 locations in each FIFO memory of the IDT72520. Only 9 least significant bits are used for the 512 locations of the IDT72510; the most significant bit, bit 9, must be set to 0.

Configuration Register 4 is used to assign the internal flags to the external flag pins (FLGA-FLGD). Each external flag pin is assigned an internal flag based on the four bit codes shown in Table 10. The default condition for Configuration Register 4 is 6420H as shown in Table 7. The default flag assignments are: FLGD is assigned B→A Full, FLGC is assigned B→A Empty, FLGB is assigned A→B Full, FLGA is assigned A→B Empty.

STATUS REGISTER FORMAT 0

Bit	Signal
0	
1]
2	}
3	Odd Byte Register
4	}
5	
6]
7	
8	Valid Bit
9	Write Parity Error
10	Read Parity Error
11	Status Register Format = 0
12	A→B Full Flag
13	A→B Almost-Full Flag
14	B→A Empty Flag
15	B→A Almost-Empty Flag

Configuration Register 5 is a general control register. The format of Configuration Register 5 is shown in Table 11. Bit 0 sets the Intel-style interface (RB, WB) or Motorola-style interface (DSB, R/WB) for Port B. Bit 1 changes the byte order for data coming through Port B. Bits 2 and 3 redefine Full and Empty Flags for reread/rewrite data protection.

Bits 4-9 control the DMA interface and are only applicable in peripheral interface mode. In processor interface mode, these bits are don't care states. Bits 4 and 5 set the polarity of the DMA control pins REQ and ACK, respectively. An internal clock controls all DMA operations. This internal clock is derived from the external clock (CLK). Bit 9 determines the internal clock frequency: the internal clock = CLK or the internal clock = CLK divided by 2. Bit 8 sets whether $\overline{R}B$, $\overline{W}B$, and DSB are asserted for either one or two internal clocks. Bits 6 and 7 set the number of internal clocks between REQ assertion and ACK assertion. The timing can be from 2 to 5 cycles as shown in Figure 17.

Bit 10 controls Port B processor or peripheral interface mode. In processor mode, the Port B control pins (RB, WB, DSB, R/WB) are inputs and the DMA controls are ignored. In peripheral mode, the Port B control pins are outputs and the DMA controls are active.

Bits 11 and 12 set the width expansion mode. For 18- to 9-bit configurations or 36- to 18-bit configurations, the BiFIFO should be set in stand-alone mode. For a 36- to 9-bit configuration, one BiFIFO must be in slave mode and the other BiFIFO must be in master mode. The master BiFIFO allows the first two bytes transferred across Port B to go to the slave BiFIFO, then the next two bytes go to the master BiFIFO.

Configuration Register 7 controls the parity functions of Port B as shown in Table 12. Either parity generation or parity

STATUS REGISTER FORMAT 1

Bit	Signal	
0	Reserved	
1	Reserved	
2	Reserved	
3	DMA Direction	
4	A→B Empty Flag	
5	A→B Almost-Empty Flag	
6	B→A Full Flag	
7	B→A Almost-Full Flag	
8	Valid Bit	
9	Write Parity Error	
10	Read Parity Error	
11	Status Register Format = 1	
12	A→B Full Flag	
13	A→B Almost-Full Flag	
14	B→A Empty Flag	_
15	B→A Almost-Empty Flag	

Table 8. The Two Status Register Formats

2669 tbl 13

CONFIGURATION REGISTER FORMATS х Х х х A-B FIFO Almost-Empty Flag Offset Config. Reg. 0 Х Х 15 10 9 0 Х х Х A→B FIFO Almost-Full Flag Offset Config. Reg. 1 Х Х Х 15 10 9 0 Х х Х х Х B-A FIFO Almost-Empty Flag Offset Config. Reg. 2 Х 15 10 9 0 Config. Reg. 3 х Х x X х x B-A FIFO Almost-Full Flag Offset 15 12 11 0 Config. Reg. 4 Flag D Pin Assignment Flag C Pin Assignment Flag B Pin Assignment Flag A Pin Assignment 15 Config. Reg. 5 General Control 0 15 Reserved Config. Reg. 6 0 15

1. Bit 9 of Configuration Registers 0-3 must be set to 0 on the IDT72510.

Table 9. The BiFIFO Configuration Register Formats

Parity Control

checking is enabled for data read and written through Port B. Bit 8 controls parity checking and generation for B→A write data. Bit 9 controls parity checking and generation for A→B read data. Bit 10 controls whether the parity is odd or even. Bit 11 is used to assign the internal parity checking error to the FLGA pin. When the parity error is assigned to FLGA, the Configuration Register 4 flag assignment for FLGA is ignored.

Programmable Flags

Config. Reg. 7

NOTE:

The IDT BiFIFO has eight internal flags; four of these flags have programmable offsets, the other four are empty or full. Associated with each FIFO memory array are four internal flags, Empty, Almost-Empty, Almost-Full and Full, for the total of eight internal flags. The Almost-Empty and Almost-Full offsets can be set to any depth through the Configuration Registers 0-3 (see Table 9). The offset (or depth) of FIFO RAM array is based on the unit of an 18-bit word. The flags are asserted at the depths shown in Table 13. After a hardware reset or a software reset all, the almost flag offsets are set to 0. Even though the offsets are equivalent, the Empty and Almost-Empty flags have different timing which means that the flags are not coincident. Similarly, the Full and Almost-Full flags are not coincident because of timing.

These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through Configuration Register 4 (see Table 10). For the specific flag timings, see Figures 20-23.

The current state of all eight flags is available in the Status Register in Status Register format 1. In Status Register format 0, only four flags can be found in the Status Register (see Table 8).

EXTERNAL FLAG ASSIGNMENT CODES

Assignment Code	Internal Flag Assigned to Flag Pin
0000	A→B Empty
0001	A→B Almost-Empty
0010	A→B Full
0011	A→B Almost-Fuli
0100	B→A Empty
0101	B→A Almost-Empty
0110	B→A Full
0111	B→A Almost-Full
1000	A→B Empty
1001	A→B Almost-Empty
1010	A→B Full
1011	A→B Almost-Full
1100	B→A Empty
1101	B→A Almost-Empty
1110	B→A Full
1111	B→A Almost-Full

2669 tbl 14

13

Table 10. Configuration Register 4 Internal Flag Assignments to External Flag Pins.

Port B Interface

15

Port B also has parity, reread/rewrite and DMA functions. Port B can be configured to interface to either Intel-style ($\overline{\mbox{RB}}$, $\overline{\mbox{WB}}$) or Motorola-style ($\overline{\mbox{DS}}$ B, R/ $\overline{\mbox{WB}}$) devices in Configuration Register 5 (see Table 11). Port B can also be configured to talk to a processor or a peripheral device through Configuration Register 5. In processor interface mode, the Port B interface controls are inputs. In peripheral interface mode, the Port B interface controls are outputs. After a hardware reset or a software Reset All command, Port B defaults to an Intel-style processor interface; the controls are inputs.

Two 9-bit words are put together to create each 18-bit word stored in the internal FIFOs. The first 9-bit word written to Port B goes into the Odd Byte Register shown in the detailed block

Unused

diagram. The Odd Byte Register valid bit (Bit 8) in the Status Register is 1 when this first 9-bit word is written. The data bits from Port B (DB0-DB7) are also stored in the lower 8 bits of the Status Register when Status Register format 0 is selected (see Table 8). The second write on Port B moves the 9-bits from Port B and the 9-bits in the Odd Byte Register into the $B\rightarrow A$ FIFO and advances the $B\rightarrow A$ Write Pointer. The Status Register valid bit is set to 0 after the second write.

When Port B reads data from the A→B FIFO, two buffers choose which 9 of the 18 memory bits are sent to Port B. These buffers alternate between the upper 9 bits (Da8-Da15, Da17) and the lower 9 bits (Da0-Da7, Da16). The A→B Read Pointer is advanced after every two Port B reads.

The BiFIFO can be set to order the 9-bit data so the first 9-

CONFIGURATION REGISTER 5 FORMAT

Bit	Function		
0	Select Port B Interface	0	Pins are Rв and Wв (Intel-style interface)
	RB & WB or DSB & R/WB	1	Pins are DSB and R/WB (Motorola-style interface)
1	1 Byte Order of 18-bit Word		Lower byte Da7-Dao and parity Da16 are read or written first on Port B
		1	Upper byte DA15-DA8 and parity DA17 are read or written first on Port B
2	Full Flag Definition	0	Full Flag is asserted when write pointer meets read pointer
		1	Full Flag is asserted when write pointer meets reread pointer
3	Empty Flag Definition	0	Empty Flag is asserted when read pointer meets write pointer
		1_	Empty Flag is asserted when read pointer meets rewrite pointer
4	REQ Pin Polarity	0	REQ pin active HIGH
		1	REQ pin active LOW
5	ACK Pin Polarity	0	ACK pin active LOW
		1	ACK pin active HIGH
		00	2 internal clocks between REQ assertion and ACK assertion
7-6	REQ / ACK Timing	01	3 internal clocks between REQ assertion and ACK assertion
		10	4 internal clocks between REQ assertion and ACK assertion
		11	5 internal clocks between REQ assertion and ACK assertion
8	Port B Read and Write	0	RB, WB, and DSB are asserted for 1 internal clock
٠	Timing Control for Peripheral Mode	1	RB, WB, and DSB are asserted for 2 internal clocks
9	Internal Clock	0	internal clock = CLK
	Frequency Control	1	internal clock = CLK divided by 2
10	Port B Interface	0	Processor interface mode (Port B controls are inputs)
	Mode Control	1	Peripheral interface mode (Port B controls are outputs)
		00	Stand-alone mode (18- to 9-bits, 36- to 18-bits)
12-11	Width Expansion	01	Reserved
	Mode Control	10	Slave width expansion mode (36- to 9-bits)
	1	11	Master width expansion mode (36- to 9-bits)
13	Unused		
14	Unused	1	

Table 11. BiFIFO Configuration Register 5 Format

CONFIGURATION REGISTER 7 FORMAT

BIT	FUNCTION	7	
0-7	Unused	7	
8	Parity Input Control	0	Disable Parity Generate, Enable Parity Check
	B→A	1	Enable Parity Generate, Disable Parity Check
9	Parity Output Control	0	Disable Parity Generate, Enable Parity Check
	A→B	1	Enable Parity Generate, Disable Parity Check
10	Parity Odd/Even	0	Odd
1	Control	1	Even
11	Assign Parity Error to	0	No Parity Error Output
	Flag A Pin	1	Parity Error on Flag A Pin
12-15	Unused		2669 tbl 16

Table 12. BiFIFO Configuration Register 7 Format

bits go to the LSB (DA0-DA7, DA16) or the MSB (DA8-DA15, DA17) of Port A. This data ordering is controlled by bit 1 of Configuration Register 5 (see Table 11).

DMA Control Interface

The BiFIFO has DMA control to simplify data transfers with peripherals. For the BiFIFO DMA controls (REQ, ACK and CLK) to operate, the BiFIFO must be in peripheral interface mode (Configuration Register 5, Table 11).

DMA timing is controlled by the external clock input, CLK. An internal clock is derived from this CLK signal to generate the $\overline{\mathsf{RB}}$, $\overline{\mathsf{WB}}$, $\overline{\mathsf{DSB}}$ and $\overline{\mathsf{R/WB}}$ output signals. The internal clock also determines the timing between REQ assertion and ACK assertion. Bit 9 of Configuration Register 5 determines whether the internal clock is the same as CLK or whether the internal clock is CLK divided by 2.

Bit 8 of Configuration Register 5 sets whether $\overline{\text{Re}}$, $\overline{\text{WB}}$ and $\overline{\text{DS}}$ B are asserted for 1 or 2 internal clocks. Bits 6 and 7 of Configuration Register 5 set the number of clocks between REQ assertion and ACK assertion. The clocks between REQ assertion and ACK assertion can be 2, 3, 4 or 5.

Bits 4 and 5 of Configuration Register 5 set the polarity of the REQ and ACK pins, respectively.

A DMA transfer command sets the Port B read/write direction (see Table 5). The timing diagram for DMA transfers is shown in Figure 17. The basic DMA transfer starts with REQ

assertion. After 2 to 5 internal clocks, ACK is asserted by the BiFIFO. ACK will not be asserted if a read is attempted on an Empty A \rightarrow B FIFO or if a write is attempted on a Full B \rightarrow A FIFO. If the BiFIFO is in Motorola-style interface mode, R/WB is set at the same time that ACK is asserted. One internal clock later, $\overline{\rm DSB}$ is asserted. If the BiFIFO is in Intel-style interface mode, either RB or WB is asserted one internal clock after ACK assertion. These read/write controls stay asserted for 1 or 2 internal clocks, then ACK, $\overline{\rm DSB}$, RB and WB are made inactive. This completes the transfer of one 9-bit word.

On the next rising edge of CLK, REQ is sampled. If REQ is still asserted, another DMA transfer starts with the assertion of ACK. Data transfers will continue as long as REQ is asserted.

Parity Checking and Generation

Parity generation or checking is performed by the BiFIFO on data passing through Port B. Parity can either be odd or even as determined by Bit 10 of Configuration Register 7.

When parity checking is enabled, DBs is treated as a data bit. DBs data will be passed to DA16 (bypass operation) or stored in the RAM array (FIFO operation) for B->A operation; similarly, DA16 or parity bits from the RAM array will be passed to DBs for A->B operations. A->B read parity errors and B->A write parity errors are shown in Bit 9 and 10 in the Status Register. If an external parity error signal is required, a logical OR of the

INTERNAL FLAG TRUTH TABLE

Number of Words in FIFO					
From	То	Empty Flag	Almost-Empty Flag	Almost-Full Flag	Full Flag
0	0	Asserted	Asserted	Not Asserted	Not Asserted
1	n	Not Asserted	Asserted	Not Asserted	Not Asserted
n+1	D - (m + 1)	Not Asserted	Not Asserted	Not Asserted	Not Asserted
D-m	D-1	Not Asserted	Not Asserted	Asserted	Not Asserted
D	D	Not Asserted	Not Asserted	Asserted	Asserted

NOTE:

2669 tbl 17

15

 BiFIFO flags can be assigned to external flag pins to be observed. D = FIFO depth (IDT72510 = 512, IDT72520 = 1024), n = Almost-Empty flag offset, m = Almost-Full flag offset.

Table 13. Internal Flag Truth Table.

5.23

two parity error bits is brought out to FLGA pin by setting Bit 11 of Configuration Register 7.

Parity generation creates the ninth bit. This ninth bit is placed on DBs for A->B read operation, and on DA16 or RAM array for B->A write operation.

It is recommended that if the parity pins (DB8, DA16, and DA17) are not used, they should be pulled down with 10K resistors for noise immunity.

Intelligent Reread/Rewrite

Intelligent reread/rewrite is a method the BiFIFO uses to help assure data integrity. Port B of the BiFIFO has two extra pointers, the Reread Pointer and the Rewrite Pointer. The Reread Pointer is associated with the A->B FIFO Read Pointer, while the Rewrite Pointer is associated with the B->A FIFO Write Pointer. The Reread Pointer holds the start address of a data block in the A->B FIFO RAM, and the Read Pointer is the current address of the same FIFO RAM array. By loading the Read Pointer with the value held in the Reread Pointer (RER asserted), reads will start over at the beginning of the data block. In order to mark the beginning of a data block, the Reread Pointer should be loaded with the Read


Pointer value (LDRER asserted) before the first read is performed on this data block. Figure 6 shows a Reread operation.

Similarly, the Rewrite Pointer holds the start address of a data block in the B->A FIFO RAM, while the Write Pointer is the current address within the RAM array. The operation of the REW and LDREW is identical to the RER and LDRER discussed above. Figure 7 shows a Rewrite operation.


For the reread data protection, Bit 2 of Configuration Register 5 can be set to 1 to prevent the data block form being overwritten. In this way, the assertion of A->B full flag will occur when the write pointer meets the reread pointer instead of the read pointer as in the normal definition. For the rewrite data protection, Bit 3 of Configuration Register 5 can be set to 1 to prevent the data block from being read. In this case, the assertion of B->A empty flag will occur when the read pointer meets the rewrite pointer instead of the write pointer.

In conclusion, Bit 2 and 3 of Configuration Register 5 are used to redefine Full & Empty flags for data block partition. Although it can serve the purpose of data protection, the setting of these 2 bits is independent of the functions caused by RER/REW, or LDRER/LDREW assertions.

REREAD OPERATIONS (1,2)



REWRITE OPERATIONS (3,4)



NOTES:

- If bit 2 is set to 1, Empty flag asserted if Read = Write Full flag asserted if Reread + FIFO size = Write
- If bit 2 is set to 0, Empty flag asserted if Read = Write Full flag asserted if Read + FIFO size = Write

Figure 6. BiFIFO Reread Operations

NOTES:

- If bit 3 is set to 1,
 Empty flag asserted if Read = Rewrite
 Full flag asserted if Read + FIFO size = Write
 If bit 3 is set to 0.
- Empty flag asserted if Read = Write
 Full flag asserted if Read + FIFO size = Write

Figure 7. BiFIFO Rewrite Operations

2669 drw 09

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to Ground	-0.5 to +7.0	V
Ta	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE:

2669 tbl 18

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input HIGH Voltage	2.0	_	_	٧
VIL ⁽¹⁾	Input LOW Voltage	_		0.8	٧

NOTE:

2669 tbl 19

1. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5V \pm 10\%$. TA = 0°C to +70°C)

		IDT72510L IDT72520L Commercial ta = 25, 35, 50 ns			
Symbol	Parameter	Min.	Typ.	Max.	Unit
1 IL(1)	Input Leakage Current (Any Input)	-1		1	μА
IOL ⁽²⁾	Output Leakage Current	-10	T - 1	10	μА
Vон	Output Logic "1" Voltage I OUT = -1mA	2.4		_	V
Vol	Output Logic "0" Voltage IouT = 4mA	_	_	0.4	V
ICC1 ⁽³⁾	Average Vcc Power Supply Current	-	150	220	mA
ICC2 ⁽³⁾	Average Standby Current (RB = WB = DSA = VIH)	-	16	30	mA

NOTES:

- Measurements with 0.4V ≤ VIN ≤ VCC, DSA = DSB ≥ VIH.
- 2. Measurements with 0.4V ≤ VOUT ≤ VCC, DSA = DSB ≥ VIH.
- 3. Measurements are made with outputs open. Tested at f = 20 MHz.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 8

2669 tbl 21

2669 tbl 22


CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN (2)	Input Capacitance	Vin = 0V	8	pF
Cout (1,2)	Output Capacitance	Vout = 0V	12	pF

NOTES:

1. With output deselected.

2. Characterized values, not currently tested.



or equivalent circuit

Figure 8. Output Load

* Includes jig and scope capacitances

AC ELECTRICAL CHARACTERISTICS

(Commercial: $VCC = 5V\pm10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$)

		Commercial							
		IDT72510L25 IDT72510L35 IDT72510L50		1					
		IDT72	520L25	IDT72	520L35	IDT72	520L50	5	Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
RESET T	MING (Port A and Port B)								
trsc	Reset cycle time	35		45		65		ns	9
trs	Reset pulse width	25		35		50		ns	9
trss	Reset set-up time	25	-	35		50		ns	9
trsr	Reset recovery time	10		10		15		ns	9
trsf	Flag reset pulse width		35		45		65	ns	9
PORT A	PORT A TIMING								
taA	Port A access time	_	25	_	35	_	50	ns	12, 14, 15
taLZ	Read or write pulse LOW to data bus at Low-Z	5	_	5	_	5	_	ns	12, 15, 16
tанz	Read or write pulse HIGH to data bus at High-Z		15		20		30	ns	12, 14, 15, 16
tapv	Data valid from read pulse HIGH	5	-	5	_	5		ns	12, 14, 16
tanc	Read cycle time	35	-	45	_	65	_	ns	12
tarpw	Read pulse width	25	_	35		50		ns	12, 14, 15
tarr	Read recovery time	10	_	10		15		ns	12
tas	CSA, Ao, A1, R/WA set- up time	5	_	5		5	_	ns	10, 12, 16
tан	CSA, Ao, A1, R/WA hold time	5	_	5	_	5	- .	ns	10, 12
taps	Data set-up time	15	_	18		30	_	ns	11, 12, 14, 15
tadh (1)	Data hold time	0	_	0		5		ns	11, 12, 14, 15
tawc	Write cycle time	35	_	45		65	_	ns	12
tawpw	Write pulse width	25	_	35		50		ns	11, 12, 14
tawn	Write recovery time	10		10		15		ns	12
tawrcom	Write recovery time after a command	25	_	35		50		ns	11

NOTE:

^{1.} The minimum data hold time is 5ns (10ns for the 80ns speed grade) when writing to the Command or Configuration registers.

AC ELECTRICAL CHARACTERISTICS

(Commercial: VCC = 5V + 10%. TA = $0^{\circ}C$ to $+70^{\circ}C$)

	Parameter	Commercial						}	
		IDT72510L25 IDT72520L25		IDT72510L35 IDT72520L35		IDT72510L50 IDT72520L50]	Timing
Symbol									
		Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
PORT B	PROCESSOR INTERFACE	TIMING							
tbA1	Port B access time with no parity	_	25	_	35	_	50	ns	13, 14, 15
tbA2	Port B access time with parity		30		42	_	60	ns	13, 14, 15
tbLZ	Read or write pulse LOW to data bus at Low-Z	5	_	5	_	5	_	ns	13, 14, 15
tbHZ	Read or write pulse HIGH to data bus at High-Z	_	15	-	20	_	30	ns	13, 14, 15
tbov	Data valid from read pulse HIGH	5	_	5	_	5	_	ns	13, 14, 15, 16
tbRC	Read cycle time	35	_	45	_	65	_	ns	13
tbRPW	Read pulse width	25		35	_	50		ns	13
tbrr	Read recovery time	10	_	10	_	15		ns	13
tbs	R/WB set-up time	5	_	5	_	5	_	ns	13
tbH	R/WB hold time	5		5		5		ns	13
tbDS1	Data set-up time with no parity	15	<u>-</u>	18		30	_	ns	13, 14, 15
tbDH1	Data hold time with no parity	0	_	0	_	5	_	ns	13, 14, 15
tbDS2	Data set-up time with parity	18		22	_	35		ns	13, 14, 15
tbDH2	Data hold time with parity	0		0		5	_	ns	13, 14, 15
tbwc	Write cycle time	35		45		65		ns	13
tbwpw	Write pulse width	25		35		50		ns	13, 15
tbwR	Write recovery time	10		10		15		ns	13
PORT B	PERIPHERAL INTERFACE	TIMING							
tbA1	Port B access time with no parity	_	25	_	40	_	55	ns	17
tbA2	Port B access time with parity	_	30	_	42	_	60	ns	17
tbckc	Clock cycle time	15		20		25		ns	17
tbcкн	Clock pulse HIGH time	6		6		10		ns	17
tbckL	Clock pulse LOW time	6		6		10		ns	17
tbreos	Request set-up time	5		5		10		ns	17
tbreqh	Request hold time	5		5		5		ns	17
tbackl	Delay from a rising clock edge to ACK switching	_	15	_	18		25	ns	17

AC ELECTRICAL CHARACTERISTICS

(Commercial: $VCC = 5V\pm10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$)

Symbol	Parameter	Commercial							
		IDT72510L25 IDT72520L25		IDT72510L35 IDT72520L35		IDT72510L50 IDT72520L50			Timing
		PORT B	RETRANSMIT and PARITY	TIMING					
tbdsbh	RER, REW, LDRER, LDREW set-up and recovery time	10	_	10	_	15	_	ns	9, 18
tbper	Parity error time	20		25		30	_	ns	19
BYPASS	TIMING								
tbya	Bypass access time		15	_	20		30	ns	16
tBYD	Bypass delay	_	10	_	15		20	ns	16
tabydv	Bypass data valid time from DSA	15	_	15	_	15		ns	16
tb _{BYDV} (3)	Bypass data valid time from DSB	3		3	_	3		ns	16
FLAG TIN	MING								
tref	Read clock edge to Empty Flag asserted	_	25	_	35	_	45	ns	14, 15, 20, 22
tweF	Write clock edge to Empty Flag not asserted	_	25	_	35	_	45	ns	14, 15, 20, 22
trff	Read clock edge to Full Flag not asserted		25	_	35	_	45	ns	14, 15, 21, 23
twff	Write clock edge to Full Flag asserted	_	25	_	35	_	45	ns	14, 15, 21, 23
traef	Read clock edge to Almost-Empty Flag asserted	_	40		50	_	60	ns	20, 22
twaef	Write clock edge to Almost-Empty Flag not asserted	_	40		50		60	ns	20, 22
TRAFF	Read clock edge to Almost-Full Flag not asserted	_	40		50	_	60	ns	21, 23
twaff	Write clock edge to Almost-Full Flag asserted	_	40		50	_	60	ns	21, 23

NOTES:

2669 tbl 25

2. Although the flags, Empty, Almost-Empty, Almost-Full, and Full Flags are internal flags, the timing given is for those assigned to external pins.

3. Values guaranteed by design, not currently tested.

^{1.} Read and Write are internal signals derived from SA, RWA, DSB, RWB, RB, and WB.




Figure 9. Hardware Reset Timing for IDT72510/520




Figure 10. Basic Port A Control Signal Timing (Applies to All Port A Timing)





Figure 11. Port A Command Timing (Write)

WRITE



READ






Figure 12. Read and Write Timing for Port A

WRITE



NOTES:

- 1. tbDS1 and tbDH1 are with parity checking or if parity is ignored, tbDS2 and tbDH2 are with parity generation.
- 2. RB = 1




NOTES:

- 1. tbA1 is with parity checking or if parity is ignored, tbA2 is with parity generation.
- 2. RB = 1


Figure 13. Port B Read and Write Timing. Processor Interface Mode Only

AÆB FIFO WRITE FLOW-THROUGH



NOTES:

- 1. Assume the flag pin is programmed active LOW.
- tbA1 is with parity checking or if parity is ignored, tbA2 is with parity generation.
- 3. R/WA = 0




NOTES:

- 1. Assume the flag pin is programmed active LOW.
- tbDS1 & tbDH1 are with parity checking or if parity is ignored, tbDS2 & tbDH2 is with parity generation.
- 3. R/WA = 1

Figure 14. Port A Read and Write Flow-Through Timing. Processor Interface Mode Only


BÆA FIFO WRITE FLOW-THROUGH



NOTES:

- 1. Assume the flag pin is programmed active LOW.
- 2. tbDS1 & tbDH1 are with parity checking or if parity is ignored, tbDS2 & tbDH2 are with parity generation.
- 3. R/WA = 1

AÆB FIFO READ FLOW-THROUGH



NOTES:


- 1. Assume the flag pin is programmed active LOW.
- 2. tbA1 is with parity checking or if parity is ignored, tbA2 is with parity generation. 3. R/WA = 0

Figure 15. Port B Read and Write Flow-Through Timing

5.23

2669 drw 17

26



NOTES:

- 1. Once the bypass starts, any data changes on Port B bus (Byte 0 ÆByte
- 1) will be passed to Port A bus.
- 2. WB = 1.

AÆB WRITE BYPASS R/WA tas tан DSA **t**BYD DA0-DA7. BYTE 2 BYTE 0 BYTE 1 DA16 **t**BYD $\overline{W}_B^{(2)}$ (or \overline{DS}_B) **t**BYD tBYD **tBYD** tbbydv (R/WB) tabydv DB0-DB8 BYTE 0 **BYTE** BYTE 2 (1)


NOTES:

- Once the bypass starts, any data changes on Port A bus (Byte 0 ÆByte
- 1) will be passed to Port B bus.
- 2. RB = 1.

Figure 16. Bypass Path Timing. BiFIFO Must be in Peripheral Interface Mode

2669 drw 18

SINGLE WORD DMA TRANSFER



to A 1, to DS rand to DB rare with parity checking or it parity is ignored, to A
 & tbDS2 and tbDH2 are with parity.




Figure 17. Port B Read and Write DMA Timing. Peripheral Interface Mode Only






Figure 18. Port B Reread and Rewrite Timing for Intelligent Retransmit

SET PARITY ERROR: FLGA IS ASSIGNED AS THE PARITY ERROR PIN



CLEAR PARITY ERROR: COMMAND WRITTEN INTO PORT A CLEARS PARITY ERROR ON FLGA PIN



1. FLGA is the only pin that can be assigned as a parity error output.

Figure 19. Port B Parity Error Timing




Figure 20. Empty and Almost-Empty Flag Timing for BÆA FIFO. (n = Programmed Offset)

NOTES:

- 1. BÆA FIFO is initially empty.
- 2. Assume the flag pins are programmed active LOW.
- For stand-alone mode only; in a 36- to 9-bit configuration, Port B reads must be doubled.
- 4. R/WA = 1




Figure 21. Full and Almost-Full Flag Timing for BÆA FIFO. (m = Programmed Offset)

NOTES:

- BÆA FIFO initially contains D-(M+1) data words. D = 512 for IDT 72510;
 D = 1024 for IDT72520.
- 2. Assume the flag pins are programmed active LOW.
- For stand-alone mode only; in a 36- to 9-bit configuration, Port B reads must be doubled.
- 4. R/WA = 1




Figure 22. Empty and Almost-Empty Flag Timing for AÆB FIFO. (n = Programmed Offset)

NOTES:

- 1. AÆB FIFO is initially empty.
- 2. Assume the flag pins are programmed active LOW.
- For stand-alone mode only; in a 36- to 9-bit configuration, Port B reads must be doubled.
- 4. R/WA = 1





Figure 23. Full and Almost-Full Flag Timing for AÆB FIFO. (m = Programmed Offset)

NOTES:

- AÆB FIFO initially contains D-(M+1) data words. D = 512 for IDT 72510; D = 1024 for IDT72520.
- 2. Assume the flag pins are programmed active LOW.
- For stand-alone mode only; in a 36- to 9-bit configuration, Port B reads must be doubled.
- 4. R/WA = 0



2669 drw 26



PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18

IDT72511 IDT72521

FEATURES:

- Two side-by-side FIFO memory arrays for bidirectional data transfers
- 512 x 18-Bit 512 x 18-Bit (IDT72511)
- 1024 x 18-Bit 1024 x 18-Bit (IDT72521)
- · 18-bit data buses on Port A side and Port B side
- Can be configured for 18-to-18-bit or 36-to-36-bit communication
- Fast 35ns access time
- Fully programmable standard microprocessor interface
- Built-in bypass path for direct data transfer between two ports
- Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO
- Two programmable flags, Almost-Empty and Almost-Full for each FIFO
- Programmable flag offset can be set to any depth in the FIFO
- Any of the eight flags can be assigned to four external flag pins
- Flexible reread/rewrite capabilities
- · Six general-purpose programmable I/O pins
- Standard DMA control pins for data exchange with peripherals
- · 68-pin PGA and PLCC packages

DESCRIPTION:

The IDT72511 and IDT72521 are highly integrated first-in, first-out memories that enhance processor-to-processor and processor-to-peripheral communications. IDT BiFIFOs integrate two side-by-side memory arrays for data transfers in two directions.


The BiFIFOs have two ports, A and B, that both have standard microprocessor interfaces. All BiFIFO operations are controlled from the 18-bit wide Port A. Port B is also 18 bits wide and can be connected to another processor or a peripheral controller. The BiFIFOs have a 9-bit bypass path that allows the device connected to Port A to pass messages directly to the Port B device.

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.

The IDT BiFIFO has programmable flags. Each FIFO memory array has four internal flags, Empty, Almost-Empty, Almost-Full and Full, for a total of eight internal flags. The Almost-Empty and Almost-Full flag offsets can be set to any depth through the Configuration Registers. These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through one Configuration Register.

Port B has programmable I/O, reread/rewrite and DMA functions. Six programmable I/O pins are manipulated through

SIMPLIFIED BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Techology, Inc.

AUGUST 1993


1

two Configuration Registers. The Reread and Rewrite controls will read or write Port B data blocks multiple times. The BiFIFO has three pins, REQ, ACK and CLK, to control DMA transfers from Port B devices.

PIN CONFIGURATIONS

11		DB13	DB14	D _{B17}	FLGB	FLGD	Ao	DA15	DA13	Da11	
10	DB11	DB12	DB15	FLGA	FLGc	A1	DA17	DA14	DA12	PIO ₅	PIO4
09	DB9	DB10									DA10
08	GND	DB8									DA8
07	RB	GND								GND	LDRER
06	₩ _B	Vcc		G68-1							DSA
05	D _{B7}	DB16		PGA TOP VIEW							RS
04	DB5	DB6		. 5. 3.							LDREW
03	DB3	DB4									DA16
02	DB2	D _B 1	CLK	REQ	RER	R/WA	PIO ₀	DA0	D _{A2}	Da5	DA6
01	•	Dво	ACK	REW	GND	CSA	PIO1	D _A 1	Даз	DA4	
PIN 1 DESIGNATO	A	В	С	D	Е	F	G	Н	J	Κ	L
DEGIGITATO	•••					_					


2668 drw 02



PIN DESCRIPTION

Symbol	Name	1/0	Description
Dao-Da17	Data A	1/0	Data inputs and outputs for the 18-bit Port A bus.
CSA	Chip Select A	ı	Port A is accessed when Chip Select A is LOW.
DSA	Data Strobe A	1	Data is written into Port A on the rising edge of Data Strobe when Chip Select is LOW. Data is read out of Port A on the falling edge of Data Strobe when Chip Select is LOW.
R/WA	Read/Write A	1	This pin controls the read or write direction of Port A. When $\overline{CS}A$ is LOW and $\overline{R/W}A$ is HIGH, data is read from Port A on the falling edge of $\overline{DS}A$. When $\overline{CS}A$ is LOW and $\overline{R/W}A$ is LOW, data is written into Port A on the rising edge of $\overline{DS}A$.
A0, A1	Addresses	_	When Chip Select A is asserted, Ao, A1, and Read/Write A are used to select one of six internal resources.
DB0-DB17	Data B	1/0	Data inputs and outputs for the 18-bit Port B bus.
RB (DSB)	Read B	l or O	If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface ($\overline{\text{DSp}}$) or as part of a Motorola-style interface ($\overline{\text{DSp}}$). As an Intel-style interface, data is read from Port B on a falling edge of $\overline{\text{Rs}}$. As a Motorola-style interface, data is read on the falling edge of $\overline{\text{DSp}}$ or written on the rising edge of $\overline{\text{DSp}}$ through Port B. The default is Intel-style processor mode. ($\overline{\text{Rs}}$ as an input).
Wв (R/Wв)	Write B	I or O	If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface (\overline{W} B) or as part of a Motorola-style interface ($\overline{R}/\overline{W}$ B). As an Intel-style interface, data is written to Port B on a rising edge of \overline{W} B. As a Motorola-style interface, data is read ($\overline{R}/\overline{W}$ B = HIGH) or written ($\overline{R}/\overline{W}$ B = LOW) to Port B in conjunction with a Data Strobe B falling or rising edge. The default is Intel-style processor mode (\overline{W} B as an input.)
RER	Reread	-	Loads A→B FIFO Read Pointer with the value of the Reread Pointer when LOW.
REW	Rewrite	I	Loads B→A FIFO Write Pointer with the value of the Rewrite Pointer when LOW.
LDRER	Load Reread	I	Loads the Reread Pointer with the value of the A→B FIFO Read Pointer when HIGH.
LDREW	Load Rewrite	1	Loads the Rewrite Pointer with the value of the B→A FIFO Write Pointer when HIGH.
REQ	Request	1	When Port B is programmed in peripheral mode, asserting this pin begins a data transfer. Request can be programmed either active HIGH or active LOW.
ACK	Acknowledge	0	When Port B is programmed in peripheral mode, Acknowledge is asserted in response to a Request signal. This confirms that a data transfer may begin. Acknowledge can be programmed either active HIGH or active LOW.
CLK	Clock	ı	This pin is used to generate timing for ACK, $\overline{R}B$, $\overline{W}B$, $\overline{DS}B$ and $R/\overline{W}B$ when Port B is in the peripheral mode.
FLGA- FLGD	Flags	0	These four outputs pins can be assigned any one of the eight internal flags in the BiFIFO. Each of the two internal FIFOs ($A \rightarrow B$ and $B \rightarrow A$) has four internal flags: Empty, Almost-Empty, Almost-Full and Full.
PIO0-PIO5	Program- mable Inputs/ Outputs	1/0	Six general purpose I/O pins. The input or output direction of each pin can be set independently.
RS	Reset	ı	A LOW on this pin will perform a reset of all BiFIFO functions.
Vcc	Power		There are two +5V power pins.
GND	Ground		There are five Ground pins at 0V.

DETAILED BLOCK DIAGRAM



NOTES:

2668 drw 04

^(*) Can be programmed either active high or active low in internal configuration registerers.

^(††) Can be programmed through an internal configuration register to be either an input or an output.

FUNCTIONAL DESCRIPTION

IDT's BiFIFO family is versatile for both multiprocessor and peripheral applications. Data can be sent through both FIFO memories concurrently, thus freeing both processors from laborious direct memory access (DMA) protocols and frequent interrupts.

Two full 18-bit wide FIFOs are integrated into the IDT BiFIFO, making simultaneous data exchange possible. Each FIFO is monitored by separate internal read and write pointers, so communication is not only bidirectional, it is also totally independent in each direction. The processor connected to Port A of the BiFIFO can send or receive messages directly to the Port B device using the BiFIFO's 9-bit bypass path.

The BiFIFO can be used in different bus configurations: 18 bits to 18 bits and 36 bits to 36 bits. One BiFIFO can be used for the 18- to 18-bit configuration, and two BiFIFOs are required for 36- to 36-bit configuration. This configuration can be extended to wider bus widths (54- to 54-bits, 72- to 72-bits, ...) by adding more BiFIFOs to the configuration.

The microprocessor or microcontroller connected to Port A controls all operations of the BiFIFO. Thus, all Port A interface pins are inputs driven by the controlling processor. Port B can be programmed to interface either with a second processor or a peripheral device. When Port B is programmed in processor interface mode, the Port B interface pins are inputs driven by the second processor. If a peripheral device

is connected to the BiFIFO, Port B is programmed to peripheral interface mode and the interface pins are outputs.

18- to 18-bit Configurations

A single BiFIFO can be configured to connect an 18-bit processor to another 18-bit processor or an 18-bit peripheral. The upper BiFIFO shown in each of the Figures 1 and 2 can be used in 18- to 18-bit configurations for processor and peripheral interface modes respectively.

36- to 36-bit Configurations

In a 36- to 36-bit configuration, two BiFIFOs operate in parallel. Both BiFIFOs are programmed simultaneously, 18 data bits to each device. Figures 1 and 2 show multiple BiFIFOs configured for processor and peripheral interface modes respectively.

Processor Interface Mode

When a microprocessor or microcontroller is connected to Port B, all BiFIFOs in the configuration must be programmed to processor interface mode. In this mode, all Port B interface controls are inputs. Both REQ and CLK pins should be pulled LOW to ensure that the setup and hold time requirements for these pins are met during reset. Figure 1 shows the BiFIFO in processor interface mode.




Figure 1. 36-Bit Processor to 36-Bit Processor Configuration

NOTE:

1. 36- to 36-bit processor interface configuration. Upper BiFIFO only is used in 18- to 18-bit configuration. Note that *Cntl A* refers to <u>CS</u>A, A1, A0, R/ <u>W</u>A, and <u>DS</u>A; *Cntl B* refers to R/<u>W</u>B and <u>DS</u>B or <u>R</u>B and <u>W</u>B.

Peripheral Interface Mode

If Port B is connected to a peripheral controller, all BiFIFOs in the configuration must be programmed in peripheral interface mode. In this mode, all the Port B interface pins are all outputs. To assure fixed high states for $\overline{R}B$ and $\overline{W}B$ before they are programmed into an output, these two pins should be pulled up to VCC with 10K resistors. Of course, only one set of Port B interface pins should be used to control a single peripheral device, while the other interface pins are all ignored. Figure 2 shows a BiFIFO configuration connected to a peripheral.

Port A Interface

The BiFIFO is straightforward to use in microprocessor-based systems because each BiFIFO port has a standard microprocessor control set. Port A has access to six resources: the A→B FIFO, the B→A FIFO, the 9-bit direct data bus (bypass path), the configuration registers, status and command registers. The Port A Address and Read/Write pins determine the resource being accessed as shown in Table 1. Data Strobe is used to move data in and out of the BiFIFO.

When either of the internal FIFOs are accessed, 18 bits of data are transferred across Port A. Since the bypass path is only 9 bits wide, the least significant byte (DAo-DA7, DA16) is used on Port A. All of the registers are 16 bits wide which means only the data bits (DAo-DA15) are passed by Port A.

Bypass Path

The bypass path acts as a bidirectional bus transceiver directly between Port A and Port B. The direct connection requires that the Port A interface pins are inputs and the Port B interface pins are outputs. The bypass path is 9 bits wide in an 18- to 18-bit configuration or 18 bits wide in a 36- to 36-bit configuration.

During bypass operations, the BiFIFOs must be programmed into peripheral interface mode. Bit 10 of Configuration Register 5 (see Table 10) is set to 1 for peripheral interface mode.

Command Register

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.




Figure 2. 36-Bit Processor to 36-Bit Peripheral Configuration

NOTE:

1. 36- to 36-bit peripheral interface configuration. Upper BiFIFO only is used in 18- to 18-bit configuration. Note that *Cntl A* refers to <u>CS</u>A, A1, A0, R/ <u>W</u>A, and <u>DS</u>A; *Cntl B* refers to <u>PW</u>B and <u>DS</u>B or <u>R</u>B and <u>W</u>B.

The Command Register is written by setting $\underline{CS}A = 0$, A1 = 1, A0 = 1. Commands written into the BiFIFO have a 4-bit opcode (bit8 – bit 11) and a 3-bit operand (bit 0 – bit 2) as shown in Figure 3. The commands can be used to reset the BiFIFO, to select the Configuration Register, to perform intelligent reread/rewrite, to set the Port B DMA direction, to set the Status Register format, and to modify the Port B Read and Write Pointers. The command opcodes are shown in Table 2.

The reset command initializes different portions of the BiFIFO depending on the command operand. Table 3 shows the reset command operands.

The configuration Register address is set directly by the

command operands shown in Table 4.

Intelligent reread/rewrite is performed by interchanging the Port B Read Pointer with the Reread Pointer or by interchanging the Port B Write Pointer with the Rewrite Pointer. No command operands are required to perform a reread/rewrite operation.

When Port B of the BiFIFO is in peripheral mode, the DMA direction is controlled by the Command Register. Table 5 shows the Port B read/write DMA direction operands.

Two commands are provided to increment the Port B Read and Write Pointers. No operands are required for these commands.

COMMAND FORMAT

15	12	11	8	7				3	2 0
X X	X X	Comm	and Opcode	X	Х	Х	Χ	Χ	Command Operand

Figure 3. Format for Commands Written into Port A

Reset

The IDT72511 and IDT72521 have a hardware reset pin (RS) that resets all BiFIFO functions. A hardware reset requires the following four conditions: RB and WB must be HIGH, RER and REW must be HIGH, LDRER and LDREW must be LOW, and DSA must be HIGH (Figure 9). After a hardware reset, the BiFIFO is in the following state: Configuration Registers 0-3 are 0000H, Configuration Register 4 is set to 6420H, and Configuration Registers 5, 6 and 7 are 0000H. Additionally, all the pointers including the Reread and Rewrite Pointers are set to 0, the DMA direction is set to B→A write, and the internal DMA request circuitry is cleared (set to its initial state).

A software reset command can reset $A \rightarrow B$ pointers and the $B \rightarrow A$ pointers to 0 independently or together. The internal

request DMA circuitry can also be reset independently. A software Reset All command resets all the pointers, the DMA request circuitry, and sets all the Configuration Registers to their default condition. Note that a hardware reset is **NOT** the same as a software Reset All command. Table 6 shows the BiFIFO state after the different hardware and software resets

Status Register

The Status Register reports the state of the programmable flags and the DMA read/write direction. The Status Register is read by setting $\underline{CS}A = 0$, A1 = 1, A0 = 1 (see Table 1). See Table 7 for the Status Register format.

Configuration Registers

The eight Configuration Register formats are shown in

PORT A RESOURCE SELECTION

CSA	A1	A ₀	Read	Write
0	0	0	B→A FIFO	A→B FIFO
0	0	1	9-bit Bypass Path	9-bit Bypass Path
0	1	0	Configuration Registers	Configuration Registers
0	1	1	Status Register	Command Register
1_	Х	Х	Disabled	Disabled

2668 tbl 03

Table 1. Accessing Port A Resources Using CSA, A0 and A1

COMMAND OPERATIONS

Command Opcode	Function
0000	Reset BiFIFO (see Table 3)
0001	Select Configuration Register (see Table 4)
0010	Load Reread Pointer with Read Pointer Value
0011	Load Rewrite Pointer with Write Pointer Value
0100	Load Read Pointer with Reread Pointer Value
0101	Load Write Pointer with Rewrite Pointer Value
0110	Set DMA Transfer Direction (see Table 5)
0111	Reserved
1000	Increment A→B FIFO Read Pointer (Port B)
1001	Increment B→A FIFO Write Pointer (Port B)
1010	Reserved
1011	Reserved

2668 tbl 05

Table 2. Functions Performed by Port A Commands

RESET COMMAND FUNCTIONS

Reset Operands	Function
000	No Operation
001	Reset B→A FIFO (Read, Write, and Rewrite Pointers = 0)
010	Reset A→B FIFO (Read, Write, and Reread Pointers = 0)
011	Reset B→A and A→B FIFO
100	Reset Internal DMA Request Circuitry
101	No Operation
110	No Operation
111	Reset All

2668 tbl 04

Table 3. Reset Command Functions

SELECT CONFIGURATION REGISTER/COMMAND FUNCTIONS

Operands	Function
000	Select Configuration Register 0
001	Select Configuration Register 1
010	Select Configuration Register 2
011	Select Configuration Register 3
100	Select Configuration Register 4
101	Select Configuration Register 5
110	Select Configuration Register 6
111	Select Configuration Register 7

2668 tbl 06

Table 4. Select Configuration Register Functions.

DMA DIRECTION COMMAND FUNCTIONS

Operands	Function
XX0	Write B→A FIFO
XX1	Read A→B FIFO

Table 5. Set DMA Direction Command Functions. Command Only Operates in Peripheral Interface Mode

STATE AFTER RESET

[Software Reset						
	Hardware Reset (RS asserted)	B→A(001)	A→B(010)	B→A and A→B(011)	Internal Request (100)	All(111)		
Configuration Registers 0-3	0000H	_	_	_	_	0000H		
Configuration Register 4	6420H	T -		_	_	6420H		
Configuration Register 5	0000H	_	_	_	_	0000H		
Configuration Register 6-7	0000H		_	_		0000H		
Status Register format	0	<u> </u>	_	_	_	_		
B→A Read, Write, Rewrite Pointers	0	0		0	_	0		
A→B Read, Write, Reread Pointers	0		0	0	_	0		
DMA direction	B→A write		-		_	_		
DMA internal request	clear	_	_	_	clear	clear		

Table 6. The BiFIFO State After a Reset Command

2668 tbl 08

Table 8. Configuration Registers 0-3 contain the programmable flag offsets for the Almost-Empty and Almost-Full flags. These offsets are set to 0 when a hardware reset or a software Reset All is applied. Note that Table 8 shows that Configuration Registers 0-3 are 10 bits wide to accommodate the 1024 locations in each FIFO memory of the IDT7252/520. Only 9 least significant bits are used for the 512 locations of the IDT7251/510; the most significant bit, bit 9, must be set to 0.

Configuration Register 4 is used to assign the internal flags to the external flag pins (FLGA-FLGD). Each external flag pin is assigned an internal flag based on the four bit codes shown in Table 9. The default condition for Configuration Register 4 is **6420H** as shown in Table 6. The default flag assignments are: FLGD is assigned $B \rightarrow A$ Full, FLGC is assigned $B \rightarrow A$ Empty, FLGB is assigned $A \rightarrow B$ Full, FLGA is assigned $A \rightarrow B$ Empty.

Configuration Register 5 is a general control register. The format of Configuration Register 5 is shown in Table 10.

Bit 0 sets the Intel-style interface ($\overline{R}B$, $\overline{W}B$) or Motorola-style interface ($\overline{D}SB$, $R/\overline{W}B$) for Port B. Bits 2 and 3 redefine Full and Empty Flags for reread/rewrite data protection.

Bits 4-9 control the DMA interface and are only applicable in peripheral interface mode. In processor interface mode, these bits are don't care states. Bits 4 and 5 set the polarity of the DMA control pins REQ and ACK respectively. An internal clock controls all DMA operations. This internal clock is derived from the external clock (CLK). Bit 9 determines the internal clock frequency: the internal clock = CLK or the internal clock = CLK divided by 2. Bit 8 sets whether RB, WB, and DSB are asserted for either one or two internal clocks. Bits 6 and 7 set the number of internal clocks between REQ assertion and ACK assertion. The timing can be from 2 to 5 cycles as shown in Figure 17.

Bit 10 controls Port B processor or peripheral interface mode. In processor mode, the Port B control pins ($\overline{R}B$, $\overline{W}B$, $\overline{DS}B$, R/ $\overline{W}B$) are inputs and the DMA controls are ignored. In peripheral mode, the Port B control pins are outputs and the DMA controls are active.

Six PIO pins can be programmed as an input or output by the corresponding mask bits in Configuration Register 7. The format of Configuration Register 7 is shown in Figure 5. Each bit of the register set the I/O direction independently. A logic 1 indicates that the corresponding PIO pin is an output, while a logic 0 indicates that the PIO pin is an input. This I/O mask register can be read or written.

A programmed output PIO $_{\rm i}$ pin (i = 0, 1, . . . 5) displays the data latched in Bit i of Configuration Register 6. A programmed input PIO $_{\rm i}$ pin allows Port A bus to sample the data on DA $_{\rm i}$ by reading Configuration Register 6.

STATUS REGISTER FORMAT

Bit	Signal			
0	Reserved			
11	Reserved			
2	Reserved			
3	DMA Direction			
4	A→B Empty Flag			
5	A→B Almost-Empty Flag			
6	B→A Full Flag			
7	B→A Almost-Full Flag			
8	Reserved			
9	Reserved			
10	Reserved			
11	Reserved			
12	A→B Full Flag			
13	A→B Almost-Full Flag			
14	B→A Empty Flag			
15	B→A Almost-Empty Flag			

Table 7. The Status Register Format

CONFIGURATION REGISTER FORMATS

	15					10	9		0
Config. Reg. 0	Х	Х	Х	Х	Х	Х		A→B FIFO Almost Empty F	lag Offset
	15					10	9		00
Config. Reg. 1	Х	х	х	х	Х	х		A→B FIFO Almost Full Flag	Offset
	15					10	9		0
Config. Reg. 2	Х	х	X	X	Х	х		B→A FIFO Almost Empty F	lag Offset
·	15					10	9		0
Config. Reg. 3	Х	Х	x	Х	Х	Х		B-A FIFO Almost Full Flag	Offset
	15			12	11		8	7 4	3 0
Config. Reg. 4	Flag	D Pin	Assign	ment	Fla	ag C P	in Assignment	Flag B Pin Assignment	Flag A Pin Assignment
	15								0
Config. Reg. 5							Genera	I Control	
	15		_						0
Config. Reg. 6							1/0 [Data	
	15								0
Config. Reg. 7		I/O Direction Control							

NOTE:

1. Bit 9 of Configuration Registers 0-3 must be set to 0 on the IDT72511.

Table 8. The BiFIFO Configuration Register Formats

Programmable Flags

The IDT BiFIFO has eight internal flags. Associated with each FIFO memory array are four internal flags, Empty, Almost-Empty, Almost-Full and Full, for the total of eight internal flags. The Almost-Empty and Almost-Full offsets can be set to any depth through the Configuration Registers 0-3 (see Table 8). The flags are asserted at the depths shown in Table 11. After a hardware reset or a software Reset All, the almost flag offsets are set to 0. Even though the offsets are equivalent, the Empty and Almost-Empty flags have different timing which means that the flags are not coincident. Similarly, the Full and Almost-Full flags are not coincident after reset because of timing.

These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through Configuration Register 4 (see Table 9). For the specific flag timings, see Figures 20-23.

The current state of all eight flags is available in the Status Register.

EXTERNAL FLAG ASSIGNMENT CODES

EXTERNAL FLAG ASSIGNMENT CODES						
Assignment Code	Internal Flag Assigned to Flag Pin					
0000	A→B Empty					
0001	A→B Almost-Empty					
0010	A→B Full					
0011	A→B Almost-Full					
0100	B→A Empty					
0101	B→A Almost-Empty					
0110	B→A Full					
0111	B→A Almost-Full					
1000	A→B Empty					
1001	A→B Almost-Empty					
1010	A→B Full					
1011	A→B Almost-Full					
1100	B→A Empty					
1101	B→A Almost-Empty					
1110	B→A Full					
1111	B→A Almost-Full					

2668 tbl 11

Table 9. Configuration Register 4 Internal Flag Assignments to External Flag Pins

CONFIGURATION REGISTER 5 FORMAT

Bit	Function		
0	Select Port B Interface	0	Pins are RB and WB (Intel-style interface)
_	R B B B B B B B B B B B B B	1	Pins are DSB and R/WB (Motorola-style interface)
1	Unused		
2	Full Flag Definition	0	Write pointer meets read pointer
	<u> </u>	11	Write pointer meets reread pointer
3	Empty Flag Definition	0	Read pointer meets write pointer
		1	Read pointer meets rewrite pointer
4	REQ Pin Polarity	0	REQ pin active HIGH
		_ 1	REQ pin active LOW
5	ACK Pin Polarity	0	ACK pin active LOW
		1	ACK pin active HIGH
7-6	REQ / ACK Timing	00	2 internal clocks between REQ assertion and ACK assertion
	· ·	01	3 internal clocks between REQ assertion and ACK assertion
		10	4 internal clocks between REQ assertion and ACK assertion
	,	11	5 internal clocks between REQ assertion and ACK assertion
8	Port B Read & Write	0	RB, WB, and DSB are asserted for 1 internal clock
	Timing Control for Peripheral Mode	1	RB, WB, and DSB are asserted for 2 internal clocks
9	Internal Clock	0	Internal clock = CLK
	Frequency Control	1	Internal clock = CLK divided by 2
10	Port B Interface	0	Processor interface mode (Port B controls are inputs)
	Mode Control	1	Peripheral interface mode (Port B controls are outputs)
11	Unused		
12	Unused		
13	Unused		
14	Unused		
15	Unused		

Table 10. BiFIFO Configuration Register 5 Format

2668 tbl 12

CONFIGURATION REGISTER 6 FORMAT

15	6	5	4	3	2	1	0
Unused		PIO5	PIO4	PIO3	PIO2	PIO1	PIO0
							2668 tbl 13

Figure 4. BiFIFO Configuration Register 6 Format for Programmable I/O Data

CONFIGURATION REGISTER 7 FORMAT




Figure 5. BiFIFO Configuration Register 7 Format for Programmable I/O Direction Mask

5.24

11

Port B Interface

Port B has reread/rewrite and DMA functions. Port B can be configured to interface to either Intel-style ($\overline{\mbox{RB}}$, $\overline{\mbox{WB}}$) or Motorola-style ($\overline{\mbox{DS}}$ b, R/Wb) devices in Configuration Register 5 (see Table 10). Port B can also be configured to talk to a processor or a peripheral device through Configuration Register 5. In processor interface mode, the Port B interface controls are inputs. In peripheral interface mode, the Port B interface controls are outputs. After a hardware reset or a software Reset All command, Port B defaults to an Intel-style processor interface; the controls are inputs.

DMA Control Interface

The BiFIFO has DMA control to simplify data transfers with peripherals. For the BiFIFO DMA controls (REQ, ACK and CLK) to operate, the BiFIFO must be in peripheral interface mode (Configuration Register 5, Table 10).

DMA timing is controlled by the external clock input, CLK. An internal clock is derived from this CLK signal to generate the $\overline{R}B$, $\overline{W}B$, $\overline{D}SB$ and $\overline{R}/\overline{W}B$ output signals. The internal clock also determines the timing between REQ assertion and ACK assertion. Bit 9 of Configuration Register 5 determines whether the internal clock is the same as CLK or whether the internal clock is CLK divided by 2.

Bit 8 of Configuration Register 5 set whether $\overline{R}B$, $\overline{W}B$ and $\overline{D}SB$ are asserted for 1 or 2 internal clocks. Bits 6 and 7 of Configuration Register 5 set the number of clocks between REQ assertion and ACK assertion. The clocks between REQ assertion and ACK assertion can be 2, 3, 4 or 5.

Bits 4 and 5 of Configuration Register 5 set the polarity of the REQ and ACK pins respectively.

A DMA transfer command sets the Port B read/write direction (see Table 5). The timing diagram for DMA transfers is shown in Figure 17. The basic DMA transfer starts with REQ assertion. After 2 to 5 internal clocks, ACK is asserted by the BiFIFO. ACK will not be asserted if a read is attempted on an empty A→B FIFO or if a write is attempted on a full B→A FIFO. If the BiFIFO is in Motorola-style interface mode, RWB is set

at the same time that ACK is asserted. One internal clock later, $\overline{DS}B$ is asserted. If the BiFIFO is in Intel-style interface mode, either $\overline{R}B$ or $\overline{W}B$ is asserted one internal clock after ACK assertion. These read/write controls stay asserted for 1 or 2 internal clocks, then ACK, $\overline{DS}B$, $\overline{R}B$ and $\overline{W}B$ are made inactive. This completes the transfer of one 9-bit word.

On the next rising edge of CLK, REQ is sampled. If REQ is still asserted, another DMA transfer starts with the assertion of ACK. Data transfers will continue as long as REQ is asserted.

Intelligent Reread/Rewrite

Intelligent reread/rewrite is a method the BiFIFO uses to help assure data integrity. Port B of the BiFIFO has two extra pointers, the Reread Pointer and the Rewrite Pointer. The Reread Pointer is associated with the A->B FIFO Read Pointer, while the Rewrite Pointer is associated with the B->A FIFO Write Pointer. The Reread Pointer holds the start address of a data block in the A->B FIFO RAM, and the Read Pointer is the current address of the same FIFO RAM array. By loading the Read Pointer with the value held in the Reread Pointer (RER asserted), reads will start over at the beginning of the data block. In order to mark the beginning of a data block, the Reread Pointer should be loaded with the Read Pointer value (LDRER asserted) before the first read is performed on this data block. Figure 6 shows a Reread operation.

Similarly, the Rewrite Pointer holds the start address of a data block in the B->A FIFO RAM, while the Write Pointer is the current address within the RAM array. The operation of the REW and LDREW is identical to the RER and LDRER discussed above. Figure 7 shows a Rewrite operation.

For the reread data protection, Bit 2 of Configuration Register 5 can be set to 1 to prevent the data block from being overwritten. In this way, the assertion of A->B full flag will occur when the write pointer meets the reread pointer instead of the read pointer as in the normal definition. For the rewrite data protection, Bit 3 of Configuration Register 5 can be set to 1 to

INTERNAL FLAG TRUTH TABLE

Number of Words in FIFO					
From	То	Empty Flag	Almost-Empty Flag	Almost-Full Flag	Full Flag
0	0	Asserted	Asserted	Not Asserted	Not Asserted
1	n	Not Asserted	Asserted	Not Asserted	Not Asserted
n + 1	D – (m + 1)	Not Asserted	Not Asserted	Not Asserted	Not Asserted
D – m	D-1	Not Asserted	Not Asserted	Asserted	Not Asserted
D	D	Not Asserted	Not Asserted	Asserted	Asserted

NOTE:

Table 11. Internal Flag Truth Table

^{1.} BiFIFO flags must be assigned to external flag pins to be observed. D = FIFO depth (IDT72511 = 512, IDT72521 = 1024), n = Almost-Empty flag offset, m = Almost-Full flag offset.

prevent the data block from being read. In this case the assertion of B->A empty flag will occur when the read pointer meets the rewrite pointer instead of the write pointer.


In conclusion, Bit 2 and 3 of Configuration Register 5 are used to redefine Full & Empty flags for data block partition. Although it can serve the purpose of data protection, the setting of these 2 bits is independent of the functions caused by RER/REW, or LDRER/LDREW assertions.

Programmable Input/Output

The BiFIFO has six programmable I/O pins (PIOo - PIO5) which are controlled by Port A through Configuration Registers 6 and 7. Data from the programmable I/O pins is mapped directly to the six least significant bits of Configuration Regis-

ter 6. Figure 4 shows the format of Configuration Register 6. This data is read or written by Port A on the data pins (DAo- DA5). A programmed output PIOi pin (i = 0, 1, ..., 5) displays the data latched in Bit i of Configuration Register 6. A programmed input PIOi pin allows Port A bus to sample its data on DAiby reading Configuration Register 6. The read and write timing for the programmable I/O pins is shown in Figure 19. The direction of each programmable I/O pin can be set independently by programming the mask in Configuration Register 7. Each P10 pin has a corresponding input/output direction mask bit in Configuration Register 7. Figure 5 shows the format of Configuration Register 7. Setting a mask bit to a logic 1 makes the corresponding I/O pin an output. Mask bits set to logic 0 force the corresponding I/O pin to an input.

REREAD OPERATIONS (1,2)




NOTES:

- If bit 2 is set to 1, Empty flag asserted if Read = Write Full flag asserted if Reread + FIFO size = Write
 If bit 2 is set to 0,
- Empty flag asserted if Read = Write
 Full flag asserted if Read + FIFO size = Write

Figure 6. BiFIFO Reread Operations

REWRITE OPERATIONS (3,4)



2668 drw 09

13

- NOTES:
- If bit 3 is set to 1, Empty flag asserted if Read = Rewrite Full flag asserted if Read + FIFO size = Write
- If bit 3 is set to 0,
 Empty flag asserted if Read = Write
 Full flag asserted if Read + FIFO size = Write

Figure 7. BiFIFO Rewrite Operations

5.24

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage With Respect To Ground	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating 0 to +70 Temperature		-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Тѕтс	Storage Temperature	-55 to +125	-65 to +155	°C
Іоит	DC Output Current	50	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input HIGH Voltage Commercial	2.0	_	_	٧
ViH	Input HIGH Voltage Military	2.2	_	-	٧
VIL ⁽¹⁾	Input LOW Voltage Commercial and Military	_	_	0.8	٧

NOTE:

2668 tbl 16

1. 1.5V undershoots are allowed for 10ns once per cycle.

2668 tbl 17

2668 tbl 18

DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = $5V \pm 10\%$, Ta = 0° C to + 70° C; Military: Vcc = $5V \pm 10\%$, Ta = -55° C to + 125° C)

			IDT72511L IDT72521L Commercial tA = 25, 35, 50ns				IDT72521L Military ta = 40, 50ns			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Typ.	Max.	Unit		
I IL (1)	Input Leakage Current (Any Input)	-1		1	-10	_	10	μА		
IoL ⁽²⁾	Output Leakage Current	-10	_	10	-10	_	10	μА		
Vон	Output Logic "1" Voltage IOUT = -1mA	2.4			2.4	_	_	V		
Vol	Output Logic "0" Voltage IouT = 4mA	_		0.4	_		0.4	V		
ICC1 (3)(4)	Average VCC Power Supply Current	_	150	230		180	250	mA		
ICC2 ⁽³⁾	Average Standby Current ($\overline{R}B = \overline{W}B = \overline{DS}A = VIH$)	_	16	30		24	50	mA		

NOTES:

- 1. Measurements with $0.4V \le Vin \le Vcc$, $\overline{DS}A = \overline{DS}B \ge ViH$
- 2. Measurements with $0.4V \le VOUT \le VCC$, $\overline{DS}A = \overline{DS}B \ge VIH$
- 3. Measurements are made with outputs open.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 8

2668 tbl 19

2668 tbl 20


CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN (2)	Input Capacitance	VIN = 0V	8	pF
Cout (1,2)	Output Capacitance	Vout = 0V	12	рF

NOTES:

With output deselected.

2. Characterized values, not currently tested.



or equivalent circuit

Figure 8. Output Load
*Includes jig and scope capacitances

AC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5V \pm 10\%$, TA = 0°C to + 70°C; Military: $Vcc = 5V \pm 10\%$, TA = -55°C to + 125°C)

			Comn	nercial		Mili	itary	Com'l	& Mil. ⁽²⁾		
		IDT72	DT72511L25 IDT72511L35				IDT72	511L50			
		IDT72	521L25	IDT72	521L35	IDT72	521L40	IDT725	521L50		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
RESET T	MING (Port A and Port B)										
trsc	Reset cycle time	35	_	45	_	50		65		ns	9
trs	Reset pulse width	25		35		40		50		ns	9
trss	Reset set-up time	25		35	_	40		50		ns	9
trsr	Reset recovery time	10		10	_	10		15	_	ns	9
trsf	Reset to flag time		35		45		50		65	ns	9
PORT A 1	ГIMING										
taa	Port A access time		25	<u> </u>	35	_	40		50	ns	12, 14, 15
taLZ	Read or write pulse LOW to data bus at Low-Z	5		5		5		5	_	ns	12, 15, 16
tанz	Read or write pulse HIGH to data bus at High- Z	_	15		20	.—	25		30	ns	12, 14, 15, 16
tanv	Data valid from read pulse HIGH	5		5		5	_	- 5		ns	12, 14, 16
tarc	Read cycle time	35		45		50	_	65	_	ns	12
tarpw	Read pulse width	25	-	35		40		50	_	ns	12, 14, 15
tarr	Read recovery time	10		10	_	10		15	-	ns	12
taS	CSA, Ao, A1, R/WA set- up time	5	_	5	_	5	_	5	_	ns	10, 12, 16
taн	CSA, Ao, A1, R/WA hold time	5	_	5	_	5		5	-	ns	10, 12
tans	Data set-up time	15		18	_	20	_	30	_	ns	11, 12, 14, 15
taDH ⁽¹⁾	Data hold time	0	_	2	i —	5		5		ns	11, 12, 14, 15
tawc	Write cycle time	35	_	45	_	50		65		ns	12
tawpw	Write pulse width	25	_	35	_	40		50		ns	11, 12, 14
tawn	Write recovery time	10		10		10		15		ns	12
tawrcom	Write recovery time after a command	25	_	35		40	_	50	-	ns	11

NOTE:

- 1. The minimum data hold time is 5ns (10ns for the 80ns speed grade) when writing to the Command or Configuration registers.
- 2. IDT72511 not available in military.

AC ELECTRICAL CHARACTERISTICS

(Commercial: $VCC = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $VCC = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

			Comn	nercial		Mili	tary	Com'l	& Mil. ⁽¹⁾		
		IDT72511L25 IDT72511L35		IDT72511L50							
		IDT72	521L25	IDT72	521L35	IDT72	521L40	IDT72	21L50		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
PORT B	PROCESSOR INTERFACE	TIMING									
tba	Port B access time	_	25		35	_	40		50	ns	13, 14, 15
tbLZ	Read or write pulse LOW to data bus at Low-Z	5		5	_	5		5	_	ns	13, 14, 15
tbнz	Read or write pulse HIGH to data bus at High-Z	-	15	_	20	_	25	_	30	ns	14, 13, 15
tbov	Data valid from read pulse HIGH	5	_	5		5	_	5		ns	13, 14, 15, 16
tbrc	Read cycle time	35		45		50	_	65		ns	13
tbrpw	Read pulse width	25		35		40	_	50		ns	13
tbrr	Read recovery time	10		10	_	10	_	15		ns	13
tbs	R∕WB set-up time	5	_	5		5	_	5		ns	13
tbн	R/W	5	_	5		5	_	5	_	ns	13
tbos	Data set-up time	15	_	18		20	_	30	_	ns	13, 14, 15
tbdH	Data hold time	0		2		5	_	5		ns	13, 14, 15
tbwc	Write cycle time	35	_	45		50	_	65	-	ns	13
tbwpw	Write pulse width	25	_	35		40	_	50		ns	13, 15
tbwR	Write recovery time	10	_	10	_	10	_	15	_	ns	13
PORT B	PERIPHERAL INTERFACE	TIMING									
tba	Port B access time		25	-	40	_	45	_	55	ns	17
tbckc	Clock cycle time	15	_	20		20	_	25		ns	17
tbcкн	Clock pulse HIGH time	6		6	_	8	_	10		ns	17
tbcĸL	Clock pulse LOW time	6	_	6		8	-	10		ns	17
tbreas	Request set-up time	5	_	5	_	5	_	10	_	ns	17
tbreah	Request hold time	5	_	5	_	5	-	5		ns	. 17
tbackl	Delay from a rising clock edge to ACK switching	_	15	_	18		20		25	ns	17

NOTE:

1. IDT72511 not available in military.

AC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5V \pm 10\%$, TA = 0°C to + 70°C; Military: $Vcc = 5V \pm 10\%$, TA = -55°C to + 125°C)

			Comn	nercial		Mili	tary	Com'l	& Mil. ⁽⁴⁾	}	ļ
		IDT72	511L25	IDT72	511L35			IDT72	511L50		ļ
		IDT72	521L25	IDT72	521L35	IDT72	521L40	IDT72	521L50		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
PORT B	RETRANSMIT TIMING										
tbosbh	RER, REW, LDRER, LDREW set-up and recovery time	10	_	10	_	10		15	_	ns	9, 18
PROGRA	MMABLE I/O TIMING										
tPIOA	Programmable I/O access time	_	20	_	25	_	25	_	30	ns	19
tPIOS	Programmable I/O set- up time	8		10	_	10		15	_	ns	19
tPIOH	Programmable I/O hold time .	8		10	_	10		15		ns	19
BYPASS	TIMING										
tbya	Bypass access time	_	18		20		25		30	ns	16
tBYD	Bypass delay		10		15		20		20	ns	16
tabydv	Bypass data valid time from DSA	15	_	15	_	15	_	15	_	ns	16
tbbydv (3)	Bypass data valid time from DSB	3		3		3	_	3		ns	16
FLAG TIN	/ING (1) (2)										
tref	Read clock edge to Empty Flag asserted	_	25	_	35	_	40	_	45	ns	14, 15, 20, 22
twer	Write clock edge to Empty Flag not asserted	_	25	-	35	_	40	_	45	ns	14, 15, 20, 22
tRFF	Read clock edge to Full Flag not asserted	_	25	-	35	_	40	_	45	ns	14, 15, 21, 23
twff	Write clock edge to Full Flag asserted	_	25	_	35	_	40	_	45	ns	14, 15, 21, 23
traef	Read clock edge to Almost-Empty Flag asserted	_	40	_	50	_	55	_	60	ns	20, 22
twaef	Write clock edge to Almost-Empty Flag not asserted	_	40		50	<u> </u>	55		60	ns	20, 22
traff	Read clock edge to Almost-Full Flag not asserted	_	40	_	50	_	55	_	60	ns	21, 23
twaff	Write clock edge to Almost-Full Flag asserted	_	40	_	50	_	55		60	ns	21, 23

1. Read and write are internal signals derived from $\overline{DS}A$, $\overline{R/WA}$, $\overline{DS}B$, $\overline{R/WB}$, $\overline{R}B$, and \overline{WB} .

2. Although the flags, Empty, Almost-Empty, Almost-Full, and Full Flags are internal flags, the timing given is for those assigned to external pins.

Values guaranteed by design, not currently tested.
 IDT72511 not available in military.




Figure 9. Hardware Reset Timing




Figure 10. Basic Port A Control Signal Timing (Applies to All Port A Timing)





Figure 11. Port A Command Timing (write).

WRITE



READ





Figure 12. Read and Write Timing for Port A


WRITE



NOTE:

1. RB = 1

READ




NOTE:

1. WB = 1


Figure 13. Port B Read and Write Timing, Processor Interface Mode Only

A→B FIFO WRITE FLOW-THROUGH



NOTES:

- 1. Assume the flag pin is programmed active LOW.
- 2. $R/\overline{W}A = 0$




NOTES:

- 1. Assume the flag pin is programmed active LOW.
- 2. R/WA = 1


Figure 14. Port A Read and Write Flow-Through Timing, Processor Interface Mode Only

A→B FIFO WRITE FLOW-THROUGH



- 2. R/WA = 1


A→B FIFO READ FLOW-THROUGH



- 1. Assume the flag pin is programmed active LOW.
- 2. R/WA = 0

Figure 15. Port B Read and Write Flow-Through Timing, Processor Interface Mode Only


B→A READ BYPASS



NOTES:

- 1. Once the bypass mode starts, any data change on Port B bus (Byte 0→Byte 1) will be passed to Port A bus.
- 2. ₩B = 1

A→B WRITE BYPASS




NOTES:

- 1. Once the bypass mode starts, any data change on Port A bus (Byte 0→Byte 1) will be passed to Port B bus.
- 2. RB = 1

Figure 16. Bypass Path Timing, BiFIFO Must Be in Peripheral Interface Mode

SINGLE WORD DMA TRANSFER



BLOCK DMA TRANSFER






Figure 17. Port B Read and Write DMA timing. Peripheral Interface Mode Only



Port A → PIO WRITE



PIO → Port A READ






Figure 19. Programmable I/O Timing



NOTES:

- B→A FIFO is initially empty.
- 2. Assume the flag pins are programmed active LOW.
- 3. R/WA = 1.


Figure 20. Empty and Almost-Empty Flag Timing for B→A FIFO, (n = programmed offset)



NOTES:

- 1. $B \rightarrow A$ FIFO initially contains D (M + 1) data words. D = 512 for IDT72511; D = 1024 for IDT72521.
- 2. Assume the flag pins are programmed active LOW.
- 3. R/WA = 1.


Figure 21. Full and Almost-Full Flag Timing for B→A FIFO, (m = programmed offset)



NOTES:

- 1. A→B FIFO is initially empty.
- 2. Assume the flag pins are programmed active LOW.
- 3. R/WA = 1.

Figure 22. Empty and Almost-Empty Flag Timing for A→B FIFO, (n = programmed offset)




NOTES

- 1. $B\rightarrow A$ FIFO initially contains D (M + 1) data words. D = 512 for IDT72511; D = 1024 for IDT72521.
- 2. Assume the flag pins are programmed active LOW.
- 3. $R/\overline{W}A = 1$.

Figure 23. Full and Almost-Full Flag Timing for A→B FIFO, (m = programmed offset)

ORDERING INFORMATION



2668 drw 25

⁴⁰ Military Only, IDT72521
50 Commercial and Military, IDT72511 available in commercial only



CMOS ASYNCHRONOUS FIFO WITH RETRANSMIT 1K x 9, 2K x 9, 4K x 9

IDT72021 IDT72031 IDT72041


FEATURES:

- · First-In/First-Out Dual-Port memory
- · Bit organization
 - IDT72021—1K x 9
 - IDT72031-2K x 9
 - IDT72041-4K x 9
- Ultra high speed
 - IDT72021-25ns access time
 - IDT72031-35ns access time
 - IDT72041-35ns access time
- · Easily expandable in word depth and/or width
- · Asynchronous and simultaneous read and write
- Functionally equivalent to IDT7202/03/04 with Output Enable (OE) and Almost Empty/Almost Full Flag (AEF)
- Four status flags: Full, Empty, Half-Full (single device mode), and Almost Empty/Almost Full (7/8 empty or 7/8 full in single device mode)
- Output Enable controls the data output port
- Auto-retransmit capability
- Available in 32-pin DIP and PLCC
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:


IDT72021/031/041s are high-speed, low-power, dual-port memory devices commonly known as FIFOs (First-In/First-Out). Data can be written into and read from the memory at independent rates. The order of information stored and extracted does not change, but the rate of data entering the FIFO might be different than the rate leaving the FIFO. Unlike a Static RAM, no address information is required because the read and write pointers advance sequentially. The IDT72021/ 031/041s can perform asynchronous and simultaneous read and write operations. There are four status flags, (HF, FF, EF, AEF) to monitor data overflow and underflow. Output Enable (OE) is provided to control the flow of data through the output port. Additional key features are Write (\overline{W}) , Read (\overline{R}) , Retransmit (\overline{RT}) , First Load (\overline{FL}) , Expansion In (\overline{XI}) and Expansion Out (\overline{XO}) . The IDT72021/031/041s are designed for those applications requiring data control flags and Output Enable (OE) in multiprocessing and rate buffer applications.

The IDT72021/031/041s are fabricated using IDT's CMOS technology. Military grade product is manufactured in compliance with the latest version of MIL-STD-883, Class B, for high reliability systems.



The IDT logo is a registered trademark of Integrated Device Technology, Inc. FAST is a trademark of Fairchild Semiconductor Co.

AUGUST 1993



PIN DESCRIPTIONS

Symbol	Name	1/0	Description				
Do-D8	Inputs	1	Data inputs for 9-bit wide data.				
RS	Reset	-	When RS is set LOW, internal READ and WRITE pointers are set to the first location of the RAM array. HF and FF go HIGH, and AEF and EF go LOW. A reset is required before an initial WRITE after power-up. R and W must be HIGH during RS cycle.				
₩	Write	_	When WRITE is LOW, data can be written into the RAM array sequentially, independent of READ. In order for WRITE to be active, FF must be HIGH. When the FIFO is full (FF-LOW), the internal WRITE operation is blocked.				
R	Read	_	When READ is LOW, data can be read from the RAM array sequentially, independent of WRITE. In order for READ to be active, EF must be HIGH. When the FIFO is empty (EF-LOW), the internal READ operation is blocked. The three-state output buffer is controlled by the read signal and the external output control (OE).				
FL/RT	First Load/ Retransmit	-	This is a dual-purpose input. In the single device configuration (\overline{XI} grounded), activaretransmit ($\overline{FL/RT}$ -LOW) will set the internal READ pointer to the first location. There is no e on the WRITE pointer. \overline{R} and \overline{W} must be HIGH before setting $\overline{FL/RT}$ LOW. Retransmit is compatible with depth expansion. In the depth expansion configuration, $\overline{FL/RT}$ -LOW indicate first activated device.				
XI	Expansion In		In the single device configuration, \overline{XI} is grounded. In depth expansion or daisy chain expansion, \overline{XI} is connected to \overline{XO} (expansion out) of the previous device.				
ŌĒ	Output Enable	_	When \overline{OE} is set HIGH, the data flow through the three-state output buffer is inhibited regardless of an active READ operation. A read operation does increment the read pointer in this situation. When \overline{OE} is set LOW, Qo-Qa are still in a HIGH impedance condition if no READ occurs. For a complete READ operation with data appearing on Qo-Qa, both \overline{R} and \overline{OE} should be asserted LOW.				
FF	Full Flag	0	When FF goes LOW, the device is full and further WRITE operations are inhibited. When FF is HIGH, the device is not full.				
EF	Empty Flag	0	When EF goes LOW, the device is empty and further READ operations are inhibited. When EF is HIGH, the device is not empty.				
ĀĒF	Almost-Empty/ Almost-Full Flag	0	When AEF is LOW, the device is empty to 1/8 full or 7/8 to completely full. When AEF is HIGH, the device is greater than 1/8 full, but less than 7/8 full.				
XO/HF	Expansion Out/ Half-Full Flag	0	This is a dual purpose output. In the single device configuration (XI grounded), the device is more than half full when HF is LOW. In the depth expansion configuration (XO connected to XI of the next device), a pulse is sent from XO to XI when the last location in the RAM array is filled.				
Q0-Q8	Outputs	0	Data outputs for 9-bit wide data.				

5

STATUS FLAG

Numb	er of Words i	T				
1K	2K	4K	FF	AEF .	HF	EF
0	0	0	Н	L.	Н	L
1-127	1-255	1-511	Н	L	Н	Н
128-512	256-1024	512-2048	Н	Н	Н	Н
513-896	1025-1792	2049-3584	Н	Н	L	Н
897-1023	1793-2047	3585-4095	Н	L	L	Н
1024	2048	4096	L	L	L	Н

2677 tbl I 02

2677 tbl 04

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +155	°C
Іоит	DC Output Current	50	50	mA

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
CIN	Input Capacitance	Vin = 0V	10	pF
Cout	Output Capacitance	Vout = 0V	10	рF

NOTE:

2677 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	V
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0	_	_	٧
ViH	Input High Voltage Military	2.2	_	_	٧
VIL ⁽¹⁾	Input Low Voltage Commercial and Military	_	_	0.8	V

NOTE:

^{1.} These parameters are sampled and not 100% tested.

^{1. 1.5}V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS — IDT72021

(Commercial: $VCC = 5.0V\pm10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $VCC = 5V\pm10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		IDT72021 Commercial ta =25,35ns		IDT72021 Military tA =30,40ns			IDT72021 Commercial ta =50ns			IDT72021 Military ta =50ns				
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
I⊔ ⁽¹⁾	Input Leakage Current (Any Input)	-1	_	1	-10	_	10	-1	_	1	-10	_	10	μА
llo ⁽²⁾	Output Leakage Current	-10		10	-10	_	10	-10		10	-10	_	10	μА
Vон	Output Logic "1" Voltage IOH = -2mA	2.4	-	_	2.4	-	_	2.4	_		2.4	_	_	٧
VoL	Output Logic "0" Voltage IoL = 8mA	_	_	0.4		_	0.4	<u> </u>	_	0.4	_		0.4	٧
ICC1 ^(3,4)	Active Power Supply Current	_	_	120	_	_	140	_	50	80	_	70	100	mA
ICC2 ⁽³⁾	Standby Current $(\overline{R} = \overline{W} = \overline{RS} = \overline{FL}/\overline{RT} = V_{IH})$	_		12	_		20	_	5	8	_	8	15	mA
Icc3 ⁽³⁾	Power Down Current (All Input = Vcc - 0.2V)	_	_	500	_	_	900	_	_	500	_	_	900	μА

2677 tbl 06

DC ELECTRICAL CHARACTERISTICS — IDT72031, IDT72041

(Commercial: $Vcc = 5.0V\pm10\%$, TA = 0°C to +70°C; Military: $Vcc = 5V\pm10\%$, TA = -55°C to +125°C)

		C	DT7203 DT7204 ommero =35,50	1 cial	IC IC I ta			
Symbol	Parameter	Min.	Min. Typ. Max.		Min.	. Typ. Max		Unit
I⊔ ⁽¹⁾	Input Leakage Current (Any Input)	-1	_	1	-10	1	10	μА
ILO ⁽²⁾	Output Leakage Current	-10	_	10	-10	_	10	μА
Vон	Output Logic "1" Voltage Iout = -2mA	2.4			2.4	_		V
Vol	Output Logic "0" Voltage lout = 8mA		_	0.4	_	_	0.4	٧
ICC1 ^(3,5)	Active Power Supply Current		75	120	_	100	150	mA
ICC2 ⁽³⁾	Standby Current ($\overline{R} = \overline{W} = \overline{RS} = \overline{FL}/\overline{RT} = V_{IH}$)		8	12		12	25	mA
Icc3 ⁽³⁾	Power Down Current (All Input = Vcc - 0.2V)			2	-	_	4	mA

5.25

NOTES:

- 1. Measurements with $0.4 \le Vin \le Vcc$.
- 2. R≥VIH, 0.4 ≤ VOUT ≤ VCC.
- 3. Icc measurements are made with $\overline{OE} = HIGH$.
- 4. Tested at f = 20MHz.
- 5. Tested at f = 15.3 MHz.

AC ELECTRICAL CHARACTERISTICS — IDT72021(1)

(Commercial: $Vcc = 5.0V\pm10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5V\pm10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

			m'l	Mil.		Com'l		Mil.		Com'l & Mil.		
		7202	1L25	7202	1L30	72021L35		72021L40		72021L50		1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency		28.5	_	25	_	22.2		20		15	MHz
tRC	R Cycle Time	35	Γ	40		45	_	50	_	65	_	ns
tA	Access Time		25		30		35	_	40		50	ns
trr	R Recovery Time	10		10	_	10		10		15	_	ns
tRPW	R Pulse Width ⁽²⁾	25		30	_	35		40		50		ns
tRLZ	R Pulse LOW to Data Bus at Low-Z ⁽³⁾	5		5		5	_	5		10		ns
twLz	W Pulse HIGH to Data Bus at Low-Z ^(3,4)	5		5		5	-	5		5	 	ns
tov	Data Valid from R Pulse HIGH	5	_	5	_	5	_	5		5		ns
trhz	R Pulse HIGH to Data Bus at High-Z ⁽³⁾		18		20	_	20	_	25		30	ns
twc	W Cycle Time	35	_	40		45	_	50		65	-	ns
twpw	W Pulse Width ⁽²⁾	25	_	30	_	35		40		50		ns
twn	W Recovery Time	10		10	_	10		10		15		ns
tos	Data Set-up Time	15	_	18	_	18	_	20	_	30	_	ns
tон	Data Hold Time	0		0	_	0		0		5		ns
trsc	RS Cycle Time	35		40	_	45		50	_	65		ns
trs	RS Pulse Width ⁽²⁾	25		30		35	_	40		50	_	ns
trss	RS Set-up Time	25		30	_	35		40	_	50	_	ns
trsr	RS Recovery Time	10	_	10		10	_	10	_	15	_	ns
trtc	RT Cycle Time	35		40	_	45	_	50		65	_	ns
trt	RT Pulse Width ⁽²⁾	25		30	_	35	_	40		50	_	ns
trtr	RT Recovery Time	10		10	_	10	_	10	_	15	_	ns
tRSF1	RS to EF and AEF LOW		35	_	40		45	_	50	_	65	ns
tRSF2	RS to HF and FF HIGH	_	35		40		45		50	_	65	ns
tref	R LOW to EF LOW	_	25		30	_	30		35	_	45	ns
tRFF	R HIGH to FF HIGH		25	_	30		30		35		45	ns
tRPE	R Pulse Width After EF HIGH	25		30		35		40	_	50	_	ns
twer	W HIGH to EF HIGH	_	25		30		30		35		45	ns
twff	W LOW to EF LOW	_	25		30		30	_	35	_	45	ns
twHF	W LOW to HF LOW	_	35		40		45		50		65	ns
trhf	R HIGH to HF HIGH	_	35		40	_	45	_	50	_	65	ns
twpF	W Pulse Width after FF HIGH	25		30	_	35	_	40		50		ns
tRF	R HIGH to Transitioning AEF	_	35	_	40		45		50	_	65	ns
twr	W LOW to Transitioning AEF	_	35		40	_	45	_	50		65	ns
tOEHZ	OE HIGH to High-Z (Disable) ⁽³⁾	0	12	0	15	0	17	0	20	0	25	ns
tOELZ	OE LOW to Low-Z (Enable) ⁽³⁾	0	12	0	15	0	17	0	20	0	25	ns
tAOE	OE LOW Data Valid (Q0-Q8)	_	15		18	_	20	_	25	_	30	ns

NOTES:

- Timings referenced as in AC Test Conditions.
 Pulse widths less than minimum value are not allowed.
- 3. Values guaranteed by design, not currently tested.
 4. Only applies to read data flow-through mode.

AC ELECTRICAL CHARACTERISTICS — IDT72031, IDT72041(1)

(Commercial: $Vcc = 5.0V\pm10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5V\pm10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		C	om'l	M	il.	Com'i			
			1L35 1L35		31L40 11L40		31L50 41L50		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
fs	Shift Frequency		22.2		20	_	15	MHz	
tRC	R Cycle Time	45		50	_	65	_	ns	
tA	Access Time		35		40		50	ns	
trr	R Recovery Time	10		10		15	_	ns	
trpw	R Pulse Width ⁽²⁾	35	<u> </u>	40		50	_	ns	
tRLZ	R Pulse LOW to Data Bus at Low-Z(3)	5		5	_	10		ns	
twLz	W Pulse HIGH to Data Bus at Low-Z ^(3,4)	5		5		5		ns	
tov	Data Valid from R Pulse HIGH	5	_	5	_	5		ns	
trhz	R Pulse HIGH to Data Bus at High-Z ⁽³⁾		20		25		30	ns	
twc	W Cycle Time	45	_	50		65	_	ns	
twpw	W Pulse Width ⁽²⁾	35		40		50	_	ns	
twn	W Recovery Time	10		10	_	15	_	ns	
tDS	Data Set-up Time	18	T —	20		30		ns	
tDH	Data Hold Time	0		0		5		ns	
trsc	RS Cycle Time	45	T	50		65		ns	
trs	RS Pulse Width ⁽²⁾	35		40		50	_	ns	
trss	RS Set-up Time	35		40		50	T	ns	
trsr	RS Recovery Time	10	T —	10	_	15		ns	
trtc	RT Cycle Time	45	-	50	_	65		ns	
tRT	RT Pulse Width ⁽²⁾	35	<u> </u>	40	_	50		ns	
trtr	RT Recovery Time	10	<u> </u>	10	_	15		ns	
tRSF1	RS to EF and AEF LOW		45		50		65	ns	
tRSF2	RS to HF and FF HIGH	-	45		50		65	ns	
tREF	R LOW to EF LOW		30		35	<u> </u>	45	ns	
tRFF	R HIGH to FF HIGH		30		35		45	ns	
tRPE	R Pulse Width After EF HIGH	35	T	40		50		ns	
tweF	W HIGH to EF HIGH		30		35		45	ns	
twff	W LOW to EF LOW	_	30		35	-	45	ns	
twnF	W LOW to HF LOW		45	_	50		65	ns	
tRHF	R HIGH to HF HIGH		45	-	50	_	65	ns	
twpF	W Pulse Width after FF HIGH	35	1 -	40		50		ns	
trF	R HIGH to Transitioning AEF		45		50	_	65	ns	
twF	W LOW to Transitioning AEF		45	_	50	T	65	ns	
toenz	OE HIGH to High-Z (Disable)(3)	0	17	0	20	0	25	ns	
toelz	OE LOW to Low-Z (Enable) ⁽³⁾	0	17	0	20	0	25	ns	
tAOE	OE LOW Data Valid (Q0-Q8)		20	<u> </u>	25	<u> </u>	30	ns	

5.25

NOTES:

- 1. Timings referenced as in AC Test Conditions.
- 2. Pulse widths less than minimum value are not allowed.
- 3. Values guaranteed by design, not currently tested.
- 4. Only applies to read data flow-through mode.

2677 tbl 09

AC TEST CONDITIONS Input Pulse Levels

 Input Pulse Levels
 GND to 3.0V


 Input Rise/Fall Times
 5ns

 Input Timing Reference Levels
 1.5V

 Output Reference Levels
 1.5V

 Output Load
 See Figure 1

2677 tbl 10



or equivalent circuit
Figure 1. Output Load

^{*} Includes scope and jig capacitances.




Figure 2. Reset

NOTES:

- 1. EF, FF, HF, and AEF may change status during Reset, but flags will be valid at trsc.
- 2. \overline{W} and $\overline{R} = V_{IH}$ around the rising edge of \overline{RS} .




Figure 3. Asynchronous Write and Read Operation

NOTE:

1. Assume \overline{OE} is asserted LOW.




Figure 4. Full Flag From Last Write to First Read




Figure 5. Empty Flag From Last Read to First Write

1. Assume \overline{OE} is asserted LOW.




Figure 6. Retransmit




Figure 7. Empty Flag Timing
Figure 9. Almost-Empty/Almost-Full Flag and Half-Full Timings




Figure 8. Full Flag Timing




Figure 9. Almost-Empty/Almost-Full Flag and Half-Full Timings




Figure 10. Output Enable and Read Operation Timings




Figure 11. Expansion Out




Figure 12. Expansion In

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION

The IDT72021/031/041 is in the Single Device Configuration when the Expansion In (\overline{XI}) control input is grounded (see Figure 13).




Figure 13. Block Diagram of Single 1K/2K/4K x 9 FIFO

WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF, HF, and AEF) can be detected from any one

device. Figure 14 demonstrates an 18-bit word width by using two IDT72021/031/041 devices. Any word width can be attained by adding additional IDT72021/031/041s.




Figure 14. Block Diagram of 1K/2K/4K x 18 FIFO Memory Used in Width Expansion Configuration

NOTE:

1. Flag detection is accomplished by monitoring the FF, EF, HF and AEF signals on either (any) device used in the width expansion configuration. Do not connect any output signals together.

DEPTH EXPANSION (DAISY CHAIN) MODE

The IDT72021/031/041 can easily be adapted to applications when the requirements are for greater than 1K/2K/4K words. Figure 15 demonstrates Depth Expansion using three IDT72021/031/041s. Any depth can be attained by adding additional devices. The IDT72021/031/041 operates in the Depth Expansion configuration when the following conditions are met:

- The first device must be designed by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the HIGH state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 15.
- 4. External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 15.
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode. For additional information refer to Tech Note 9: "Cascading FIFOs or FIFO Modules".

COMPOUND EXPANSION MODE

The two expansion techniques described above can be applied together in a straight forward manner to achieve large FIFO arrays (see Figure 16).

BIDIRECTIONAL MODE

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT72021/031/041s as shown in Figure 17. Care must be taken to assure that the appropriate flag is monitored by each system (i.e., $\overline{\text{FF}}$ is monitored on the device where $\overline{\text{W}}$ is used; $\overline{\text{EF}}$ is monitored on the device where $\overline{\text{R}}$ is used). Both Depth Expansion and Width Expansion may be used in this mode.

DATA FLOW-THROUGH MODES

Two types of flow-through modes are permitted: a read flow-through and write flow-through mode. For the read flowthrough mode (Figure 18), the FIFO permits the reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (tWEF + tA) ns after the rising edge of \overline{W} , called the first write edge. It remains on the bus until the R line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after tRHz ns. The EF line would have a pulse showing temporary deassertion and then would be asserted. In the interval of time that \overline{R} was LOW. more words can be written to the FIFO (the subsequent writes after the first write edge will be deassert the Empty Flag); however, the same word (written on the first write edge), presented to the output bus as the read pointer, would not be incremented when R was LOW. On toggling R, the other words that are written to the FIFO will appear on the output bus as in the read cycle timings.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The \overline{R} line causes the \overline{FF} to be deasserted but the \overline{W} line, being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of \overline{W} , the new word is loaded in the FIFO. The \overline{W}

line must be toggled when \overline{FF} is not asserted to write new data in the FIFO and to increment the write pointer.

For additional information refer to Tech Note 8: "Operating FIFOs on Full and Empty Boundary Conditions" and Tech Note 6: "Designing with FIFOs".

TRUTH TABLES TABLE I—RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

		Inputs		Intern		Outputs			
Mode	RS	RT	ΧĪ	Read Pointer	Write Pointer	EF	FF	HF	AEF
Reset	0	X	0	Location Zero	Location Zero	0	1	1	0
Retransmit	1	0	0	Location Zero	Unchanged	X	Х	X	Х
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	Х	Х	Х

NOTE:

1. Pointer will increment if flag is HIGH.

2677 tbl 11

TABLE II—RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

		Inputs		Interr	al Status	Outputs		
Mode	RS	FL	XI	Read Pointer	Write Pointer	Ē	FF	
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Reset All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	X	(1)	Х	X	X	Х	

NOTE:

2677 tbl 12

1. \overline{X} is connected to \overline{XO} of previous device. See Figure 15. \overline{RS} = Reset Input $\overline{FL}/\overline{RT}$ = First Load/Retransmit, \overline{EF} = Empty Flag Output, \overline{FF} = Flag Full Output, \overline{XI} = Expansion Input, \overline{HF} = Half-Full Flag Output, \overline{AEF} = Almost Empty/Almost Full Flag.




Figure 15. Block Diagram of 3K/6K/12K x 9 FIFO Memory (Depth Expansion)

NOTE:

1. IDT only guarantees depth expansion with identical IDT part numbers and speed.




Figure 16. Compound FIFO Expansion

- 1. For depth expansion block see section od Depth Expansion and Figure 15.
- 2. For Flag detection see section on Width Expansion and Figure 14.




Figure 17. Bidirectional FIFO Mode




Figure 18. Read Data Flow-Through Mode

NOTE:

1. Assume OE is asserted LOW.





Figure 19. Write Data Flow-Through Mode

1. Assume OE is asserted LOW.

ORDERING INFORMATION



2677 drw 23



CMOS PARALLEL-SERIAL FIFO 2048 x 9, 4096 x 9

IDT72103 IDT72104

FEATURES:

- · 35ns parallel port access time, 45ns cycle time
- 50MHz serial input/output frequency
- Serial-to-parallel, parallel-to-serial, serial-to-serial, and parallel-to-parallel operations
- Expandable in both depth and width with no external components
- Flexishift™ Sets programmable serial word width from 4 bits to any width with no external components
- Multiple flags: Full, Almost-Full (Full-1/8), Full-Minus-One, Empty, Almost-Empty (Empty + 1/8), Empty-Plus One, and Half-Full
- Asynchronous and simultaneous read or write operations
- Dual-Port, zero fall-through time architecture
- Retransmit capability in single-device mode
- Packaged in 40-pin ceramic and plastic DIP, 44-pin PLCC
- Military product compliant to MIL-STD-883, Class B

APPLICATIONS:


- · High-speed data acquisition systems
- Local area network (LAN) buffer
- High-speed modem data buffer
- · Remote telemetry data buffer
- FAX raster video data buffer
- · Laser printer engine data buffer
- · High-speed parallel bus-to-bus communications
- · Magnetic media controllers
- Serial link buffer

DESCRIPTION:

The IDT72103/72104 are high-speed Parallel-Serial FIFOs to be used with high-performance systems for functions such as serial communications, laser printer engine control and local area networks.

A serial input, a serial output and two 9-bit parallel ports make four modes of data transfer possible: serial-to-parallel, parallel-to-serial, serial-to-serial, and parallel-to-parallel. The IDT72103/72104 are expandable in both depth and width for all of these operational configurations.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology,Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

DESCRIPTION (CONTINUED)


The IDT72103/72104 may be configured to handle serial word widths of four or greater using IDT's unique Flexishift feature. Flexishift allows serial width and depth expansion without external components. For example, you may configure a 4K x 24 FIFO using three IDT72104s in a serial width expansion configuration.


Seven flags are provided to signal memory status of the FIFO. The flags are FF (Full), \overline{AF} (7/8 full), $\overline{FF-1}$ (Full-minusone), \overline{EF} (Empty), \overline{AE} (1/8 full), $\overline{EF+1}$ (Empty-plus-one), and \overline{HF} (Half-full).

Read (\overline{R}) and Write (\overline{W}) control pins are provided for asynchronous and simultaneous operations. An output enable (\overline{OE}) control pin is available on the parallel output port for high-impedance control. The depth expansion control pins \overline{XO} and \overline{XI} are provided to allow cascading for deeper FIFOs.

The IDT72103/72104 are manufactured using IDT's CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883. Class B.

PIN CONFIGURATIONS





ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit			
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V			
Та	Operating Temperature	0 to +70	-55 to +125	°C			
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ပ္			
Тѕтс	Storage Temperature	-55 to +125	-65 to +155	°C			
lout	DC Output Current	50	50	mA			

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

c. Unit	Max.	Conditions	Parameter ⁽¹⁾	Symbol
pF	10	VIN = 0V	Input Capacitance	CIN
pF	12	Vout = 0V	Output Capacitance	Соит
	12	V001 = 0V	Odiput Capacitatice	IOTE:

1. This parameter is sampled and not 100% tested.

RECOMMENDED DC OPERATING CONDITIONS

ILCOM	NEINDED DC OF E	1141111	GCC	MDIII	CIAS
Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0	_		٧
VIH	Input High Voltage Military	2.2	_	_	٧
VIL ⁽¹⁾	Input Low Voltage	_	-	0.8	٧

NOTE:

2753 tbl 01

1. 1.5V undershoots are allowed for 10ns once per cycle.

2753 tbl 03

PIN DESCRIPTION

Symbol	Name	I/O	Description
Do-D8	Data Inputs Serial Input Word Width Select	I/O	In a parallel input configuration – data inputs for 9-bit wide data. In a serial input configuration – one of the nine output pins is used to select the serial input word width.
RS	Reset	1	When RS is set low, internal READ and WRITE pointers are set to the first location of the RAM array. EF, EF+1, AEF are all LOW after a reset, while FF, FF-1, HF are HIGH after a reset.
W	Write		A parallel word write cycle is initiated on the falling edge of Wif the FF is high. When the FIFO is full, FF will go low inhibiting further write operations to prevent data overflow. In a serial input configuration, data bits are clocked into the input shift register and the write pointer does not advance until a full parallel word is assembled. One of the pins, Di, is connected to W and advances the write pointer every i-th serial input clock.
Ř	Read	Î	A read cycle is initiated on the falling edge of \overline{R} if the \overline{EF} is HIGH. After all the data from the FIFO has been read \overline{EF} will go LOW inhibiting further read operations. In a serial output configuration, a data word is read from memory into the output shift register. One of the pins, Qj, is connected to \overline{R} and advances the read pointer every j-th serial output clock.
FL/RT	First Load/ Retransmit	I	This is a dual-purpose pin. In multiple-device mode, FL/RT is grounded to indicate the first device loaded. In single-device mode, FL/RT acts as the retransmit input. Single-device mode is initiated by grounding the XI pin.
XI	Expansion In		In single-device mode, XI is grounded.In depth expansion or daisy chain mode, XI is connected to the XO pin of the previous device.
OE	Output Enable		When OE is LOW, both parallel and serial outputs are enabled. When OE is HIGH, the parallel output buffers are placed in a high-impedance state.
Q0-Q8	Data Outputs / Serial Output Word Width Select	0	In a parallel output configuration - data outputs for 9-bit wide data. In a serial output configuration - one of nine output pins used to select the serial output word width.
FF	Full Flag	0	FF is asserted LOW when the FIFO is full and further write operations are inhibited. When the FF is HIGH, the FIFO is not full and data can be written into the FIFO.
FF-1	Full-1 Flag	0	FF-1 goes LOW when the FIFO memory array is one word away from being full. It will remain LOW when every memory location is filled.

2753 tbl 04

PIN DESCRIPTION (Continued)

Symbol	Name	1/0	Description
XO/HF	Expansion Out/ Half-Full Flag	0	$\overline{\text{HF}}$ is LOW when the FIFO is more than half-full in the single device or width expansion modes. The $\overline{\text{HF}}$ will remain LOW until the difference between the write and read pointers is less than or equal to one-half of the FIFO memory. In depth expansion mode, a pulse is written from $\overline{\text{XO}}$ to $\overline{\text{XI}}$ of the next device when the last location in the FIFO is filled. Another pulse is sent from $\overline{\text{XO}}$ to $\overline{\text{XI}}$ of the next device when the last FIFO location is read.
ĀĒĒ	Almost-Empty/ Almost-Full Flag	0	When AEF is LOW, the FIFO is empty to 1/8 full or 7/8 full to completely full. If AEF is HIGH, then the FIFO is greater than 1/8 full, but less than 7/8 full.
EF+1	Empty+1 Flag	0	EF+ 1 is LOW when there is zero or one word word in the FIFO memory array.
Ē	Empty Flag	0	EF goes LOW when the FIFO is empty and further read operations are inhibited. FF is HIGH when the FIFO is not empty and data reads are permitted.
SI	Serial Input	1	Data input for serial data.
so	Serial Output	0	Data output for serial data.
SICP	Serial Input Clock	1	This pin is the serial input clock. On the rising edge of the SICP signal, new serial data bits are read into the serial input shift register.
SOCP	Serial Output Clock	1	This pin is the serial output clock. On the rising edge of the SOCP signal, new serial data bits are read from the serial output shift register.
SIX	Serial Input Expansion		SIX controls the serial input expansion for word widths greater than 9 bits. In a serial input configuration, the SIX pin of the least significant device is tied HIGH. The SIX pin of all other devices is connected to the Da pin of the previous device. In parallel input configurations or serial input configurations of 9 bits or less, SIX is tied HIGH.
SOX	Serial Output Expansion	1	SOX controls the serial output expansion for word widths greater than 9 bits. In a serial output configuration, the SOX pin of the least significant device is tied HIGH. The SOX pin of all other devices is connected to the Q8 pin of the previous device. In parallel output configurations or serial output configurations of 9 bits or less, SOX is tied HIGH.
SI/PI	Serial/Parallel Input	I ,	When this pin is HIGH, the FIFO is in a parallel input configuration and accepts input data through Do-Da. When \overline{SI}/PI is LOW, the FIFO is in a serial input configuration and data is input through SI.
SO/PO	Serial/Parallel Output	1	When this pin is HIGH, the FIFO is in a parallel output configuration and sends output data through Qo-Qa. When $\overline{\text{SO}}/\text{PO}$ is LOW the FIFO is in a serial output configuration and data is input through SO.
GND	Ground		One ground pin for the DIP package and five ground pins for the LCC/PLCC packages.
Vcc	Power		One + 5V power pin.

2753 tbl 05

5

2753 tbl 06

DC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5.0V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5.0V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

			T72103/721 Commercia ta = 35, 50n:	ĺ	IDT72103/72104 Military ta = 40, 50ns				
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	
lıL ⁽¹⁾	Input Leakage Current (Any Input)	– 1	_	1	-10	_	10	μА	
loL ⁽²⁾	Output Leakage Current	-10		10	-10	_	10	μА	
Vон	Output Logic "1" Voltage, IOUT = -2mA ⁽⁴⁾	2.4	_		2.4		-	V	
VoL	Output Logic "0" Voltage, IOUT = 8mA ⁽⁵⁾		_	0.4	_	_	0.4	V	
Icc1 ⁽³⁾	Average Vcc Power Supply Current	_	90	140		100	160	mA	
ICC2 ⁽³⁾	Average Standby Current (R = W = RS = FL/RT = VIH) (SOCP = SICP = VIL)	_	8	12	-	12	25	mA	
Icc3(L)(3,6)	Power Down Current			2			4	mA	


NOTES:

- Measurements with 0.4 ≤ Vin ≤ Vcc.
- 2. R≥VIH, SOCP ≤VIL, 0.4 ≤ VOUT ≤ VCC.
- 3. Icc measurements are made with outputs open.
- 4. For SO, lout = -8mA.
- 5. For SO, louτ =16mA.
- 6. SOCP = SICP ≤ 0.2V; other Inputs = Vcc -0.2V.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2753 tbl 07



or equivalent circuit

Figure 1. Ouput Load

*Including jig and scope capacitances

AC ELECTRICAL CHARACTERISTICS

(Commercial: $VCC = 5.0V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $VCC = 5.0V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		Comn	nercial	Mili	tary	Mil. and	d Com'l.		1 [
			103L35 104L35	IDT721 IDT721			103L50 104L50		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
fs	Parallel Shift Frequency		22.2	_	20	_	15	MHz	
fSOCP	Serial-Out Shift Frequency	T =	50		50		40	MHz	
fSICP	Serial-In Shift Frequency	T -	50	_	50		40	MHz	
PARALL	EL-OUTPUT MODE TIMINGS								
tA	Access Time	T	35	_	40		50	ns	4
trr	Read Recovery Time	10		10		15		ns	4
trpw	Read Pulse Width	35		40	<u> </u>	50		ns	4
trc	Read Cycle Time	45	_	50	_	65	_	ns	4
twLz	Write Pulse LOW to Data Bus at Low-Z(1)	5		5		15		ns	15
truz	Read Pulse LOW to Data Bus at Low-Z(1)	5		5		10	_	ns	4
trhz	Read Pulse HIGH to Data Bus at High-Z ⁽¹⁾		20		25		30	ns	4
tDV	Data Valid from Read Pulse HIGH	5		5		5		ns	4
PARALL	EL-INPUT MODE TIMINGS		,						
tDS	Data Set-up Time	18	<u> </u>	20	_	30		ns	3
tDH	Data Hold Time	0		0		5		ns	3
twc	Write Cycle Time	45		50		65	_	ns	3
twpw	Write Pulse Width	35		40		50	_	ns	3
twn	Write Recovery Time	10		10		15		ns	3
RESET									
trsc	Reset Cycle Time	45		50		65		ns	2,18
trs	Reset Pulse Width	35		40		50		ns	2,18
trss	Reset Set-up Time	35		40		50		ns	2,18
trsr	Reset Recovery Time	10	<u></u>	10	<u>L-</u>	15		ns	2,17,18
RESET	TO FLAG TIMINGS								
tRSF1	Reset to EF, AEF, and EF+1 LOW		45		50		65	ns	2
tRSF2	Reset to HF, FF, and FF-1 LOW		45	<u> </u>	50		65	ns	2
RESET	O OUTPUT TIMINGS - SERIAL MODE ONLY								,
trsql.	Reset Going LOW to Q0-8 LOW	20		20		- 35		ns	18
trsqh	Reset Going HIGH to Qo-8 HIGH	20		20		35		ns	18
trsdl	Reset Going LOW to Do-8 LOW	20	<u> </u>	20	<u> </u>	35	L <u>–</u> _	ns	17
RETRAN	ISMIT TIMINGS								
trtc	Retransmit Cycle Time	45		50		65		ns	5
trt	Retransmit Pulse Width	35		40		50		ns	5
trts	Retransmit Set-up Time	35		40	<u> </u>	50		ns	5
trtr	Retransmit Recovery Time	10		10	<u> </u>	15		ns	5
tRTF	Retransmit to Flags		35	$\perp = -$	40		50	ns	5
	EL MODE FLAG TIMINGS			,			 		
tref	Read LOW to EF LOW	 	30	<u> </u>	35		45	ns	6
trf	Read HIGH to FF HIGH		30		35		45	ns	7
trF	Read HIGH to Transitioning HF, AEF and FF-1	<u> </u>	45	<u> </u>	50		65	ns	8,9,10
tre	Read LOW to EF+1 LOW	 -	45		45		65	ns	11
tRPE	Read Pulse Width after EF HIGH	35		40		50		ns	15
tWEF	Write HIGH to EF HIGH	 _	30	<u> </u>	35		45	ns	6
twff	Write LOW to FF LOW	 	30	<u> </u>	35	<u> </u>	45	ns	7
twr	Write LOW to Transitioning HF, AEF and FF-1	 -	45	<u> </u>	50	<u> </u>	65	ns	8,9,10
twE	Write HIGH to EF+1 HIGH		45	L=_	50		65	ns	11
tWPF	Write Pulse Width after FF HIGH	35		40		50		ns	16

NOTE:

1. Values guaranteed by design, not tested.

AC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5.0V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5.0V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

Common	T.		nercial		tary		Mil. and Com'l.		
			103L35		103L40		103L50		
		IDT72	104L35	IDT721	104L40	IDT72	104L50		Timing
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
	EXPANSION MODE TIMINGS				,				
txoL	Read/Write to XO LOW		35	<u> </u>	40		50	ns	13
txon	Read/Write to XO HIGH		35		40		50	ns	13
txı	XI Pulse Width	35		40		50		ns	14
txir	XI Recovery Time	10		10		10		ns	14
txis	XI Set-up Time	15	<u> </u>	15	<u> </u>	15		ns	14
	INPUT MODE TIMINGS				, 				
ts2	Serial Data In Set-up Time to SICP Rising Edge	12		12		15		ns	19
tH2	Serial Data In Hold Time to SICP Rising Edge	0		0		0		ns	19
ts3	SIX Set-up Time to SICP Rising Edge	5		5		5		ns	19
ts4	W Set-up Time to SICP Rising Edge	5		5		5		ns	19
tH4	W Hold Time to SICP Rising Edge	7		7		7		ns	19
tsicw	Serial In Clock Width High/Low	8		8		10		ns	19
tS5	SI/PI Set-up Time to SICP Rising Edge	35		40		50		ns	19
SERIAL-	OUTPUT MODE TIMINGS								
tse	SO/PO Set-up Time to SOCP Rising Edge	35		40	_	50		ns	20
ts7	SOX Set-up Time to SOCP Rising Edge	5		5		5		ns	20
ts8	R Set-up Time to SOCP Rising Edge	5		5		5		ns	20
tH8	R Hold Time to SOCP Rising Edge	7		7	L <u> </u>	7	L -	ns	20
tsocw	Serial Out Clock Width HIGH/LOW	8		8	_	10	_	ns	20
SERIAL	MODE RECOVERY TIMINGS								
tREFSO	Recovery Time SOCP after EF Goes HIGH	35		40	_	80		ns	22
trffsi	Recovery Time SICP after FF Goes HIGH	15		15		15		ns	23
SERIAL	MODE FLAG TIMINGS								
tsocef	SOCP Rising Edge (Bit 0- Last Word) to EF LOW	_	20		25	_	25	ns	22
tsocff	SOCP Rising Edge (Bit 0- First Word) to FF HIGH		30		35		40	ns	24
tsocr	SOCP Rising Edge to FF-1, HF, AEF HIGH		30		35		40	ns	24,26
tsocr	SOCP Rising Edge to AEF, EF, EF+1 LOW		30	T	35		40	ns	22,26
tsicef	SICP Rising Edge (Last Bit-First Word) to EF HIGH		45	_	50		65	ns	21
tsicff	SICP Rising Edge (Bit 1-Last Word) to FF LOW		30		35		40	ns	23
tsicF	SICP Rising Edge to EF+1, AEF HIGH		45		50		65	ns	21,25
tsicf	SICP Rising Edge to FF-1, HF, AEF HIGH		45		. 50		65	ns	23,25
SERIAL-	INPUT MODE TIMINGS								
tPD1	SICP Rising Edge to D ⁽¹⁾	5	17	5	17	5	20	ns	17,19
SERIAL-	OUTPUT MODE TIMINGS								
tPD2	SOCP Rising Edge to Q ⁽¹⁾	5	17	5	17	5	20	ns	20
tsonz	SOCP Rising Edge to SO at High-Z ⁽¹⁾	5	16	5	16	5	16	ns	20
tsolz	SOCP Rising Edge to SO at Low-Z ⁽¹⁾	5	22	5	22	5	22	ns	20
tsopd	SOCP Rising Edge to Valid Data on SO		18	-	18	_	18	ns	20
OUTPUT	ENABLE/DISABLE TIMINGS								
toehz	Output Enable to High-Z (Disable) ⁽¹⁾		16		16	Γ-	16	ns	12
tOELZ	Output Enable to Low-Z (Enable) ⁽¹⁾	5	-	5	-	5	-	ns	12
tAOE	Output Enable to Data Valid (Qo-8)	_	20	T =	20		22	ns	12

NOTE:

2753 tbl 09

^{1.} Values guaranteed by design, not tested.

GENERAL SIGNAL DESCRIPTION

INPUTS:

Data Inputs (Do-D8)

The parallel-in mode is selected by connecting the \overline{SI}/PI pin to Vcc. Do-Da are the data input lines.

The serial-input mode is selected by grounding the SI/PI pin. The Do-D8 lines are control output pins used to program the serial word width.

Reset (RS)

Reset is accomplished whenever the $\overline{\rm RS}$ input is taken to a low state. Both internal read and write pointers are set to the first location during reset. A reset is required after power up before a write operation can take place. Both Read $(\overline{\rm R})$ and Write $(\overline{\rm W})$ inputs must be HIGH during reset.

Write (W)

A write cycle is initiated on the falling edge of \overline{W} provided the Full Flag (\overline{FF}) is not asserted. Data set-up and hold times must be met with respect to the rising edge of \overline{W} . Data is stored in the RAM array sequentially and independently of any on going read operation.

When the FIFO is full, the FF will go LOW inhibiting further write operations to prevent data overflow. After a valid read operation is completed, the FF will go HIGH after the allowing a valid write to begin.

Read (R)

A read cycle is initiated on the falling edge of \overline{R} , provided the \overline{EF} is not set. Data is accessed on a first-in/first out basis independent of any on going write operations. After \overline{R} goes HIGH, the Data Outputs (Qo-Qs) go to a high-impedance condition until the next read operation. When all the data has been read from the FIFO, the \overline{EF} will go LOW, and Qo-Qs will go to a high-impedance state inhibiting further read operations. After the completion of a valid write operation, the \overline{EF} will go HIGH after twef allowing a valid read to begin.

First Load/Retransmit (FL/RT)

In the depth-expansion mode, the FL/RT pin is grounded to indicate that it is the first device loaded. In the single-device mode, the FL/RT pin acts as the retransmit input. The single-device mode is initiated by grounding the Expansion-In (XI) pin.

The IDT72103/72104 can be made to retransmit data when the \overline{RT} input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. During retransmit, \overline{R} and \overline{W} must be set HIGH and the \overline{FF} will be affected depending on the relative locations of the read and write pointers. This feature is useful when less than 2048/4096 writes are performed between resets. The retransmit feature is not available in the depth

expansion mode.

Expansion In (\overline{XI})

The \overline{XI} pin is grounded to indicate an operation in the the single-device mode. In the depth expansion or daisy-chain mode, the \overline{XI} pin is connected to the \overline{XO} pin of the previous device.

Output Enable (OE)

When \overline{OE} is HÌGH, the parallel output buffers are tristated. When \overline{OE} is LOW, both parallel and serial outputs are enabled.

Serial Input (SI)

Serial data is read into the serial input register via the SI pin. In both depth and serial width expansion modes, the serial-input signals of the different FIFOs in the expansion array are connected together.

Serial Input Clock (SICP)

Serial data is read into the serial input register on the rising edge of the SICP signal. In both depth and serial width expansion modes, the SICP signals of the different FIFOs in the expansion array are connected together.

Serial Output Clock (SOCP)

New serial data bits are read from the serial output register on the rising edge of the SOCP signal. In both depth and serial width expansion modes, the SOCP signals of the different FIFOs in the expansion array are connected together.

Serial Input Expansion (SIX)

The SIX pin is tied HIGH for single-device serial or parallel input operation. In a serial input configuration, the SIX pin of the least significant device is tied HIGH. The SIX pin of all other devices is connected to the D8 pin of the previous device.

Serial Output Expansion (SOX)

The SOX pin is tied HIGH for single-device serial or parallel output operation. In a serial output configuration, the SOX pin of the least significant device is tied HIGH. The SOX pin of all other devices is connected to the Qs pin of the previous device.

Serial/Parallel Input (SI/PI)

The $\overline{\text{SI}}/\text{PI}$ pin programs whether the IDT72103/72104 accepts parallel or serial data as input. When this pin is LOW, the FIFO expects serial data and the Do-Ds pins become output pins used to program the write signal and the serial input word width. For instance, connecting Ds to $\overline{\text{W}}$ will program a serial word width of 9 bits; connecting D7 to $\overline{\text{W}}$ will program a serial word width of 8 bits and so on.

Serial/Parallel Output (SO/PO)

The SO/PO pin programs whether the IDT72103/72104 outputs parallel or serial data. When this pin is LOW, the FIFO expects serial data and the Qo-Qa pins output signals used to

OUTPUTS:

Data Outputs (Q0-Q8)

Data outputs for 9-bit wide data. These output lines are in a high-impedance condition whenever \overline{R} is in a high state. The serial output mode is selected by grounding the \overline{SO}/PO pin. The Qo-Qs lines are control pins used to program the serial word width.

program the read signal and the serial output word width.

Serial Output (SO)

Serial data is output on the SO pin. In both depth and serial width expansion modes the serial output signals of the different FIFOs in the expansion array are connected together. Following reset, SO is tristated until the first rising edge of the Serial Out Clock (SOCP) signal. Data is clocked out least significant bit first. In the serial width expansion mode, SO is tristated again after the ninth bit is output.

Full Flag (FF)

FF is asserted LOW when the FIFO is full. When the FIFO is full, the internal write pointer will not be incremented by any additional write pulses.

Full Flag - Serial In Mode

When the FIFO is loaded serially, the Serial In Clock (SICP) asserts the FF. On the second rising edge of the SICP for the last word in the FIFO, the FF will assert LOW, and it will remain asserted until the next read operation. Note that when the FF is asserted, the last SICP for that word will have to be stretched as shown in Figure 23.

Full Flag - Parallel-In Mode

When the FIFO is in the Parallel-In mode, the falling edge of \overline{W} asserts the \overline{FF} (LOW). The \overline{FF} is then de-asserted (HIGH) by subsequent read operations - either serial or parallel.

Full-Minus - One Flag (FF-1)

The FF-1 flag is asserted low when the FIFO is one word away from being full. It will remain asserted when the FIFO is full.

Expansion Out/Half-Full Flag (XO/HF)

In the single-device mode, the $\overline{XO/HF}$ pin operates as a \overline{HF} pin when the \overline{XI} pin is grounded. After half of the memory is filled, the \overline{HF} will be set to LOW at the falling edge of the next write operation. It will remain set until the difference between the write pointer and read pointer is less than or equal to one-half of the FIFO total memory. The \overline{HF} is then reset by the rising edge of the read operation.

In the multiple-device mode, the \overline{XI} pin is connected to the \overline{XO} pin of the previous device. The \overline{XO} pin signals a pulse to the next device when the previous device reaches the best location of memory in the daisy chain configuration.

Almost-Empty or Almost-Full Flag (AEF)

The AEF asserts LOW if there are 0-255 or 1793-2048 bytes in the IDT72103, 2K x 9 FIFO. The AEF asserts LOW if there are 0-511 or 3585-4096 bytes in the IDT72104, 4K x 9 FIFO.

Empty-Plus-One Flag (EF+1)

In the parallel-output mode, the EF+1 flag is asserted LOW when there is one word or less in the FIFO. It will remain LOW when the FIFO is empty.

In the serial-output mode, the EF+1 flag operates as an EF+2 flag. It goes LOW when the second to the last word is read from the RAM array and is ready to be shifted out.

Empty Flag (EF) - Parallel-Out Mode

When the FIFO is in the parallel out mode and there is only one word in the FIFO, the falling edge of the \overline{R} line will cause the \overline{EF} line to be asserted LOW. This is shown in Figure 6. The \overline{EF} is then de-asserted HIGH by either the rising edge of \overline{W} or the rising edge of SICP, as shown in Figure 6.

Empty Flag — Serial-Out Mode

The use of the $\overline{\text{EF}}$ is important for proper serial-out operation when the FIFO is almost empty. The $\overline{\text{EF}}$ flag is asserted LOW after the first bit of the last word is shifted out. This is shown in Figure 22.

TABLE 1 — STATUS FLAGS

TABLE 1 - STATUS LAGS									
Num Words IDT72103	FF	FF-1	ĀĒĒ	ΗF	(1) EF+1	酢			
0	0	Н	Н	L	Н	L	L		
1	1	Н	Н	L	Н	L	Н		
2-255	2-511	Н	Н	L	Н	Н	Н		
256-1024	512-2048	Н	Н	Н	H	Н	Н		
1025-1792	2049-3584	Н	Н	Н	L	Н	Н		
1793-2046	3585-4094	Н	Н	L.	L.	Н	Н		
2047	4095	Н	L	L	L	Н	Н		
2048	4096	L	L	L	L	Н	Н		

NOTE:

1. EF+1 acts as EF+2 in the serial out mode.

2753 tbl 10

9

5

5.26

PARALLEL TIMINGS:




Figure 2. Reset




Figure 3. Write Operation in Parallel Data In Mode

Figure 4. Read Operation in Parallel Data Out Mode






Figure 5. Retransmit



- 1. Data is valid on this edge.
- 2. The Empty Flag is asserted by R in the Parallel-Out mode and is specified by tREF. The EF flag is deasserted by the rising edge of W.
- 3. First rising edge of Write after EF is set.

Figure 6. Empty Flag Timings in Parallel Out Mode



NOTE:

1. For the assertion time, twrf is used when data is written in the Parallel mode. The FF is de-asserted by the rising edge of R.

Figure 7. Full Flag Timings in Parallel-In Mode




Figure 8. Almost-Empty Flag Region

Figure 9. Almost-Full Flag Region




Figure 10. Half-Full and Full-minus-1 Flag Timings




Figure 11. Empty+1 Flag Timings




Figure 12. Output Enable Timings




Figure 13. Expansion-Out




Figure 14. Expansion-In




Figure 15. Read Data Flow-Through Mode






Figure 16. Write Data Flow-Through Mode





1. SICP should be in the steady LOW or HIGH during tRSS. The first LOW-HIGH (or HIGH-LOW) transition can begin after tRSR.






NOTE:


1. SOCP should be in the steady LOW or HIGH during tRSS. The first LOW-HIGH (or HIGH-LOW) transition can begin after tRSR.

igure 18. Reset Timings for Serial-Out Mode



- 1. For the stand alone mode, $n \ge 4$ and the input bits are numbered 0 to n-1.
- 2. For the recommended interconnections, Di is to be directly tied to W and the tS4 and tH4 requirements will be satisfied. For users that modify W externally, tS4 and tH4 requirements have to be met.
- 3. After SI/PI has been set up, it cannot be dynamically changed; it can only be changed after a reset operation.


Figure 19. Write Operation In Serial-In Mode



NOTES:


- 1. After SO/PO has been set up, it cannot be dynamically changed; it can only be changed after a reset operation.
- 2. For single device: Read out the last bit after EF is asserted.
 - For Serial Width Expansion mode: Read out the last bit of the current memory location from the active device.
- 3. For single device: The operation starts after Reset.
 - For Serial Width Expansion mode: Read the first bit of the current memory location from the active device.

Figure 20. Read Operation In Serial-Out Mode



- 1. Parallel Read shown for reference only. Can also use serial output mode.
- 2. The Empty Flag is de-asserted after the N-1 rising edge of SICP of the first serial-in word. In the Serial-Out mode, a new read operation can begin tREFSO after EF goes HIGH. In the Parallel-Out mode, a new read operation can occur immedately after FF goes HIGH.
- 3. The EF+1 Flag is de-asserted after the N-1 rising edge of SICP of the second serial-in word.


Figure 21. Empty Flag and Empty+1 Flag De-assertion in the Serial-In Mode



NOTES:


- 1. Parallel write shown for reference only. Can also use serial input mode.
- The Empty Flag (EF) is asserted in Serial-Out mode by using the tSOCEF parameter. This parameter is measured in the worst case condition from
 the rising edge of the SOCP used to clock data bit 0. Whenever EF goes LOW, there is only one word to be shifted out. In the Parallel-In mode, the
 EF flag is de-asserted by the rising edge of W. In the Serial-In mode, the EF flag is de-asserted by the rising edge of W.
- 3. First Write rising edge after EF is set.
- 4. Once EF has gone LOW and the last bit of the final word has been shifted out, SOCP should not be clocked until EF goes HIGH.

Figure 22. Empty Flag and Empty+1 Flag Assertion in the Serial-Out Mode (FIFO Being Emptied)



- The Full Flag is asserted in the Serial-In mode by using the tSICFF parameter. This parameter is measured in the worst case condition from the rising edge of SICP following a (tPD1+tWFF) delay from the first SICP rising edge of the last word.
- 2. First Read rising edge after FF is set.
- 3. After FF goes LOW and the last bit of the final word has been clocked in, SICP should not be clocked until FF goes HIGH.

Figure 23. Full Flag and Full-1 Flag Assertion in the Serial-In Mode (FIFO Being Filled)



NOTES:

- 1. The FIFO is full and a new read sequence is started.
- On the first rising edge of SOCP, the FF is de-asserted. In the Serial-In mode, a new write operation can begin following tRFFS1 after FF, goes HIGH. In the Parallel-In mode, a new write operation can occur immediately after FF goes HIGH.
- 3. The FF-1 flag is de-asserted after the first SOCP of the second serial word.

Figure 24. Full Flag and Full-1 Flag De-assertion in the Serial-Out Mode




Figure 25. Half-Full, Almost-Full and Almost-Empty Timings for Serial-In Mode




Figure 26. Half-Full, Almost-Full and Almost-Empty Timings for Serial-Out Mode

5

OPERATING DESCRIPTION

PARALLEL OPERATING MODES:

Parallel Data Input

By setting SI/PI HIGH, data is written into the FIFO in parallel through the D0-D8 input data lines.

Parallel Data Output

By setting SO/PO HIGH, the parallel-out mode is chosen. In the parallel-out mode, as shown in Figure 4, data is available tA after the falling edge of R and the output bus Q goes into high-impedance after R goes HIGH.

Alternately, the user can access the FIFO by keeping R LOW and enabling data on the bus by asserting OE. When R is LOW, the OE is HIGH and the output bus is tri-stated. When R is HIGH, the output bus is disabled irrespective of OE. The enable and disable timings for OE are shown in Figure 12.

Single Device Mode

A single IDT172103/72104 may be used when application requirements are for 2048/4096 words or less. The IDT72103/72104 is in the Single Device Configuration when the Expansion In (XI) control input is grounded (See Figure 27). In this mode, the HF/XO is used as a Half-Full flag.

Width Expansion Mode

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags can be detected from any one of the connected devices. Figure 28 demonstrates an 18-bit word width by using two IDT72103/72104s. Any word width can be attained by adding additional IDT72103/72104.




Figure 27. Block Diagram of Single 2048 x 9/4096 x 9 FIFO in Parallel Mode

5.26 19

INPUT CONFIGURATION TABLE

		Serial Input						
	∮		Width Expansion					
Pin	Parallel Input	Single Device	Least Significant Device	All Other Devices	Most Significant Device			
SI/PI	HIGH .	LOW	LOW	LOW	LOW			
SI	HIGH or LOW	Input Data	Input Data	Input Data	Input Data			
SICP	HIGH or LOW	Input Clock	Input Clock	Input Clock	Input Clock			
SIX	HIGH	HIGH	HIGH	D ₈ of next least significant device	Ds of next least significant device			
W	Write Control	Di	Di of most significant device	Di of most significant device	Di of most significant device			
Do-Da	Input Data	No connect except Di	No connect except D	No connect except D	No connect except Di			
Di ⁽¹⁾		<u>w</u>	_	_	W of all devices			
D ₈	-	_	SIX of next most significant device	SIX of next most significant device	_			

NOTE:

0750 4144

OUTPUT CONFIGURATION TABLE

	} \	Serial Output						
	J [Width Expansion					
Pin	Parallel Output	Single Device	Least Significant Device	All Other Devices	Most Significant Device			
SO/PO	HIGH	LOW	LOW	LOW	LOW			
so		Output Data	Output Data	Output Data	Output Data			
SOCP	HIGH or LOW	Output Clock	Output Clock	Output Clock	Output Clock			
sox	HIGH	HIGH	HIGH	Qa of next least significant device	Q ₈ of next least significant device			
R	Read Control	Qi	Qi of most significant device	Qi of most significant device	Qi of most significant device			
Qo-Q8	Output Data	No connect except Di	No connect except Q	No connect except Os	No connect except Qi			
Qi ⁽¹⁾	_	R	-	_	R of all devices			
Q8	_	-	SOX of next most significant device	SOX of next most significant device	_			


NOTE:

2753 tb l 12

5.26

^{1.} Di refers to the most significant bit of the serial word. If multiple devices are width cascaded, Di is the most significant bit from the most significant device.

^{1.} Qi refers to the most significant bit of the serial word. If multiple devices are width cascaded, Qi is the rnost significant bit from the most significa



1. Flag detection is accomplished by monitoring all the flag signals of either (any) device used in the width expansion configuration. Do not connect any flag signals together.

Figure 28. Block Diagram of 2048 x 18/4096 x 18 FIFO Memory Used in Width Expansion in Parallel Mode

5

TRUTH TABLES

TABLE 2: RESET AND RETRANSMIT —

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION IN PARALLEL MODE

	Inputs ⁽²⁾		Internal Status ¹⁾		Outputs			
Mode	RS	FL	XI	Read Pointer	Write Pointer	AEF, EF	FF	HF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	Х	Х	Х
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	Х	Х

NOTES:


2753 tbl 13

- 1. Pointer will increment if appropriate flag is HIGH.
- 2. RS = Reset Input_FURT = First Load/Retransmit_F = Empty Flag Output_FF = Full Flag Output_XI = Expansion Input.

DEPTH EXPANSION (DAISY CHAIN) MODE

The IDT72103/4 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 29 demonstrates Depth Expansion using three IDT72103/4s. Any memory depth can be attained by adding additional IDT72103/4s. The IDT72103/4 operates in the Depth Expansion configuration when the following conditions are met:

- 1. The first device must be designated by grounding the First Load (FL) control input pin.
- 2. All other devices must have the FL pin in the high state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 29.
- External logic is needed to generate a composite
 Full Flag (FF) and Empty Flag (EF). This requires the
 OR-ing of all EFs and OR-ing of all FFs (i.e., all must be
 set to generate the correct composite FF or EF). See
 Figure 29.
- 5. The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion mode.




NOTE:

1. SI/PI and SO/PO pins are tied to VCC.

Figure 29. Block Diagram of 6,144 x 9/12,288 x 9-FIFO Memory, Depth Expansion in Parallel Mode

BIDIRECTIONAL MODE

Applications requiring data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT72103/4 as shown in Figure 30. Both Depth Expansion and Width Expansion may be used in this mode.




NOTE:

1. SI/PI and SO/PO pins are tied to VCC.

Figure 30. Bidirectional FIFO Mode

COMPOUND EXPANSION MODE

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 31).



NOTE:

- 1. SI/PI and SO/PO pins are tied to VCC.
- 2. For depth expansion block see DEPTH EXPANSION Section and Figure 29.
- 3. For Flag Detection see WIDTH EXPANSION SECTION and Figure 28.

Figure 31. Compound FIFO Expansion

5.26 23

TABLE 3: RESET AND FIRST LOAD TRUTH TABLE — DEPTH EXPANSION/COMPOUND EXPANSION MODE

1		Inputs ⁽²⁾		Interna	al Status	Outputs		
Mode_	RS	FL	XI	Read Pointer	Write Pointer	EF	FF	
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Retransmit all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	X	(1)	Х	Х	Х	Х	

5.26

NOTES:

1. XI is connected to XO of previous device.

2. RS = Reset Input, FL/RI = First Load/Retransmit EF = Empty Flag Ouput FE = Full Flag Output XI = Expansion Input.

2753 tbl 14

SERIAL OPERATING MODES:

Serial Data Input

The Serial Input mode is selected by grounding the SI/PI line. The D0-8 lines are then outputs which are used to program the width of the serial word. They are taps off a digital delay line which are meant for connection to the W input. For instance, connecting D6 to W will program a serial word width of 7 bits, connecting D7 to W will program a serial word width of 8 bits and so on.

By programming the serial word width, an economy of clock cycles is achieved. As an example, if the word width is 6 bits, then on every 6th clock cycle the serial data register is written in parallel into the FIFO RAM array. Thus, the possible clock cycles for an extra 3 bits of width in the RAM array are not required.

The SIX signal is used for Serial-In Expansion. When the serial word width is 9 or less, the SIX input must be tied HIGH. When more than 9 bits of serial word width is required, more than one device is required. The SIX input of the least significant device must be tied HIGH. The D8 pin of the least significant device must be tied to SIX of the next significant device. In other words, the SIX input of the most significant and intermediate devices must always be connected to the D8 of the next least significant device.

Figure 32 shows the relationship of the SIX, SICP and D0-8 lines. In the stand alone case (Figure 32), on the first LOW-to-HIGH of SICP, the D1-8 lines go LOW and the D0 line remains HIGH. On the next SICP clock edge, the D1 goes HIGH, then D2 and so on. This continues until the D line, which is connected to W, goes HIGH. On the next clock cycle, after W is HIGH, all of the D lines go LOW again and a new serial word input starts.

In the cascaded case, the first LOW-to-HIGH SICP clock edge for a serial word will cause all timed outputs (D) to go LOW except for D0 of the least significant device. The D outputs of the least significant device will go high on consecutive clock cycles until D8. When D8 goes HIGH, the SIX of the next device goes HIGH. On the next cycle after the SIX input is brought HIGH, the D0 goes HIGH; then on the next cycle D1 and so on. A Di output from the most significant device is issued to create the W for all cascaded devices.

The minimum serial word width is 4 bits and the maximum is virtually unlimited.

When in the Serial mode, the Least Significant Bit of a serial stream is shifted in first. If the FIFO output is in the Parallel mode, the first serial bit will come out on Q0. The second bit shifted in is on Q1 and so on.

In the Serial Cascade mode, the serial input (SI) pins must be connected together. Each of the devices then receives serial information together and uses the SIX and D0-8 lines to determine whether to store it or not.

The example shown in Figure 34 shows the interconnections for a serializing FIFO that transfers data to the internal RAM in 16-bit quantities (i.e. every 16 SICP cycles). This corresponds to incrementing the write pointer every 16 SICP cycles.

Once W goes HIGH with the last serial bit in, SICP should not be clocked again until FF goes HIGH.

SINGLE DEVICE SERIAL INPUT CONFIGURATION







Figure 32. Serial-In Mode Where 8-Bit Parallel Output Data is Read



SERIAL INPUT WIDTH EXPANSION



SERIAL INPUT WITH DEPTH EXPANSION




NOTE:

1. All SI/PI pins are tied to GND and SO/PO pins are tied to VCC. OE is tied LOW. For FF and EF connections see Figure 29.

Figure 35. An 8K x 8 Serial-In, Parallel-Out FIFO

SERIAL INPUT WITH WIDTH AND DEPTH EXPANSION



NOTE:

1. All SI/PI pins are tied to GND. SO/PO pins are tied to VCC. For FL/RT, FF and EF connections see Figure 29.

Figure 36. An 8K x 24 Serial-In, Parallel-Out FIFO Using Six IDT72104s

5.26

SERIAL DATA OUTPUT

The Serial Output mode is selected by setting the SO/PO line LOW. When in the Serial-Out mode, one of the Q1-8 lines should be used to control the R signal. In the Serial-Out mode, the Q0-8 are taps off a digital delay line. By selecting one of these taps and connecting it to R, the width of the serial word to be read and shifted is programmed. For instance, if the Q5 line is connected to the R input, on every sixth clock cycle a new word is read from the FIFO RAM array and begins to be shifted out. The serial word is shifted out Least Significant Bit first. If the input mode of the FIFO is parallel, the information that was written into the D0 bit will come out as the first bit of the serial word. The second bit of the serial stream will be the D1 bit and so on.

In the stand alone case, the SOX line is tied HIGH and not used. On the first LOW-to-HIGH of the SOCP clock, all of the Q outputs except for Q0 go LOW and a new serial word is started. On the next clock cycle, Q1 will go HIGH, Q2 on the next clock cycle and so on, as shown in Figure 37. This continues until the Q line, which is connected to R, goes HIGH at which point all of the Q lines go LOW on the next clock and a new word is started.


In the cascaded case, word width of more than 9 bits can

be achieved by using more than one device. By tying the SOX line of the least significant device HIGH and the SOX of the subsequent devices to Q8 of the previous device, a cascaded serial word is achieved. On the first LOW-to-HIGH clock edge of SOCP, all the Q lines go low except for Q0. Just as in the stand alone case, on each consecutive clock cycle, each Q line goes HIGH in the order of least to most significant. When Q8 (which is connected to the SOX input of the next device) goes HIGH, the D0 of that device goes HIGH, thus cascading from one device to the next. The Q line of the most significant device, which programs the serial word width, is connected to all R inputs.

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is tri-stated, only the device which is currently shifting out is enabled and driving the 1-bit bus.

Figure 39 shows an example of the interconnections for a 16-bit serialized FIFO.

Once R goes HIGH with the last serial bit out, SOCP should not be clocked again until EF goes HIGH.



1. Input data is loaded in 8-bit quantities and read out serially.

Figure 37. Serial-Out Configuration






Figure 38. Serial-Output Circuitry



1. The parallel Data In is tied to D0-8 of FIFO #1 and D0-6 of FIFO #2.


Figure 39. Serial-Output for 16-Bit Parallel Data In



1. All SI/PI pins are tied to VCC and SO/PO pins are tied to GND. OE is tied LOW. For FF and EF connections see Figure 17.

Figure 40. An 8K x 8 Parallel-In Serial-Out FIFO

SERIAL IN AND SERIAL OUT WITH WIDTH AND DEPTH EXPANSION




NOTE:

1. All RS pins are connected together. All OE pins are connected LOW. All SI/PI and SO/PO pins are grounded.

Figure 41. 128K x 1 Serial-In Serial-Out FIFO

ORDERING INFORMATION



2753 drw 45



CMOS PARALLEL-TO-SERIAL FIFO 256 x 16, 512 x 16, 1024 x 16

IDT72105 IDT72115 IDT72125

FEATURES:

- 25ns parallel port access time, 35ns cycle time
- · 45MHz serial output shift rate
- · Wide x16 organization offering easy expansion
- Low power consumption (50mA typical)
- Least/Most Significant Bit first read selected by asserting the <u>FL</u>/DIR pin
- Four memory status flags: Empty, Full, Half-Full, and Almost-Empty/Almost-Full
- · Dual-Port zero fall-through architecture
- Available in 28-pin 300 mil plastic DIP, 28-pin SOIC, and 32-pin PLCC

DESCRIPTION:

The IDT72105/72115/72125s are very high-speed, low-power, dedicated, parallel-to-serial FIFOs. These FIFOs possess a 16-bit parallel input port and a serial output port with 256, 512 and 1K word depths, respectively.

The ability to buffer wide word widths (x16) make these FIFOs ideal for laser printers, FAX machines, local area networks (LANs), video storage and disk/tape controller applications.


Expansion in width and depth can be achieved using multiple chips. IDT's unique serial expansion logic makes this possible using a minimum of pins.

The unique serial output port is driven by one data pin (SO) and one clock pin (SOCP). The Least Significant or Most Significant Bit can be read first by programming the DIR pin after a reset.

Monitoring the FIFO is eased by the availability of four status flags: Empty, Full, Half-Full and Almost-Empty/Almost-Full. The Full and Empty flags prevent any FIFO data overflow or underflow conditions. The Half-Full Flag is available in both single and expansion mode configurations. The Almost-Empty/Almost-Full Flag is available only in a single device mode.

The IDT72105/15/25 are fabricated using IDT's leading edge, submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of Mil-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM





COMMERCIAL TEMPERATURE RANGE

AUGUST 1993









PIN DESCRIPTIONS

Symbol	Name	I/O	Description
D0-D15	Inputs	1	Data inputs for 16-bit wide data.
RS	Reset	_	When $\overline{\text{RS}}$ is set low, internal READ and WRITE pointers are set to the first location of the RAM array. $\overline{\text{FF}}$ and $\overline{\text{HF}}$ go HIGH. $\overline{\text{EF}}$ and $\overline{\text{AEF}}$ go LOW. A reset is required before an initial WRITE after power-up. $\overline{\text{W}}$ must be high during the RS cycle. Also the First Load pin $\overline{\text{(FL)}}$ is programmed only during Reset.
W	Write	_	A write cycle is initiated on the falling edge of WRITE if the Full Flag(FF) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation.
SOCP	Serial Output Clock	_	A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag (EF) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together.
FL/DIR	First Load/ Direction	_	This is a dual purpose input used in the width and depth expansion configurations. The First Load ($\overline{\text{FL}}$) function is programmed only during Reset ($\overline{\text{RS}}$) and a LOW on $\overline{\text{FL}}$ indicates the first device to be loaded with a byte of data. All other devices should be programmed HIGH. The Direction (DIR) pin controls shift direction after Reset and tells the device whether to read out the Least Significant or Most Significant bit first.
RSIX	Read Serial In Expansion	-	In the single device configuration, RSIX is set HIGH. In depth expansion or daisy chain expansion, RSIX is connected to RSOX (expansion out) of the previous device.
so	Serial Output	0	Serial data is output on the Serial Output (SO) pin. Data is clocked out LSB or MSB depending on the Direction pin programming. During Expansion the SO pins are tied together.
FF	Full Flag	0	When FF goes LOW, the device is full and further WRITE operations are inhibited. When FF is HIGH, the device is not full.
ĒĒ	Empty Flag	0	When EF goes LOW, the device is empty and further READ operations are inhibited. When EF is HIGH, the device is not empty.
ĦF	Half-Full Flag	0	When \overline{HF} is LOW, the device is more than half-full. When \overline{HF} is HIGH, the device is empty to half-full.
RSOX/AEF	Read Serial Out Expansion Almost-Empty, Almost-Full Flag	0	This is a dual purpose output. In the single device configuration (RSIX HIGH), this is an AEF output pin. When AEF is LOW, the device is empty-to-(1/8 full -1) or (7/8 full +1)-to-full. When AEF is HIGH, the device is 1/8-full up to 7/8-full. In the Expansion configuration (RSOX connected to RSIX of the next device) a pulse is sent from RSOX to RSIX to coordinate the width, depth or daisy chain expansion.
Vcc	Power Supply		Single power supply of 5V.
GND	Ground		Single ground of 0V.

STATUS FLAGS

Nu	mber of Words in Fl	FO					
IDT72105	IDT72115	IDT72125	FF	ĀĒF	HF	ĒF	
0	0	0	Н	L	Н	L	
1–31	1–63	1–127	Н	L	Н	Н	
32-128	64–256	128-512	Н	Н	Н	Н	
129–224	257-448	513-896	Н	Н	L	Н	
225–255	449–511	897-1023	Н	L	L	Н	
256	512	1024	L	L .	L	Н	

2665 tbl 02

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to + 7.0	
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to + 125	°C
Ιουτ	DC Output Current	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0		_	٧
V _{IL} (1)	Input Low Voltage	_		0.8	٧

NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

2665 tbl 04

DC ELECTRICAL CHARACTERISTICS

(Commercial VCC = $5.0V \pm 10\%$. TA = 0°C to +70°C)

		IDT721			
Symbol	Parameter	Min.	Тур.	Max.	Unit
1 1L(1)	Input Leakage Current (Any Input)	–1	_	1	μА
loL ⁽²⁾	Output Leakage Current	-10	-	10	μΑ
Vон	Output Logic "1" Voltage IOUT = -2mA ⁽⁵⁾	2.4			V
Vol	Output Logic "0" Voltage IouT = 8mA(6)	_	_	0.4	V
ICC1 (3)	Power Supply Current	_	50	100	mA
ICC2 ⁽³⁾	Average Standby Current (W = RS = FL/DIR = VIH)(SOCP = VIL)	_	4	8	mA
ICC3 (3,4,7)	Power Down Current		1	6	mA

NOTES:

2665 tbl 05

- 1. Measurements with 0.4V ≤ VIN ≤ Vcc.
- 2. SOCP = VIL, $0.4 \le Vout \le Vcc$.
- 3. Icc measurements are made with outputs open.
- 4. RS = FL/DIR = W = Vcc 0.2V; SOCP = 0.2V; all other inputs $\geq Vcc 0.2$ or $\leq 0.2V$.
- 5. For SO, lout = -4mA.
- 6. For SO, lour = 16mA.
- 7. Measurements are made after reset.

5.27

AC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5V\pm10\%$, TA = 0°C to +70°C)

			COM'L				
	_		72105L25 72115L25 72125L25		7211 7212	5L50 5L50 5L50	
Symbol	Parameter	Figure	Min.	Max.	Min.	Max.	Unit
ts	Parallel Shift Frequency			28.5	<u> </u>	15	MHz
tsocp	Serial Shift Frequency		L=	50	L=	40	MHz
PARALLE	L INPUT TIMINGS						
twc	Write Cycle Time	2	35		65		ns
twpw	Write Pulse Width	2	25		50		ns
twr	Write Recovery Time	2	10		15		ns
tos	Data Set-up Time	2	12		15		ns
tDH	Data Hold Time	2	0		2		ns
twer	Write High to EF HIGH	5, 6		35		45	ns
twff	Write Low to FF LOW	4, 7	_	35		45	ns
twF	Write Low to Transitioning HF, AEF	8	_	35		45	ns
twpF	Write Pulse Width After FF HIGH	7	25	_	50		ns
SERIAL O	UTPUT TIMINGS						
tsocp	Serial Clock Cycle Time	3	20	_	25	_	ns
tsocw	Serial Clock Width HIGH/LOW	3	8		10		ns
tsopd	SOCP Rising Edge to SO Valid Data	3		14	_	15	ns
tsonz	SOCP Rising Edge to SO at High-Z ⁽¹⁾	3	3	. 14	3	15	ns
tsoLz	SOCP Rising Edge to SO at Low-Z ⁽¹⁾	3	3	14	3	15	ns
tsocef	SOCP Rising Edge to EF LOW	5, 6		35		45	ns
tsocff	SOCP Rising Edge to FF HIGH	4, 7		35		45	ns
tsocr	SOCP Rising Edge to Transitioning HF, AEF	8	_	35	_	45	ns
trefso	SOCP Delay After EF HIGH	6	35	_	65		ns
RESET TI	MINGS					,	
trsc	Reset Cycle Time	1	35	_	65		ns
trs	Reset Pulse Width	1	25	_	50	_	ns
trss	Reset Set-up Time	1	25	_	50		ns
trsr	Reset Recovery Time	1	10	_	15		ns
EXPANSI	ON MODE TIMINGS						
tFLS	FL Set-up Time to RS Rising Edge	9	7		8		ns
tFLH	FL Hold Time to RS Rising Edge	9	0		2		ns
tDIRS	DIR Set-up Time to SOCP Rising Edge	9	10	_	12		ns
tDIRH	DIR Hold Time from SOCP Rising Edge	9	5	_	5		ns
tsoxd1	SOCP Rising Edge to RSOX Rising Edge	9	_	15	_	17	ns
tsoxd2	SOCP Rising Edge to RSOX Falling Edge	9		15		17	ns
tsixs	RSIX Set-up Time to SOCP Rising Edge	9	5	_	8	_	ns
tsixpw	RSIX Pulse Width	9	10	_	15		ns

NOTE:

1. Values guaranteed by design.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure A

2665 tbl 07

2665 tbl 08

CAPACITANCE ($TA = +25^{\circ}C$, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	10	pF
Соит	Output Capacitance	Vout = 0V	12	pF

NOTE:

1. This parameter is sampled and not 100% tested.

5V 1.1KΩ OUTPUT PIN 680Ω 30pF 2665 drw 03

or equivalent circuit

Figure A. Output Load

*Includes jig and scope capacitances.

FUNCTIONAL DESCRIPTION

Parallel Data Input

The device must be reset before beginning operation so that all flags are set to their initial state. In width or depth expansion the First Load pin (FL) must be programmed to indicate the first device.

The data is written into the FIFO in parallel through the Do- 15 input data lines. A write cycle is initiated on the falling edge of the Write (\overline{W}) signal provided the Full Flag (\overline{FF}) is not asserted. If the \overline{W} signal changes from HIGH-to-LOW and the Full Flag (\overline{FF}) is already set, the write line is internally inhibited internally from incrementing the write pointer and no write operation occurs.


Data set-up and hold times must be met with respect to the

rising edge of Write. On the rising edge of \overline{W} , the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.

Serial Data Output

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag ($\overline{\text{EP}}$) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP.


The serial word is shifted out Least Significant Bit or Most Significant Bit first, depending on the FL/DIR level during operation. A LOW on DIR will cause the Least Significant Bit to be read out first. A HIGH on DIR will cause the Most Significant Bit to be read out first.



NOTES:

- 1. EF, FF, HF and AEF may change status during Reset, but flags will be valid at trace
- 2. SOCP should be in the steady LOW or HIGH during tRSS. The first LOW-HIGH (or HIGH-LOW) transition can begin after tRSR.

Figure 1. Reset



In Single Device Mode, SO will not tri-state except after reset.
 Figure 3. Read Operation






Figure 4. Full Flag from Last Write to First Read




1. SOCP should not be clocked until EF goes HIGH.

Figure 5. Empty Flag from Last Read to First Write



- NOTE:
- 1. Once EF has gone LOW and the last bit of the final word has been shifted out, SOCP should not be clocked until EF goes HIGH.
- 2. In Single Device Mode, SO will not tri-state except after Reset. It will retain the last valid data.

Figure 6. Empty Boundary Condition Timing



1. Single Device Mode will not tri-state but will retain the last valid data.

Figure 7. Full Boundary Condition Timing




Figure 8. Half-Full, Almost-Full and Almost-Empty Timings




Figure 9. Serial Read Expansion


OPERATING CONFIGURATIONS

Single Device Mode

The device must be reset before beginning operation so that all flags are set to location zero. In the standalone case, the RSIX line is tied HIGH and indicates single device operation to the device. The RSOX/AEF pin defaults to AEF and outputs the Almost-Empty and Almost-Full Flag.

Width Expansion Mode

In the cascaded case, word widths of more than 16 bits can be achieved by using more than one device. By tying the RSOX and RSIX pins together, as shown in Figure 11, and programming which is the Least Significant Device, a cascaded serial word is achieved. The Least Significant Device is programmed by a LOW on the FL/DIR pin during reset. All other devices should be programmed HIGH on the FL/DIR pin at reset.



2665 tbl 09

	Inputs			Interna	l Status	Outputs		
Mode	RS	FL	DIR	Read Pointer	Write Pointer	AEF, EF	FF	HF
Reset	0	_ X_	Х	Location Zero	Location Zero	0	1	1
Read/Write	1	Х	0,1	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	х	Х

NOTE:

1. Pointer will increment if appropriate flag is HIGH.

Table 1. Reset and First Load Truth Table-Single Device Configuration

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1-bit bus. NOTE: After reset, the level on the FL/DIR pin decides if the Least Significant or Most Significant

Bit is read first out of each device.

The three flag outputs, Empty (EF), Half-Full (HF) and Full (FF), should be taken from the Most Significant Device (in the example, FIFO #2). The Almost-Empty/Almost-Full flag is not available. The RSOX pin is used for expansion.




Figure 11. Width Expansion for 32-bit Parallel Data In

2665 drw 14

Depth Expansion (Daisy Chain) Mode

The IDT72105/15/25 can easily be adapted to applications requiring greater than 1024 words. Figure 12 demonstrates Depth Expansion using three IDT72105/15/25s and an IDT74F0T138 Address Decoder. Any depth can be attained by adding additional devices. The Address Decoder is necessary to determine which FIFO is being written. A word of data must be written sequentially into each FIFO so that the data will be read in the correct sequence. The IDT72105/15/25 operates in the Depth Expansion Mode when the following conditions are met:

- The first device must be programmed by holding FL LOW at Reset. All other devices must be programmed by holding FL HIGH at reset.
- The Read Serial Out Expansion pin (RSOX) of each device must be tied to the Read Serial In Expansion pin (RSIX) of the next device (see Figure 12).

- External logic is needed to generate composite Empty, Half-Full and Full Flags. This requires the OR-ing of all EF, HF and FF Flags.
- The Almost-Empty and Almost-Full Flag is not available due to using the RSOX pin for expansion.

Compound Expansion (Daisy Chain) Mode

The IDT72105/15/25 can be expanded in both depth and width as Figure 13 indicates:

- The RSOX-to-RSIX expansion signals are wrapped around sequentially.
- 2. The write (W) signal is expanded in width.
- Flag signals are only taken from the Most Significant Devices.
- 4. The Least Significant Device in the array must be programmed with a LOW on FL/DIR during reset.

2665 tbl 10




Figure 12. A 3K x 16 Parallel-to-Serial FIFO using the IDT72125

Internal Status Outputs inputs EF RS FL HF, FF DIR **Read Pointer** Write Pointer Mode Reset-First Device 0 0 Х Location Zero Location Zero 0 1 Reset All Other Devices 0 1 Х Location Zero Location Zero 0 1 Read/Write 0,1 Х Х 1 Х

NOTE:

1. RS = Reset Input, FL/FIR = First Load/Direction, EF = Empty Flag Output, HF = Half- Full Flag Output, FF = Full Flag Output.

Table 2. Reset and First Load Truth Table-Width/Depth Compound Expansion Mode

5.27





Figure 13. A 3K x 32 Parallel-to-Serial FIFO using the IDT72125

ORDERING INFORMATION





CMOS PARALLEL-TO-SERIAL FIFO

2048 x 9 4096 x 9 IDT72131 IDT72141

FEATURES:

- · 35ns parallel port access time, 45ns cycle time
- 50MHz serial port shift rate
- Expandable in depth and width with no external components
- Programmable word lengths including 7-9, 16-18, 32-36 bit using Flexishift™ serial output without using any additional components
- Multiple status flags: Full, Almost-Full (1/8 from full), Half-Full, Almost Empty (1/8 from empty), and Empty
- Asynchronous and simultaneous read and write operations
- · Dual-Port zero fall-through architecture
- · Retransmit capability in single device mode
- Produced with high-performance, low power CMOS technology
- Available in 28-pin ceramic and plastic DIP.
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT72131/72141 are high-speed, low power parallel-to-serial FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). The IDT72131/72141 can be configured with the IDTs serial-to-parallel FIFOs (IDT72132/72142) for bidirectional serial data buffering.


The FIFO has a 9-bit parallel input port and a serial output port. Wider and deeper parallel-to-serial data buffers can be built using multiple IDT72131/72141 chips. IDTs unique Flexishift serial expansion logic (SOX, $\overline{\text{NR}}$) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including 8, 9, 16, and 32 bits. The IDT72131/141 can also be directly connected for depth expansion.


Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow conditions. The almost-full (7/8), half-full, and almost empty (1/8) flags signal memory utilization within the FIFO.

The IDT72131/72141 is fabricated using IDTs high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION





The IDT logo is a registered trademark of Integrated Device Technology, Inc.

AUGUST 1993

PIN DESCRIPTIONS

Symbol	Name	I/O	Description
D0-D8	Inputs	1	Data inputs for 9-bit wide data.
RS	Reset	ı	When RS is set LOW, internal READ and WRITE pointers are set to the first location of the RAM array. HF and FF go HIGH, and AEF and EF go LOW. A reset is required before an initial WRITE after power-up. W must be HIGH and SOCP must be LOW during RS cycle.
W	Write	ı	A write cycle is initiated on the falling edge of WRITE if the Full Flag (FF) is not set. Data set- up and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation.
SOCP	Serial Output Clock	1	A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag (EF) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together.
NR	Next Read	1	To program the Serial Out data word width , connect \overline{NR} with one of the Data Set pins (Q4, Q6, Q7 and Q8). For example, \overline{NR} - Q7 programs for a 8-bit Serial Out word width.
FL/RT	First Load/ Retransmit	1	This is a dual purpose input. In the single device configuration (XI grounded), activating retransmit (FL/RT-LOW) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. W must be high and SOCP must be low before setting FL/RT LOW. Retransmit is not compatible with depth expansion. In the depth expansion configuration, FL/RT grounded indicates the first activated device.
त्रा	Expansion In	1	In the single device configuration, \overline{X} is grounded. In depth expansion or daisy chain expansion, \overline{X} is connected to \overline{XO} (expansion out) of the previous device.
SOX	Serial Output Expansion	l	In the Serial Output Expansion mode, the SOX pin of the least significant device is tied HIGH. The SOX pin of all other devices is connected to the Qs pin of the previous device. Data is then clocked out least significant bit first. For single device operation, SOX is tied HIGH.
so	Serial Output	0	Serial data is output on the Serial Output (SO) pin. Data is clocked out Least Significant Bit first. In the Serial Width Expansion mode the SO pins are tied together and each SO pin is tristated at the end of the byte.
FF	Full Flag	0	When FF goes LOW, the device is full and further WRITE operations are inhibited. When FF is HIGH, the device is not full.
EF	Empty Flag	0	When 臣 goes LOW, the device is empty and further READ operations are inhibited. When 臣 is HIGH, the device is not empty. See the description on page 6 for more details.
ĀĒF	Almost-Empty/ Almost-Full Flag	0	When AEF is LOW, the device is empty to 1/8 full or 7/8 to completely full. When AEF is HIGH, the device is greater than 1/8 full, but less than 7/8 full.
XO/HF	Expansion Out/ Half-Full Flag	0	This is a dual-purpose output. In the single device configuration (XI grounded), the device is more than half full when HF is LOW. In the depth expansion configuration (XO connected to XI of the next device), a pulse is sent from XO to XI when the last location in the RAM array is filled.
Q4, Q6, Q7 and Q8	Data Set	0	The appropriate Data Set pin (Q4, Q6, Q7 and Q8) is connected to $\overline{\text{NR}}$ to program the Serial Out data word width. For example: Q6 - $\overline{\text{NR}}$ programs a 7-bit word width, Q8 - $\overline{\text{NR}}$ programs a 9-bit word width, etc.
Vcc	Power Supply		Single Power Supply of 5V.
GND	Ground		Single ground at 0V.

2751 tbl 01

STATUS FLAGS

Number of W	ords in FIFO				
IDT72131	IDT72141	FF	AEF	HF	ĒF
0	0	Н	L	Н	L
1-255	1-511	Н	L	Н	Н
256-1024	512-2048	Н	Н	H	Н
1025-1792	2049-3584	Н	Н	L	Н
1793-2047	3585-4095	Н	L	L	Н
2048	4096	L	L	L	Н

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

NOTE:

2751 tbl 03

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vcc	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0	_	_	٧
ViH	Input High Voltage Military	2.2	_	_	٧
V1L ⁽¹⁾	Input Low Voltage		_	0.8	٧

NOTE:

2751 tbl 04

1. 1.5V undershoots are allowed for 10ns once per cycle.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	10	pF
Соит	Output Capacitance	Vout = 0V	12	pF

NOTE:

2751 tbl 05

DC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5.0V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5.0V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

			IDT72131/IDT72141 Commercial			IDT72131/IDT72141 Military		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
lıL ⁽¹⁾	Input Leakage Current (Any Input)	-1	_	1	-10		10	μА
lor ₍₅₎ ,	Output Leakage Current	-10		10	-10		10	μΑ
Vон	Output Logic "1" Voltage, lo∪т = -8mA	2.4	-	_	2.4	_	_	٧
VoL	Output Logic "0" Voltage	_		0.4	_	_	0.4	V
Icc1 ⁽³⁾	Power Supply Current	_	90	140		100	160	mA
Icc2 ⁽³⁾	Average Standby Current (W = RS = FL/RT = VIH) (SOCP = VIL)	_	8	12	_	12	25	mA
Icc3(L) ^(3,4)	Power Down Current	_	_	2	_	_	4	mA

NOTES:

- 1. Measurements with $0.4 \le VIN \le VCC$.
- 2. SOCP \leq VIL, 0.4 \leq VOUT \leq VCC.
- 3. Icc measurements are made with outputs open.
- 4. $\overline{RS} = \overline{FL/RT} = \overline{W} = Vcc -0.2V$; SOCP $\leq 0.2V$; all other inputs $\geq Vcc -0.2V$ or $\leq 0.2V$.

^{1.} This parameter is sampled and not 100% tested.

AC ELECTRICAL CHARACTERISTICS

(Commercial: $VCC = 5.0V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $VCC = 5.0V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		Comn	nercial	Mili	itary	Mil. and	Com'l.	
			131L35 141L35	IDT721 IDT721			131L50 141L50	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
ts	Parallel Shift Frequency	<u> </u>	22.2	<u> </u>	20	_	15	MHz
tsocp	Serial-Out Shift Frequency		50		50		40	MHz
PARALL	EL INPUT TIMINGS	_						
tos	Data Set-up Time	18		20		30	_	ns
ton	Data Hold Time	0		0		5		ns
twc_	Write Cycle Time	45		50		65		ns
twpw	Write Pulse Width	35		40		50		ns
twn	Write Recovery Time	10		10		15		ns
twer	Write High to EF HIGH		30		35		45	ns
twff	Write Low to FF LOW		30		35		45	ns
twF	Write Low to Transitioning HF, AEF		45		50		65	ns
twpf	Write Pulse Width After FF HIGH	35		40		50		ns
SERIAL	OUTPUT TIMINGS							
tsonz	SOCP Rising Edge to SO at High-Z ⁽¹⁾	5	16	5	16	5	26	ns
tsoLZ	SOCP Rising Edge to SO at Low-Z ⁽¹⁾	5	22	5	22	5	22	ns
tsopp	SOCP Rising Edge to Valid Data on SO		18	_	18		18	ns
tsox	SOX Set-up Time to SOCP Rising Edge			5	_	5		ns
tsocw	Serial In Clock Width HIGH/LOW	8		8		10		ns
tsocer	SOCP Rising Edge (Bit 0 - Last Word) to EF LOW		20	_	25	_	25	ns
tsocff	SOCP Rising Edge to FF HIGH	l – _	30	_	35	_	40	ns
tsocr	SOCP Rising Edge to HF, AEF, HIGH	<u> </u>	30	l—	35	<u> </u>	40	ns
trefso	Recovery Time SOCP After EF HIGH	35		40		50		ns
RESET T	TIMINGS							
trsc	Reset Cycle Time	45	_	50	_	65		ns
trs	Reset Pulse Width	35	_	40		50	_	ns
trss	Reset Set-up Time	35	_	40	_	50	_	ns
trsr	Reset Recovery Time	10	_	10	_	15	_	ns
tRSF1	Reset to EF and AEF LOW		45		50		65	ns
tRSF2	Reset to HF and FF HIGH	-	45	_	50	-	65	ns
trsqL	Reset to Q LOW	20	_	20	_	35		ns
trsqH	Reset to Q HIGH	20		20		35	_	ns
RETRAN	SMIT TIMINGS							
tRTC	Retransmit Cycle Time	45	_	50	_	65		ns
trt	Retransmit Pulse Width	35	_	40	_	50	_	ns
trts	Retransmit Set-up Time	35	_	40		50		ns
trtr	Retransmit Recovery Time	10		10		15		ns
DEPTH E	EXPANSION MODE TIMINGS							
txoL	Read/Write to XO LOW		35		40		50	ns
tхон	Read/Write to XO HIGH		35		40		50	ns
txı	XI Pulse Width	35	_	40		50		ns
txir	XI Recovery Time	10		10		10		ns
txis	XI Set-up Time	15		15		15		ns

NOTE:

^{1.} Guaranteed by design minimum times, not tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure A

2751 tbl 08




Figure A. Ouput Load *Including jig and scope capacitances

FUNCTIONAL DESCRIPTION

Parallel Data Input

The data is written into the FIFO in parallel through the Do-8 input data lines. A write cycle is initiated on the falling edge of the Write (\overline{W}) signal provided the Full Flag (\overline{FF}) is not asserted. If the Wisignal changes from HIGH-to-LOW and the Full-Flag (FF) is already set, the write line is inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the rising edge of Write. The data is written to the RAM at the write pointer. On the rising edge of W, the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.

Serial Data Output

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag (EF) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP. NOTE: SOCP should not be clocked once the last bit of the last word has been clocked out. If it is, then two things will occur. One, the SO pin will go High-Z and two, SOCP will be out of sync with Next Read (NR).

The serial word is shifted out Least Significant Bit first, that is the first bit will be D0, then D1 and so on up to the serial word width. The serial word width must be programmed by connecting the appropriate Data Set line (Q4, Q6, Q7 or Q8) to the \overline{NR} input. The Data Set lines are taps off a digital delay line. Selecting one of these taps, programs the width of the serial word to be read and shifted out.




Figure 1. Reset




Figure 2. Write Operation




Figure 3. Read Operation

1. This timing applies to the Active Device in Width Expansion Mode.

2. This timing applies to Single Device Mode at Empty Boundary (EF = LOW) and the Next Active Device in Width Expansion Mode.






Figure 4. Full Flag from Last Write to First Read

2751 drw 07



1. Once EF has gone LOW and the last bit of the final word has been shifted out, SOCP should not be clocked until EF goes HIGH.

Figure 5. Empty Flag from Last Read to First Write



NOTE:

1. SOCP should not be clocked until EF goes HIGH.

Figure 6. Empty Boundary Condition Timing




Figure 7. Full Boundry Condition Timing





Figure 8. Half Full, Almost Full and Almost Empty Timings



NOTE:

1. EF, AEF, HF and FF may change status during Retransmit, but flags will be valid at trace.

2751 drw 12

Figure 9. Retransmit




Figure 10. Expansion-Out




Figure 11. Expansion-In

5.28

OPERATING CONFIGURATIONS

Single Device Configuration

In the standalone case, the SOX line is tied HIGH and not used. On the first LOW-to-HIGH of the SOCP clock, all of the

Data Set lines (Q4, Q6, Q7, Q8) go LOW and a new serial word is started. The Data Set lines then go HIGH on the equivalent SOCP clock pulse. This continues until the Q line connected to $\overline{\text{NR}}$ goes HIGH completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SOCP.




Figure 12. Eight-Bit Word Single Device Configuration

TRUTH TABLES

TABLE 1: RESET AND RETRANSMIT —

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

	Inputs		Internal Status			Outputs		
Mode	RS	FL/RT		Read Pointer	Write Pointer	ĀĒF, ĒF	FF	HF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	Х	Х	Х
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	Х	Х

NOTE:

1. Pointer will increment if appropriate flag is HIGH.

Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SOX line of the least significant device HIGH and the SOX of the subsequent devices to the appropriate Data Set lines of the previous devices, a cascaded serial word is achieved.

On the first LOW-to-HIGH clock edge of SOCP, all lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to most significant. When the Data Set line which is

connected to the SOX input of the next device goes HIGH, the Do of that device goes HIGH, the cascading from one device to the next. The Data Set line of the most significant bit programs the serial word width by being connected to all NR inputs.

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1-bit-bus.





Figure 13. Width Wxpansion for 16-bit Parallel Data In. The Parallel Data In is tied to Dos of FIFO #1 and Dos of FIFO #2.

Depth Expansion (Daisy Chain) Mode

The IDT72131/41 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 14 demonstrates Depth Expansion using three IDT72131/41. Any depth can be attained by adding additional IDT72131/41 operates in the Depth Expansion configuration when the following conditions are met:

- 1. The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the HIGH state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device.
- 4. External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the OR-ing of all EFs and OR-ing of all FFs (i.e., all must be set to generate the correct composite FF or EF).
- 5. The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion mode.



2751 drw 17

Figure 14. A 12K x 8 Parallel-In Serial-Out FIFO


TABLE 2: RESET AND FIRST LOAD TRUTH TABLE ---DEPTH EXPANSION/COMPOUND EXPANSION MODE

	Inputs Internal Status			Inputs			al Status	Ou	tputs
Mode	RS	FL	₹	Read Pointer	Write Pointer	EF	FF		
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1		
Reset-All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1		
Read/Write	1	Х	(1)	X	Х	Х	Х		

1. XI is connected to XO of previous device.

2. \overline{RS} = Reset Input, $\overline{FL/RT}$ = First Load/Retransmit, \overline{EF} = Empty Flag Ouput, \overline{FF} = Full Flag Output, \overline{XI} = Expansion Input.

ORDERING INFORMATION





CMOS SERIAL-TO-PARALLEL FIFO 2048 x 9

4096 x 9

LEL FIFO IDT72132 IDT72142

FEATURES:

- 35ns parallel-port access time, 45ns cycle time
- · 50MHz serial port shift rate
- Expandable in depth and width with no external components
- Programmable word lengths including 8, 9, 16-18, and 32-36 bit using Flexshift™ serial input without using any additional components
- Multiple status flags: Full, Almost-Full (1/8 from full), Half-Full, Almost Empty (1/8 from empty), and Empty
- Asynchronous and simultaneous read and write operations
- · Dual-Port zero fall-through architecture
- · Retransmit capability in single device mode
- Produced with high-performance, low-power CMOS technology
- · Available in the 28-pin ceramic and plastic DIPs
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT72132/72142 are high-speed, low-power serial-to-parallel FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). The IDT72132/72142 can be configured with the IDTs parallel-to-serial FIFOs (IDT72131/72141) for bidirectional serial data buffering.


The FIFO has a serial input port and a 9-bit parallel output port. Wider and deeper serial-to-parallel data buffers can be built using multiple IDT72132/72142 chips. IDTs unique Flexshift serial expansion logic (SIX, NW) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including 8, 9, 16, and 32 bits. The IDT72132/142 can also be directly connected for depth expansion.

Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow conditions. The Almost-Full (7/8), Half-Full, and Almost Empty (1/8) flags signal memory utilization within the FIFO.

The IDT72132/72142 is fabricated using IDTs high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

@1995 Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

PIN DESCRIPTIONS

Symbol	Name	1/0	Description
SI	Serial Input	ļ ,	Serial data is shifted in least significant bit first. In the serial cascade mode, the Serial Input (SI) pins are tied together and SIX plus D7, D8 determine which device stores the data.
RS	Reset	I	When RS is set LOW, internal READ and WRITE pointers are set to the first location of the RAM array. HF and FF go HIGH, and AEF, and EF go LOW. A reset is required before an initial WRITE after power-up. R must be HIGH during an RS cycle.
NW	Next Write	_1_	To program the Serial In word width, connect NW with one of the Data Set pins (D7, D8).
SICP	Serial Input Clock	l	Serial data is read into the serial input register on the rising edge of SICP. In both Depth and Serial Word Width Expansion modes, all of the SICP pins are tied together.
R	Read	1	When READ is LOW, data can be read from the RAM array sequentially, independent of SICP. In order for READ to be active, EF must be HIGH. When the FIFO is empty (EF-LOW), the internal READ operation is blocked and Q₀-Q₃ are in a high impedance condition.
FL/RT	First Load/ Retransmit	_	This is a dual-purpose input. In the single device configuration (XI grounded), activating retransmit (FL/RT-LOW) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. R must be HIGH and SICP must be LOW before setting FL/RT LOW. Retransmit is not possible in depth expansion. In the depth expansion configuration, FL/RT grounded indicates the first activated device.
স্য	Expansion In	1	In the single device configuration, \overline{X} is grounded. In depth expansion or daisy chain expansion, \overline{X} is connected to \overline{XO} (expansion out) of the previous device.
SIX	Serial Input Expansion	1	In the Expansion mode, the SIX pin of the least significant device is tied HIGH. The SIX pin of all other devices is connected to the D7 or D8 pin of the previous device. For single device operation, SIX is tied HIGH.
Œ	Output Enable	1	When OE is set LOW, the parallel output buffers receive data from the RAM array. When OE is set HIGH, parallel three state buffers inhibit data flow.
Q0-Q8	Output Data	0	Data outputs for 9-bit wide data.
芹	Full Flag	0	When FF goes LOW, the device is full and data must not be clocked by SICP. When FF is HIGH, the device is not full. See the diagram on page 7 for more details.
Ē	Empty Flag	0	When EF goes LOW, the device is empty and further READ operations are inhibited. When EF is HIGH, the device is not empty.
ĀĒĒ	Almost-Empty/ Almost-Full Flag	0	When AEF is LOW, the device is empty to 1/8 full or 7/8 to completely full. When AEF is HIGH, the device is greater than 1/8 full, but less than 7/8 full.
XO/HF	Expansion Out/ Half-Full Flag	0	This is a dual-purpose output. In the single device configuration (\overline{XI} grounded), the device is more than half full when \overline{HF} is LOW. In the depth expansion configuration (\overline{XO} connected to \overline{XI} of the next device), a pulse is sent from \overline{XO} to \overline{XI} when the last location in the RAM array is filled.
D7, D8	Data Set	0	The appropriate Data Set pin (D7, D8) is connected to $\overline{\text{NW}}$ to program the Serial In data word width. For example: D7 - $\overline{\text{NW}}$ programs a 8-bit word width, D8 - $\overline{\text{NW}}$ programs a 9-bit word width, etc.
¥cc	Power Supply		Single Power Supply of 5V.
GND	Ground		Three grounds at 0V.

2752 tbl 01

STATUS FLAGS

Number of W					
IDT72132	IDT72142	EE	AEE	HE	EE
0	0	Н	L	Н	L.
1-255	1-511	Н	L.	Н	Н
256-1024	512-2048	Н	Н	Н	H
1025-1792	2049-3584	Н	Н	٦	Н
1793-2047	3585-4095	Н	L	L	Н
2048	4096	L	L	L	Н

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	Vin = 0V	10	pF
Соит	Output Capacitance	Vout = 0V	12	pF

NOTE:

1. This parameter is sampled and not 100% tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vcc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0	-	-	٧
VIH	Input High Voltage Military	2.2	_		٧
VIL ⁽¹⁾	Input Low Voltage	_	_	0.8	٧

2752 tbl 03

1. 1.5V undershoots are allowed for 10ns once per cycle.

2752 tbl 04

DC ELECTRICAL CHARACTERISTICS

(Commercial: $VCC = 5.0V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $VCC = 5.0V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

2752 tbl 05

Symbol	Parameter	IDT72132/IDT72142 Commercial			IDT72132/IDT72142 Military			
		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
lıL ⁽¹⁾	Input Leakage Current (Any Input)	-1	_	1	-10		10	μА
loL ⁽²⁾	Output Leakage Current	-10		10	-10		10	μА
Vон	Output Logic "1" Voltage,	2.4	_	-	2.4		_	V
VoL	Output Logic "0" Voltage, Io∪т = 8mA		_	0.4	_	_	0.4	V
Icc1 ⁽³⁾	Power Supply Current		90	140	_	100	160	mA
Icc2 ⁽³⁾	Average Standby Current (R = RS = FL/RT = VIH) (SICP = VIL)	_	8	12	_	12	25	mA
Icc3(L) ^(3,4)	Power Down Current		_	2	_		4	mA

NOTES:

- Measurements with 0.4 ≤ VIN ≤ VCC.
- R ≤ VIL, 0.4 ≤ VOUT ≤ VCC.
- Icc measurements are made with outputs open.
 RS = FL/RT = R = Vcc -0.2V; SICP ≤ 0.2V; all other inputs ≥ Vcc -0.2V or ≤ 0.2V.

AC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5.0V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5.0V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

Comme	al: Vcc = 5.0V ± 10%, TA = 0°C to +70°C; Military: Vcc = 5.0V ± 10%, TA = -55°C to +125°C) Commercial Military Mil. and Com'l.							
		IDT72132L35 IDT72142L35		IDT72132L40 IDT72142L40		IDT72132L50 IDT72142L50		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
ts	Parallel Shift Frequency	_	22.2	_	20	_	15	MHz
tsicp	Serial-InShift Frequency		50		50		40	MHz
	EL OUTPUT TIMINGS	<u> </u>		<u> </u>				1
tA	Access Time_	_	35		40	_	50	ns
trr	Read Recovery Time	10		10	_	15		ns
tRPW	Read Pulse Width	35		40		50		ns
trc	Read Cycle Time	45		50	_	65		ns
truz	Read Pulse LOW to Data Bus at Low-Z ⁽¹⁾	5		5		10		ns
truz	Read Pulse HIGH to Data Bus at High-Z ⁽¹⁾		20		25		30	ns
tDV	Data Valid from Read Pulse HIGH	5		5		5		ns
tOEHZ	Output Enable to High-Z (Disable) ⁽¹⁾		15	 	15	<u> </u>	15	ns
tOELZ	Output Enable to Low-Z (Enable) ⁽¹⁾	5		5		5		ns
tAOE	Output Enable to Data Valid (Qo-8)		20	 	20	<u> </u>	22	ns
	INPUT TIMINGS					L		1 113
tsis	Serial Data in Set-Up Time to SICP Rising Edge	12		12		15		ns
tsiH	Serial Data in Hold Time to SICP Rising Edge	0		0		0		ns
tsix	SIX Set-Up Time to SICP Rising Edge	5		5		5		ns
tsicw	Serial-In Clock Width HIGH/LOW	8		8		10		ns
FLAG TI			L			- 10	1	1 113
tSICEF	SICP Rising Edge (Last Bit - First Word) to EF HIGH		45	T	50	<u> </u>	65	ns
tsicff	SICP Rising Edge (Bit 1 - Last Word) to FF LOW		30	 	35		40	ns
tsicr	SICP Rising Edge to HF, AEF		45	 	50		65	ns
tRFFSI	Recovery Time SICP After FF Goes HIGH	15		15		15	- 05	ns
tREF	Read LOW to EF LOW	13	30		35	13	45	ns
tRFF	Read HIGH to FF HIGH	_=_	30	H = -	35		45	
tre	Read HIGH to Transitioning HF and AEF		45	├─ ─	50		65	ns
tRPE	Read Pulse Width After EF HIGH	35		40		50	05	ns
RESET 1		33		1 40		30		ns
trsc	Reset Cycle Time	45		50	I	65	ı	T 20
trs	Reset Pulse Width	35		40		50		ns
trss	Reset Set-up Time			40		50		ns
	Reset Recovery Time	35						ns
trsr trsf1	Reset to EF and AEF LOW	10	45	10		15		ns
tRSF2	Reset to HF and FF HIGH		45		50 50		65 65	ns
tRSDL	Reset to D LOW	20	45	20	50	25	05	ns
		5	17		17	35 5	20	ns
tPOI DETDAN	SICP Rising Edge to D	5	17	5	17	5	20	ns
		45		T 50		C.F.	ı	T
trtc	Retransmit Cycle Time Retransmit Pulse Width	45 35	 -	50 40		65 50	 -	ns
trr							<u> </u>	ns
trts	Retransmit Set-up Time Retransmit Recovery Time	35 10		10		50		ns
TRTR DEPTH		1 10		1 10	<u> </u>	15		ns
	EXPANSION MODE TIMINGS		1 40	1	45		<u> </u>	T ==
txoL	Read/Write to XO LICH		40	<u> </u>	45		50	ns
txon	Read/Write to XO HIGH	25	40	10	45		50	ns
txı	XI Pulse Width	35		40		50		ns
txiR	XI Recovery Time XI Set-up Time	10		10	 -	10		ns
txis	At Set-up Time	16	<u> </u>	15	<u> </u>	15		ns


NOTE:

^{1.} Guaranteed by design minimum times, not tested

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V				
Input Rise/Fall Times	5ns				
Input Timing Reference Levels	1.5V				
Output Reference Levels	1.5V				
Output Load	See Figure A				

2752 tbl 08



or equivalent circuit

Figure A. Output Load
*Includies jig and scope capacitances

FUNCTIONAL DESCRIPTION

Serial Data Input


The serial data is input on the SI pin. The data is clocked in on the rising edge of SICP providing the Full Flag ($\overline{\text{FF}}$) is not asserted. If the Full Flag is asserted then the next parallel data word is inhibited from moving into the RAM array. NOTE: SICP should not be clocked once the last bit of the last word has been shifted in, as indicated by $\overline{\text{NW}}$ HIGH and $\overline{\text{FF}}$ LOW. If it is, then the input data will be lost.

The serial word is shifted in Least Significant Bit first. Thus, when the FIFO is read, the Least Significant Bit will come out on Qo and the second bit is on Q1 and so on. The serial word width must be programmed by connecting the appropriate Data Set line (D7, D8) to the $\overline{\text{NW}}$ input. The data set lines are taps off a digital delay line. Selecting one of these taps programs the width of the serial word to be written in.

Parallel Data Output

A read cycle is initiated on the falling edge of Read (\overline{R}) provided the Empty Flag is not set. The output data is accessed on a first-in/first-out basis, independent of the ongoing write operations. The data is available to after the falling edge of \overline{R} and the output bus Q goes into high impedance after \overline{R} goes HIGH.

Alternately, the user can access the FIFO by keeping \overline{R} LOW and enabling data on the bus by asserting Output Enable (\overline{OE}) . When \overline{R} is LOW, the \overline{OE} signal enables data on the output bus. When \overline{R} is LOW and \overline{OE} is HIGH, the output bus is three-stated. When \overline{R} is HIGH, the output bus is disabled irrespective of \overline{OE} .



NOTE:

1. Input bits are numbered 0 to n-1. D7 and D8 correspond to n=8 and n=9 respectively

Figure 1. Reset

5.29




Figure 2. Write Operation

1. Input bits are numbered 0 to n-1.




Figure 3. Read Operation





Figure 4. Output Enable Timings

7



NOTE:

1. After FF goes LOW and the last bit of the final word has been clocked in, SICP should not be clocked until FF goes HIGH.

Figure 5. Full Flag from Last Write to First Read




Figure 6. Empty Flag from Last Read to First Write





Figure 7. Empty Boundry Condition Timing

5.29



1. After FF goes LOW and the last bit of the final word has been clocked in, SICP should not be clocked until FF goes HIGH.

Figure 8. Full Boundry Condition Timing





Figure 9. Half Full, Almost Full and Almost Empty Timings



1. EF, AEF, HF and FF may change status during Retransmit, but flags will be valid at tRTC.

Figure 10. Retransmit

5.29




Figure 11. Expansion-Out




Figure 12. Expansion-In

5.29

9

OPERATING CONFIGURATIONS

Single Device Configuration

In the standalone case, the SIX line is tied HIGH and not used. On the first LOW-to-HIGH of the SICP clock, both of the

Data Set lines (D7, D8) go LOW and a new serial word is started. The Data Set lines then go HIGH on the equivalent SICP clock pulse. This continues until the D line connected to NW goes HIGH completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SICP.




Figure 13. Nine-Bit Word Single Device Configuration

TRUTH TABLES

TABLE 1: RESET AND RETRANSMIT

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

		Inputs		Interna	Outputs			
Mode	RS	FL/RT	ΧĪ	Read Pointer	Write Pointer	AEF, EF	FF	HF
Reset	0	X	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Location Zero Unchanged		х	х
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	Х	Х

NOTE:

1. Pointer will increment if appropriate flag is HIGH.

2752 tbl 09

Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SIX line of the least significant device HIGH and the SIX of the subsequent devices to the appropriate Data Set lines of the previous devices, a cascaded serial word is achieved.

On the first LOW-to-HIGH clock edge of SICP, both the Data Set lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to most significant.




Figure 14. Serial-In to Parallel-Out Data of 16 Bits

Depth Expansion (Daisy Chain) Mode

The IDT72132/42 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 15 demonstrates Depth Expansion using three IDT72132/42. Any depth can be attained by adding additional IDT72132/42 operates in the Depth Expansion configuration when the following conditions are met:

- 1. The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the high state.
- 3. The Expansion Out (XO) pin and Expansion In (XI) pin of each device must be tied together.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the OR-ing of all EFs and OR-ing of all FFs (i.e., all must be set to generate the correct composite (FF) or (EF).
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion mode.




Figure 15. An 8K x 8 Serial-In Parallel-Out FIFO

TABLE 2: RESET AND FIRST LOAD TRUTH TABLE — DEPTH EXPANSION/COMPOUND EXPANSION MODE

		Inputs		Interna	al Status	Outputs		
Mode	RS	FL/RT	ΧÏ	Read Pointer	Write Pointer	ĒF	FF	
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	Х	(1)	X	х	X	Х	

NOTES:

1. $\overline{\text{XI}}$ is connected to $\overline{\text{XO}}$ of the previous device.

2. \overline{RS} = Reset Input, $\overline{FL/RT}$ = First Load/Retransmit, \overline{EF} = Empty Flag Ouput, \overline{FF} = Full Flag Output, \overline{XI} = Expansion Input.

2752 tbl 10

SERIAL INPUT WITH WIDTH AND DEPTH EXPANSION





Figure 16. An 8K x 24 Serial-In, Parallel-Out FIFO Using Six IDT72142s

ORDERING INFORMATION





GENERAL INFORMATION

TECHNOLOGY AND CAPABILITIES

QUALITY AND RELIABILITY

PACKAGE DIAGRAM OUTLINES

FIFO PRODUCTS

SPECIALITY MEMORY PRODUCTS

SUBSYSTEMS PRODUCTS

I

2

3

4

5

6

7

ı		

6

MULTI-PORT RAMS

Integrated Device Technology has emerged as the leading multi-port RAM supplier by combining CMOS/BiCMOS technology with innovative circuit design. With system performance advantages as a goal, we have brought system design expertise together with circuit and technology expertise in defining dual-port and four-port RAM products. Our dual-port memories are now industry standards. The synergistic relationship between advanced process technology, system expertise and unique design capability add value beyond that normally achieved. As an example, our dual-port memories provide arbitration along with a completely tested solution to the metastability problem. Various arbitration techniques are available to the designer to prevent contention and system wait states. On-chip hardware arbitration, "semaphore" token passing or software arbitration allow the most efficient memory to be selected for each application. At IDT, innovation counts only when it provides system advantages to the user.

IDT offers the largest selection of Multi-Port RAMS in the industry with offerings in x8, x9 and x16 configurations. We also offer a wide variety of packaging option with most product available in plastic DIP, Ceramic DIP, ceramic flat pack, PGA,

PLCC, LCC as well as our latest innovation the space-saving TQFP(Thin Quad Flat Pack).

IDT has embarked on a mission to reduce the cost of a shared memory solutions. We will accomplish this though the introduction of higher density products offered at a much lower cost per bit as well as continuing to cost reduce existing products by upgrading them to our latest technology. The combination of these will continue to drive down the cost of a "True Dual-Port" shared memory solution no matter what the size or configuration that is needed.

Both commercial and military versions of all IDT memories are available. Our military devices are manufactured and processed strictly in conformance with all the administrative processing and performance requirements of MIL-STD-883. Because we anticipated increased military radiation resistance requirements, all devices are also offered with special radiation resistant processing and guarantees. As the leading supplier of military specialty RAMs, IDT provides performance and quality levels second to none.

Our commercial dual-port and four-port memories, in fact, share most processing steps with military devices.

6.0 1

TABLE OF CONTENTS

SPECIALTY MEMORY PRODUCTS

x8 Dual-Port Section		Page
IDT7130/40SA/LA	8K (1K x 8) Dual-Port RAM	6.01
IDT7132/42SA/LA	16K (2K x 8) Dual-Port RAM	6.02
IDT71321/421SA/LA	16K (2K x 8) Dual-Port RAM w/ Inter	. 6.03
IDT7134SA/LA	32K (4K x 8) Dual-Port RAM	6.04
IDT71342SA/LA	32K (4K x 8) Dual-Port RAM w/ Sem	. 6.05
IDT7005S/L	64K (8K x 8) Dual-Port RAM	6.06
IDT7006S/L	128K (16K x 8) Dual-Port RAM	6.07
IDT7007S/L	256K (32K x 8) Dual-Port RAM	. 6.08
IDT7008S/L	512K (64K x 8) Dual-Port RAM	. 6.09
x9 Dual-Port Section		
IDT70121/125S/L	18K (2K x 9) Dual-Port RAM w/ Inter	. 6.10
IDT7014S	36K (4K x 9) Dual-Port RAM	
IDT7015S/L	72K (8K x 9) Dual-Port RAM	
IDT7016S/L	144K (16K x 9) Dual-Port RAM	
x16 Dual-Port Section		
IDT7133/43SA/LA	32K (2K x 16) Dual-Port RAM	6.14
IDT7024S/L	64K (4K x 16) Dual-Port RAM	
IDT7025S/L	128K (8K x 16) Dual-Port RAM	
IDT7026S/L	256K (16K x 16) Dual-Port RAM	
IDT70261S/L	256K (16K x 16) Dual-Port RAM w/ Inter	
IDT7027S/L	512K (32K x 16) Dual-Port RAM	
Synchronous Dual-Port Section		
IDT7099S	36K (4K x 9) Synchronous Dual-Port RAM	6.20
IDT70908S/L	512K (64K x 8) Synchronous Dual-Port RAM	
IDT70927S/L	512K (32K x 16) Synchronous Dual-Port RAM	
Four-Port™ Section		
	16K (2K x 8) Four-Port™ RAM	6 22
IDT7052S/L	Ton (2n x 8) Four-Port*** HAW	0.23
SARAM™ Section		
IDT70824S/L	64K (4K x 16) Sequential Access RAM	
IDT70825S/L	128K (8K x 16) Sequential Access RAM	6.25
3.3V x8 Dual-Port Section		
IDT71V321SA/LA	16K (2K x 8) 3.3V Dual-Port RAM	
IDT70V05S/L	64K (8K x 8) 3.3V Dual-Port RAM	
IDT70V06S/L	128K (16K x 8) 3.3V Dual-Port RAM	
IDT70V07S/L	256K (32K x 8) 3.3V Dual-Port RAM	6.29
3.3V x16 Dual-Port Section		
IDT70V24S/L	64K (4K x 16) 3.3V Dual-Port RAM	6.30
IDT70V25S/L	128K (8K x 16) 3.3V Dual-Port RAM	
IDT70V26S/L	256K (16K x 16) 3.3V Dual-Port RAM	
IDT70V261S/L	256K (16K x 16) 3.3V Dual-Port RAM w/ Inter	6.33



CMOS DUAL-PORT RAM 8K (1K x 8-BIT)

IDT7130SA/LA IDT7140SA/LA

FEATURES

· High-speed access

Military: 25/35/55/100ns (max.)Commercial: 25/35/55/100ns (max.)Commercial: 20ns in PLCC only for 7130

Low-power operation

 IDT7130/IDT7140SA
 Active: 550mW (typ.)
 Standby: 5mW (typ.)
 IDT7130/IDT7140LA

Active: 550mW (typ.)
Standby: 1mW (typ.)

 MASTER IDT7130 easily expands data bus width to 16-or-more-bits using SLAVE IDT7140

• On-chip port arbitration logic (IDT7130 Only)

BUSY output flag on IDT7130; BUSY input on IDT7140

• INT flag for port-to-port communication

· Fully asynchronous operation from either port

Battery backup operation–2V data retention (LA only)

TTL-compatible, single 5V ±10% power supply

. Military product compliant to MIL-STD-883, Class B

Standard Military Drawing #5962-86875

Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications


DESCRIPTION

The IDT7130/IDT7140 are high-speed 1K x 8 Dual-Port Static RAMs. The IDT7130 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7140 "SLAVE" Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\text{CE}}$, permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 550mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.


The IDT7130/IDT7140 devices are packaged in 48-pin sidebraze or plastic DIPs, LCCs, or flatpacks, 52-pin PLCCs and 64-pin TQFPs. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.





MILITARY AND COMMERCIAL TEMPERATURE RANGES


APRIL 1995

PIN CONFIGURATIONS









NOTE

1. This text does not indicate orientation of the actual part-marking.

6

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ô
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

2689 tbl 01

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
 may cause permanent damage to the device. This is a stress rating only
 and functional operation of the device at these or any other conditions
 above those indicated in the operational sections of the specification is not
 implied. Exposure to absolute maximum rating conditions for extended
 periods may affect reliability.
- VTERM must not exceed Vcc + 0.5 for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2	_	6.0 ⁽²⁾	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	8.0	٧

NOTE:

- 1. VIL (min.) \geq -1.5V for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	οv	5.0V ± 10%
Commercial	0°C to +70°C	ΟV	5.0V ± 10%

2689 tbl 03

2689 tbl 02

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

			7130		713		
Symbol	Parameter	Test Conditions	7140 Min.	OSA Max.	714 Max.	0LA Max.	Unit
liui	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, Vin = 0V to Vcc		10	-	5	μА
llLOI	Output Leakage Current ⁽¹⁾	Vcc = 5.5V, <u>CE</u> = Vін, Vouт = 0V to Vcc	_	10	_	5	μА
VoL	Output Low Voltage (I/O0-I/O7)	IOL = 4mA	_	0.4	_	0.4	V
VoL	Open Drain Output Low Voltage (BUSY INT)	loL = 16mA		0.5		0.5	٧
Voн	Output High Voltage	Ioн = -4mA	2.4	_	2.4	_	V

NOTES:

1. At Vcc<2.0V leakages are undefined.

2689 tbl 04

CAPACITANCE (TA = +25°C, f = 1.0MHz) TQFP Package Only

Symbol	Parameter (1)	Conditions	Max.	Unit	
CIN	Input Capacitance	VIN = 3dV	9	рF	
Cout	Output Capacitance	VIN = 3dV	10	pF	

NOTE:

- 1. This parameter is determined by device characterization but is not production tested.
- 3dv references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

6.01

2689 tbl 05

3

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1,6) (Vcc = $5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	Vers	ion			7140	X25 ⁽³⁾ X25 ⁽³⁾ Max.	7140	X35 X35 Max.	7140	X55 X55 Max.	714	0X100 0X100 Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CEL and CER = VIL, Outputs open, f = fMAX ⁽⁴⁾	MIL.	SA LA	 110		110 110 110	280 220 220	80 80 80	230 170 165	65 65 65	190 140 155	65 65 65	190 140 155	mA
	,			LA	110	200	110	170	80	120	65	110	65	110	
ISB1	Standby Current (Both Ports - TTL	\overrightarrow{CEL} and $\overrightarrow{CER} = VIH$, $f = fMAX^{(4)}$		SA LA	_		30 30	80 60	25 25	80 60	20 20	65 45	20 20	65 45	mA
	Level Inputs)	·	COM'L.	SA LA	30 30	65 45	30 30	65 45	25 25	65 45	20 20	65 35	20 20	55 35	
ISB2	Standby Current (One Port - TTL	CE-A = VIL and CE-B = VIH (7)	MIL.	SA LA	_		65 65	160 125	50 50	150 115	40 40	125 90	40 40	125 90	mA
	Level Inputs)	Active Port Outputs Open, $f = f_{MAX}^{(4)}$	COM'L.	SA LA	65 65	165 125	65 65	150 115	50 50	125 90	40 40	110 75	40 40	110 75	
ISB3	Full Standby Current (Both Ports - All	CEL and CER ≥ Vcc -0.2V,	MIL.	SA LA	-	_	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs	$VIN \ge VCC -0.2V \text{ or } VIN \le 0.2V, f = 0^{(5)}$	COM'L.	SA LA	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 4	1.0 0.2	15 4	1.0 0.2	15 4	
ISB4	Full Standby Current (One Port - All	CE-A- ≤ 0.2V and CE-B- > VCC -0.2V ⁽⁷⁾	MIL.	SA LA	=	_	60 60	155 115	45 45	145 105	40 40	110 85	40 40	110 80	mA
	CMOS Level Inputs)	$VIN \ge VCC -0.2V$ or $VIN \le 0.2V$, Active Port Outputs Open, $f = fMax^{(4)}$	COM'L.		60 60	155 115	60 60	145 105	45 45	110 85	40 40	100 70	40 40	95 70	

NOTES:

1. 'X' in part numbers indicates power rating (SA or LA).

2. Com'l Only, 0°C to +70°C temperature range. PLCC package only.

3. Not available in DIP packages...

- At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRc, and using "AC TEST CONDITIONS"
 of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 6. Vcc = 5V, Ta=+25°C for Typ and is not production tested. Vcc pc = 100mA (Typ)
- 7. Port "A" may be either left or right port. Port "B" is opposite from port "A".

DATA RETENTION CHARACTERISTICS (LA Version Only)

Symbol	Parameter	Test Conditions		IDT713 Min.	DLA/IDT714 Typ. ⁽¹⁾	OLA Max.	Unit
VDR	Vcc for Data Retention			2.0			V
ICCDR	Data Retention Current		Mil.		100	4000	μА
ŀ		Vcc = 2.0V, CE ≥ Vcc -0.2V	Com'l.	·-	100	1500	μА
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	Vin ≥ Vcc -0.2V or Vin ≤ 0.2V	•	0		_	ns
tR ⁽³⁾	Operation Recovery Time			tRC ⁽²⁾	_		ns

NOTES:

1. Vcc = 2V, Ta = +25°C, and is not production tested.


2. tRC = Read Cycle Time

3. This parameter is guaranteed but not production tested.

2689 tbl 07

2689 tbl 06

DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2, and 3

2689 tbl 08




Figure 1. Output Test Load




Figure 2. Output Test Load (for thz, tLz, twz, and tow) * including scope and jig




Figure 3. BUSY and INT AC Output Test Load

2689 drw 07


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾

		7130	7130X20 ⁽²⁾ 7130X25 ⁽⁵⁾ 7140X25 ⁽⁵⁾		7130X35 7140X35		7130X55 7140X55		7130X100 7140X100			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle											
trc	Read Cycle Time	20		25	_	35	_	55	_	100		ns
taa	Address Access Time		20		25		35		55	-	100	ns
tACE	Chip Enable Access Time		20_		25		35		_55_	l	100	ns
taoe	Output Enable Access Time		11		12	_	20		25		40	ns
tон	Output Hold From Address Change	3	_	3		3	_	3	_	10	_	ns
tLZ	Output Low-Z Time ^(1,4)	0	_	0	_	0	_	5		5		ns
tHZ	Output High-Z Time ^(1,4)		10	_	10	_	15	_	25	_	40	ns
tPU	Chip Enable to Power Up Time ⁽⁴⁾	0		0	-	0	_	0		0	_	ns
tPD	Chip Disable to Power Down Time(4)		20		25	_	35		50		50	ns
NOTES:											26	89 tbl 09

NOTES:


- 1. Transition is measured ±500mV from Low or High impedance voltage Output Test Load (Figure 2).
- 2. Com'l Only, 0°C to +70°C temperature range. PLCC package only.
- 3. "X" in part numbers indicates power rating (SA or LA).
- 4. This parameter is guaranteed by device characterization, but is not production tested.
- 5. Not available in DIP packages.

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1)



- 1. R/W = VIH, CE = VIL, and is OE = VIL. Address is valid prior to the coincidental with CE transition Low.
- 2. tBDD delay is required only in case where the opposite is port is completing a write operation to same the address location. For simultanious read operations BUSY has no relationship to valid
- 3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(3)



NOTES:


- 1. Timing depends on which signal is asserted last, OE or CE.
- 2. Timing depends on which signal is deaserted first, OE or CE.
- 3. $R/\overline{W} = V_{IH}$, and the address is valid prior to other coincidental with \overline{CE} transition Low.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁵⁾

		7130	7130X20 ⁽²⁾		(25 ⁽⁶⁾	7130	0X35	713	0X55	7130	X100	
		Ĭ	7140		140X25 ⁽⁶⁾ 71		7140X35		0X55	7140	X100	
Symbol	Parameter N		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cy											-	
twc	Write Cycle Time ⁽³⁾	20		25	_	35	_	55		100	_	ns
tEW	Chip Enable to End-of-Write	15		20		30		40		90		ns
taw	Address Valid to End-of-Write	15		20		30		40		90	_	ns
tas	Address Set-up Time	0		0		0	_	0		0		ns
twP	Write Pulse Width ⁽⁴⁾	15		15		25		30		55		ns
twn	Write Recovery Time	0	_	0	_	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	10	_	12		15		20	_	40	_	ns
tHZ	Output High-Z Time ⁽¹⁾	_	10	l —	10	_	15	l —	25	_	40	ns
tDH	Data Hold Time	0		0	_	0		0	_	0	_	ns
twz	Write Enabled to Output in High-Z ⁽¹⁾		10		10		15		25		40	ns_
tow	Output Active From End-of-Write ⁽¹⁾	0		0		0	_	0		0		ns
NOTES:												2689 tbl 10


- 1. Transition is measured ±500mV from Low or High impedance voltage with Output Test Load (Figure 2). This parameter guaranteed device characterization but is not production tested.
- 2. 0°C to +70°C temperature range only, PLCC package only.
- 3. For MASTER/SLAVE combination, two = tBAA + twP, since $R/\overline{W} = VIL$ must occur after tBAA.
- 4. If \overline{OE} is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is High during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 5. "X" in part numbers indicates power rating (SA or LA).
- 6. Not available in DIP packages.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, (R/W CONTROLLED TIMING)(1,5,8)



2689 drw 10

TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CE CONTROLLED TIMING)(1,5)



2689 drw 11

- 1. R/W or CE must be High during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of $\overline{CE} = VIL$ and $R/\overline{W} = VIL$.
- 3. two is measured from the earlier of \overline{CE} or R/\overline{W} going High to the end of the write cycle.
- During this period, the I/O pins are in the output state and input signals must not be applied.
 If the CE Low transition occurs simultaneously with or after the R/W Low transition, the outputs remain in the High impedance state.
- 6. Timing depends on which enable signal $(\overline{CE} \text{ or } R/\overline{W})$ is asserted last.
- 7. This parameter is determined be device characterization, but is not production tested. Transition is measured +/- 500mV from steady state with the Output Test Load (Figure 2).
- 8. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is High during a RW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

2689 tbl 11


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁷⁾

		7130	X20 ⁽¹⁾	7130	X25 ⁽⁹⁾	7130	X35	7130	X55	7130	X100	
1				7140	X25 ⁽⁹⁾	7140X35		7140X55		7140X100		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Busy 7	Busy Timing (For Master IDT7130 Only)											
tBAA	BUSY Access Time from Address		20		20	_	20		30		50	ns
tBDA	BUSY Disable Time from Address	_	20	_	20		20		30		<u>5</u> 0	ns
tBAC	BUSY Access Time from Chip Enable	_	20		20		20		30	_	50	ns
tBDC	BUSY Disable Time from Chip Enable		20		20	<u></u>	20		30	<u></u>	50	ns
twdd	Write Pulse to Data Delay(2)		50	<u> </u>	50		60		80		120	ns
tDDD	Write Data Valid to Read Data Delay(2)		35		35		35	_	55		100	ns
tAPS	Arbitration Priority Set-up Time(3)	5	_	5		5		5		5		ns
tBDD	BUSY Disable to Valid Data ⁽⁴⁾	_	20	_	25		35	_	55	_	100	ns
Busy T	iming (For Slave IDT7140 Only)											
twB	Write to BUSY Input ⁽⁵⁾	0	_	0		0		0	_	0		ns
twn	Write Hold After BUSY(6)	12		15		20		20		20	_	ns
tWDD	Write Pulse to Data Delay(2)		40		50		60		80	_	120	ns
tDDD	Write Data Valid to Read Data Delay(2)		30	_	35		35	_	55	_	100	ns

NOTES:

- 1.Com'l Only, 0°C to +70°C temperature range. PLCC package only.
- 2. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port -to-Port Read and BUSY.
- 3. To ensure that the earlier of the two ports wins.
- 4. tbdb is a calculated parameter and is the greater of 0, twbb twp (actual) or tbbb tbw (actual).
- 5. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A' ...
- 6. To ensure that a write cycle is completed on port 'B' after contention on port 'A'.
- 7. "X" in part numbers indicates power rating (S or L).
- 8. Not available in DIP package

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY (2,3,4)




NOTES:

- 1. To ensure that the earlier of the two ports wins. tBDD is ignored for slave (IDT7140).
- 2. $\overline{CE}L = \overline{CE}R = VIL$
- OE = Vil for the reading port.
- All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is oppsite from port "A".

2689 drw 12


TIMING WAVEFORM OF WRITE WITH BUSY(3)



NOTES:


- 1, tBDD must be met for both BUSY Input (IDT7140, slave) or Output (IDT7130 master).
- 2. BUSY is asserted on port 'B' blocking R/W'B', until BUSY'B' goes High.
- All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is opposite from port "A".

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING (1)



2689 drw 14

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESS MATCH TIMING (1)



- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. If tAPS is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (7130 only).

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽²⁾


		7130)	(20 ⁽¹⁾		X25 ⁽³⁾ X25 ⁽³⁾			7130X55 7140X55		7130X100 7140X100		Ì	
Symbol	Parameter	Min.	Max.	Min.	Min. Max. Min. Max.		Min.	Min. Max.		Max.	Unit		
Interrup	t Timing												
tas	Address Set-up Time	0		0	_	0		0	_	0	_	ns	
twn	Write Recovery Time	0		0	_	0	_	0	_	0		ns	
tins	Interrupt Set Time		20		25		25		45	_	60	ns	
tinn	Interrupt Reset Time		20		25		25		45		60	ns	

2689 tbl 12

- NOTES:
 1. 0°C to +70°C temperature range only, PLCC package only.
- 2. "X" in part numbers indicates power rating (SA or LA).
- Not available in DIP packages .


TIMING WAVEFORM OF INTERRUPT MODE

INT SET:



INT CLEAR:

2689 drw 16



- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. See Interrupt Truth Table.
- 3. Timing depends on which enable signal (CE or R/W) is asserted last.
- 4. Timing depends on which enable signal (CE or R/W) is de-asserted first.

TRUTH TABLES

TABLE I. NON-CONTENTION READ/WRITE CONTROL⁽⁴⁾

L	eft or	Right	Port ⁽¹⁾	
R/W	E	В	D0-7	Function
Х	Н	Х	Z	Port Disabled and in Power- Down Mode, ISB2 or ISB4
Х	Ι	X	Z	CER = CEL = VIH, Power-Down Mode, ISB1 or ISB3
L	L	Х	DATAIN	Data on Port Written Into Memory (2)
Н	L	L		Data in Memory Output on Port ⁽³⁾
H	اـ	Н	Z	High Impedance Outputs

NOTES:

1. AOL - A10L ≠ A0R - A10R.

2. If BUSY = L, data is not written.

3. If BUSY = L, data may not be valid, see two and tood timing.

4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

TABLE II. INTERRUPT FLAG(1,4)

	L	eft Port				Ri	ght Port			
R/WL	CEL	ŌĒL	A9L - A0L	INTL	R/WR	CER	ŌĒR	A9L - AOR	INTR	Function
L	L	Х	3FF	Х	Х	X	Х	Х	L ⁽²⁾	Set Right INTR Flag
X	X	Х	X	Х	Х	L	L	3FF	H ⁽³⁾	Reset Right INTR Flag
X	Х	Х	X	L ⁽³⁾	L	L	Х	3FE	X	Set Left INTL Flag
Х	L	L	3FE	H ⁽²⁾	Х	X	Х	Х	Х	Reset Left INTL Flag

2689 tbl 13

NOTES:

2689 tbl 14

- 1. Assumes BUSYL = BUSYR = VIH
- 2. If BUSYL = VIL, then No Change.
- 3. If BUSYR = VIL, then No Change.
- 4. 'H' = HIGH,' L' = LOW,' X' = DON'T CARE

TABLE II — ADDRESS BUSY ARBITRATION

	Inp	outs	Out	puts	
CEL	CER	Aol-Agl Aor-Agr	BUSYL(1)	BUSYR ⁽¹⁾	Function
X	X	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
X	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2689 tbl 15

- 1. Pins BUSYL and BUSYR are both outputs for IDT7130 (master). Both are inputs for IDT7140 (slave). BUSYx outputs on the IDT7130 are open drain, not push-pull outputs. On slaves the BUSYx input internally inhibits writes.
- 2. 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs can not be low simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving Low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYn outputs are driving Low regardless of actual logic level on the pin.

6.01

FUNCTIONAL DESCRIPTION

The IDT7130/IDT7140 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7130/IDT7140 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}} = \text{V}_{\text{H}}$). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is asserted when the right port writes to memory location 3FE (HEX), where a write is defined as the $\overline{\text{CE}} = R/\overline{\text{W}} = \text{VIL}$ per the Truth Table. The left port clears the interrupt by access address location FFE access when $\overline{\text{CER}} = \overline{\text{OER}} = \text{VIL}$, $R/\overline{\text{W}}$ is a "don't care". Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is asserted when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag ($\overline{\text{INTR}}$), the right port must access the memory location 3FF. The message (8 bits) at 3FE or 3FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FE and 3FF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The Busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. In slave mode the $\overline{\text{BUSY}}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{\text{BUSY}}$ pins High. If desired, unintended write operations can be prevented to a port by tying the Busy pin for that port Low.

The Busy outputs on the IDT7130 RAM (Master) are open drain type outputs and require open drain resistors to operate. If these RAMs are being expanded in depth, then the Busy indication for the resulting array does not require the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7130/IDT7140 RAMs the Busy pin is an output if the part is Master (IDT7031), and the Busy pin is an input if the part is a Slave (IDT7140) as shown in Figure 3.





Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7030 (Master) and IDT7140 (Slave)RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The Busy arbitration, on a Master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/\overline{W} signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

ORDERING INFORMATION





CMOS DUAL-PORT RAM 16K (2K x 8-BIT)

IDT7132SA/LA IDT7142SA/LA

FEATURES:

· High-speed access

Military: 25/35/55/100ns (max.)Commercial: 25/35/55/100ns (max.)

- Commercial: 20ns only in PLCC for 7132

· Low-power operation

— IDT7132/42SA Active: 550mW (typ.) Standby: 5mW (typ.)

IDT7132/42LA
 Active: 550mW (typ.)
 Standby: 1mW (typ.)

· Fully asynchronous operation from either port

 MASTER IDT7132 easily expands data bus width to 16-ormore bits using SLAVE IDT7142

• On-chip port arbitration logic (IDT7132 only)

• BUSY output flag on IDT7132; BUSY input on IDT7142

• Battery backup operation —2V data retention

• TTL-compatible, single 5V ±10% power supply

Available in popular hermetic and plastic packages

Military product compliant to MIL-STD, Class B

Standard Military Drawing # 5962-87002

 Industrial temperature range (-40°C to +85°C) is available, tested to miliary electrical specifications


DESCRIPTION:

The IDT7132/IDT7142 are high-speed 2K x 8 Dual-Port Static RAMs. The IDT7132 is designed to be used as a standalone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7142 "SLAVE" Dual-Port in 16-bit-ormore word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 550mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.

The IDT7132/7142 devices are packaged in a 48-pin sidebraze or plastic DIPs, 48-pin LCCs, 52-pin PLCCs, and 48-lead flatpacks. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.



MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1995

1

PIN CONFIGUARATIONS

A3L 9 A4L 10 A5L 11 A6L 12 A7L 13 A8L 14 A9L 15	DT7132/ 42 P48-1 & C48-2 DIP TOP VIEW (1)	39 38 37 36 36 35 34	VCC CER R/WR BUSYR OER A10R A10R A2R A3R A4R A5R A6R A6R A7R A8R A9R I/O7R I/O6R I/O4R I/O3R
I/O4L ☐ 20		29	I/O4R

2692 drw 02

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
TA	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ပ္
Іоит	DC Output Current	50	50	mA


NOTE:

- 2692 tbl 01
- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE


Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	OV	5.0V ± 10%
Commercial	0°C to +70°C	OV	5.0V ± 10%

2692 tbl 02



NOTE:

1. This text does not indicate orientation of the actual part-marking.



RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2		6.0 ⁽²⁾	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	V
NOTE:					2692 tbl 0

- 1. VIL (min.) = -1.5V for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.5V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1,6) (Vcc = 5.0V ± 10%)

						X20 ⁽²⁾	7132X25 ⁽³⁾ 7142X25 ⁽³⁾		7132X35 7142X35		7132X55 7142X55		7132X100 7142X100		
Symbol	Parameter	Test Conditions	Vers	ion	Тур.	Max.				Max.		Max.		Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CEL and CER = VIL, Outputs open, f = fMAX ⁽⁴⁾	MIL. COM'L.	SA LA SA LA	110 110	 250 200	110 110 110 110	280 220 220 170	80 80 80 80	230 170 165 120	65 65 65 65	190 140 155 110	65 65 65 65	190 140 155 110	mA
ISB1	Standby Current (Both Ports - TTL Level Inputs)	CEL and CER = VIH, f = fMAX ⁽⁴⁾	MIL. COM'L.	SA LA SA LA	 30 30	 65 45	30 30 30 30	80 60 65 45	25 25 25 25	80 60 65 45	20 20 20 20	65 45 65 35	20 20 20 20	65 45 55 35	mA
ISB2	Standby Current (One Port - TTL Level Inputs)	CE-A* = VIL and CE-B* = VIH (7) Active Port Outputs Open, f = fMAX ⁽⁴⁾	MIL.	SA LA SA LA	65 65	— 165 125	65 65 65	160 125 150 115	50 50 50 50	150 115 125 90	40 40 40 40	125 90 110 75	40 40 40 40	125 90 110 75	mA
ISB3	Full Standby Current (Both Ports - All CMOS Level Inputs	\overline{CE} L and \overline{CE} R \geq VCC -0.2V, VIN \geq VCC -0.2V or VIN \leq 0.2V,f = 0 ⁽⁵⁾	MIL. COM'L.	SA LA SA LA	1.0 0.2	 15 5	1.0 0.2 1.0 0.2	30 10 15 5	1.0 0.2 1.0 0.2	30 10 15 4	1.0 0.2 1.0 0.2	30 10 15 4	1.0 0.2 1.0 0.2	30 10 15 4	mA
ISB4	Full Standby Current (One Port - All CMOS Level Inputs)	$\overline{\text{CE-A}} \le 0.2V$ and $\overline{\text{CE-B}} \ge \text{Vcc} - 0.2V^{(7)}$ $V\text{IN} \ge \text{Vcc} - 0.2V$ or $V\text{IN} \le 0.2V$, Active Port Outputs Open, $f = f\text{MAX}^{(4)}$	MIL. COM'L.	SA LA SA LA	 60 60	 155 115	60 60 60	155 115 145 105	45 45 45 45	145 105 110 85	40 40 40 40	110 85 100 70	40 40 40 40	110 80 95 70	mA

1. 'X' in part numbers indicates power rating (SA or LA).

- 2. Com'l Only, 0°C to +70°C temperature range. PLCC package only.
- 3. Not available in DIP packages...
- 4. At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "ACTEST CONDITIONS" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 6. Vcc = 5V, Ta=+25°C for Typ and is not production tested. Vcc pc = 100mA (Typ)
- 7. Port "A" may be either left or right port. Port "B" is opposite from port "A".

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

			7132 7142		713 714		
Symbol	Symbol Parameter Test Conditions		Min.	Max.	Max.	Max.	Unit
IIul	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, Vin = 0V to Vcc		10	_	5	μА
liloi	Output Leakage Current ⁽¹⁾	Vcc = 5.5V, CE = Vін, Vouт = 0V to Vcc	_	10	_	5	μА
VoL	Output Low Voltage (I/O0-I/O7)	IOL = 4mA	_	0.4	_	0.4	V
VoL	Open Drain Output Low Voltage (BUSY INT)	loL = 16mA	_	0.5	-	0.5	V
Vон	Output High Voltage	lон = -4mA	2.4	_	2.4	_	V

NOTES:

1. At Vcc<2.0V leakages are undefined.

2689 thl 05

DATA RETENTION CHARACTERISTICS (LA Version Only)

			IDT7132				
Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
VDR	Vcc for Data Retention			2.0	_	1	٧
ICCDR	Data Retention Current	Vcc = 2.0V, CE ≥ Vcc -0.2V	Mil.	_	100	4000	μА
		VIN ≥ VCC -0.2V or VIN ≤ 0.2V	Com'l.		100	1500	μА
tCDR ⁽³⁾	Chip Deselect to Data Retention Time			0	_	_	ns
tR ⁽³⁾	Operation Recovery	1		tRC ⁽²⁾	-		ns
	Time	ļ		ļ			

NOTES:

- 1. Vcc = 2V, Ta = +25°C, and is not production tested.
- 2. tRC = Read Cycle Time
- 3. This parameter is guaranteed but not production tested.

DATA RETENTION WAVEFORM

DATA RETENTION MODE Vcc VDR≥2.0V 4.5V 4.5V +tcdr ► -tR VDR Vін

2692 drw 05

AC TEST CONDITIONS

Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels	1.5V
Output Load	See Figures 1, 2, & 3

2692 tbl 07

2692 tbl 06




Figure 1. Output Test

BUSY or INT 30pF* 100pF for 55 and 100ns versions

Figure 3. Busy AC Output TestLoad (IDT7132 only)

Figure 2. Output Test Load (for thz, tLz, twz, and tow) * Including scope and jig

2692 drw 06

6

2689 thi 08

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾

		7132X20 ⁽²⁾ 7132X25 ⁽⁵⁾ 7142X25 ⁽⁵⁾		1		7132X55 7142X55		7132X100 7142X100				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle												
tRC	Read Cycle Time	20		25	-	35	_	55		100		ns
tAA	Address Access Time		20_	_	25		35	_	55	_	100	ns
tACE	Chip Enable Access Time		20	_	25	_	35		55	_	100	ns
tAOE	Output Enable Access Time		11_		12		20	_	25		40_	ns
tон	Output Hold From Address Change	3	_	3	_	3	_	3	_	10	_	ns
tLZ	Output Low-Z Time ^(1,4)	0		0		0	_	5	_	5		ns
tHZ	Output High-Z Time ^(1,4)	_	10	-	10	_	15	_	25	_	40	ns
tpu	Chip Enable to Power Up Time ⁽⁴⁾	0		0		0		0	_	0	_	ns
tPD	Chip Disable to Power Down Time ⁽⁴⁾	_	20		25	_	35	_	50	_	50	ns


NOTES:

- 1. Transition is measured ±500mV from Low or High impedance voltage Output Test Load (Figure 2).
- Com'l Only, 0°C to +70°C temperature range. PLCC package only.
- 3. "X" in part numbers indicates power rating (SA or LA).
- 4. This parameter is guaranteed by device characterization, but is not production tested.
- 5. Not available in DIP packages.

ADDRESS DATAOUT PREVIOUS DATA VALID DATA VALID DATA VALID 1692 drw 07

- 1. $R/\overline{W} = V_{IH}$, $\overline{CE} = V_{IL}$, and is $\overline{OE} = V_{IL}$. Address is valid prior to the coincidental with \overline{CE} transition Low.
- 2. tBDD delay is required only in case where the opposite is port is completing a write operation to same the address location. For simultanious read operations BUSY has no relationship to valid output data.
- 3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ,3)



NOTES:

- 1. Timing depends on which signal is asserted last, OE or CE.
- 2. Timing depends on which signal is deaserted first, OE or CE.
- 3. $R/\overline{W} = V_{IH}$, and the address is valid prior to other coincidental with \overline{CE} transition Low.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁵⁾

		7132	X20 ⁽²⁾	7132)	(25 ⁽⁶⁾	7132X35		7132X55		7132X100		
				7142)	(25 ⁽⁶⁾	714	2X35	7142X55		7142X100		1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle												
twc	Write Cycle Time ⁽³⁾	20		25	-	35	_	55		100		ns
tEW	Chip Enable to End of Write	15	_	20		30		40		90		ns
taw	Address Valid to End of Write	15		20		30		40		90		ns
tAS	Address Set-up Time	0		0		0		0		0		ns
twp	Write Pulse Width ⁽⁴⁾	15		15		25		30		55		ns
twn	Write Recovery Time	0	_	0	_	0		0	_	0		ns
tow	Data Valid to End of Write	10		12		15		20		40		ns
tHZ	Output High Z Time(1)	T=	10	-	10		15		25	$\overline{}$	40	ns
tDH	Data Hold Time	0		0		0		0	_	0		ns
twz	Write Enabled to Output in High Z ⁽¹⁾	\top	10	\vdash	10		15		30		40	ns
tow	Output Active From End of Write ⁽¹⁾	0	_	0	_	0	_	0		0	_	ns

NOTES:

2692 tbl 09

- Transition is measured ±500mV from Low or High impedance voltage with Output Test Load (Figure 2). This parameter guaranteed device characterization but is not production tested.
- 2. 0°C to +70°C temperature range only, PLCC package only.
- 3. For Master/Slave combination, two = tbaa + twp, since R/W = VIL must occur after tbaa.
- 4. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is High during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 5. "X" in part numbers indicates power rating (SA or LA).
- 6. Not available in DIP packages.

CAPACITANCE (TA = $+25^{\circ}$ C,f = 1.0MHz)


Symbol	Parameter (1)	Conditions	Max.	Unit					
CIN	Input Capacitance	VIN = 0V	11	рF					
Cout	Output Capacitance	VIN = 0V	11	pF					

NOTE:

2692 tbl 10


1. This parameter is sampled and not 100% tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, (R/W CONTROLLED TIMING)(1,5,8))



2692 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CE CONTROLLED TIMING)(1,5)



2692 drw 11

- 1. R/W or CE must be High during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of $\overline{CE} = VIL$ and $R/\overline{W} = VIL$.
- 3. two is measured from the earlier of \overline{CE} or R/\overline{W} going High to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.

 5. If the CE Low transition occurs simultaneously with or after the R/W Low transition, the outputs remain in the High impedance state.
- 6. Timing depends on which enable signal (CE or R/W) is asserted last.
- This parameter is determined be device characterization, but is not production tested. Transition is measured +/- 500mV from steady state with the Output Test Load (Figure 2).
- If \overline{OE} is low during a \overline{PW} controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is High during a RW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁷⁾


		7132X20 ⁽¹⁾		7132	K25 ⁽⁹⁾	7132X35		7132X55		7132X100		
1		1 1		7142X25 ⁽⁹⁾		7142X35		7142X55		7142	X100	i i
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Busy T	iming (For Master IDT7130 Only)											
tBAA	BUSY Access Time from Address		20		20		20		30		50	ns
tBDA	BUSY Disable Time from Address	-	20		20		20	_	30		50	ns
tBAC	BUSY Access Time from Chip Enable		20		20		20		30		50_	ns
tBDC	BUSY Disable Time from Chip Enable	_	20	_	20		20		30		50_	ns
twdd	Write Pulse to Data Delay(2)		50_		_50		_60		80		120	ns
tDDD	Write Data Valid to Read Data Delay(2)	_	35_		35		35		55		100	ns
tAPS	Arbitration Priority Set-up Time(3)	5		5_		5		5		5		ns
tBDD	BUSY Disable to Valid Data ⁽⁴⁾	-	20	l —	25	_	35	_	55	_	100	ns
Busy T	iming (For Slave IDT7140 Only)											
twB	Write to BUSY Input ⁽⁵⁾	0		0		0		0	_	0_		ns
twn	Write Hold After BUSY (6)	12		15		20	_	20		20		ns
twpp	Write Pulse to Data Delay(2)		40	_	50	L	60		80	_	120	ns
tDDD	Write Data Valid to Read Data Delay(2)	-	30		35		35	_	55		100	ns

NOTES:

2689 tbl 11

- 1.Com'l Only, 0°C to +70°C temperature range, PLCC package only,
- 2. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port -to-Port Read and BUSY.
- 3. To ensure that the earlier of the two ports wins.
- 4. tbdb is a calculated parameter and is the greater of 0, twbb twp (actual) or tbbb tbw (actual).
- 5. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A'...
- 6. To ensure that a write cycle is completed on port 'B' after contention on port 'A'.
- 7. "X" in part numbers indicates power rating (S or L).
- 8. Not available in DIP package

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND $\overline{\text{BUSY}}^{(1,2,3,6)}$




NOTES:

2692 drw 12

- 1. To ensure that the earlier of the two ports wins, tAPS is ignored for Slave (IDT7142).
- 2. CEL = CER = VIL
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is opposite from port "A".


TIMING WAVEFORM OF WRITE WITH BUSY(3)



NOTES:


- 1, tBDD must be met for both BUSY Input (IDT7140, slave) or Output (IDT7130 master).
- 2. BUSY is asserted on port 'B' blocking R/W'B', until BUSY'B' goes High.
- All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is oppsite from port "A".

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CETIMING (1)



2692 drw 13

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESS MATCH TIMING (1)



2692 drw 15

- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. If tAPS is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (7032 only).

TRUTH TABLES

TABLE I. NON-CONTENTION READ/WRITE CONTROL⁽⁴⁾

L	eft or	Right	Port ⁽¹⁾	
R/W	E	В	D0-7	Function
Х	Ι	X		Port Disabled and in Power- Down Mode, ISB2 or ISB4
Х	Ξ	Х	Z	CER = CEL = VIH, Power-Down Mode, ISB1 or ISB3
L	L	X	DATAIN	Data on Port Written Into Memory(2)
H	L	-		Data in Memory Output on Port ⁽³⁾
Н	L	Н	Z	High Impedance Outputs

NOTES:

2654 tbl 12

- 1. A0L A10L ≠ A0R A10R.
- 2. If BUSY = L, data is not written.
- 3. If BUSY = L, data may not be valid, see twop and toop timing.
- 4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

TABLE II. INTERRUPT FLAG(1,4)

Left Port						Ri	ght Por			
R/WL	CEL	ŌĒL	A10L - A0L	INTL	R/WR	CER	OER	A10L - A0R	ÎÑÎR	Function
L	L	Х	7FF	X	Х	X	Х	X	L ⁽²⁾	Set Right INTR Flag
X	X_	X	Х	X	Х	L	١	7FF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	х	L ⁽³⁾	L	L	Х	7FE	Х	Set Left INTL Flag
Х	L	L	7FE	H ⁽²⁾	Х	Х	Х	Х	Х	Reset Left INTL Flag

NOTES:

2654 tbl 13

- 1. Assumes BUSYL = BUSYR = VIH
- 2. If BUSYL = VIL, then No Change.
- 3. If BUSYR = VIL, then No Change.
- 4. 'H' = HIGH,' L' = LOW,' X' = DON'T CARE

TABLE III — ADDRESS BUSY ARBITRATION

	Inp	uts	Out	puts	
CEL	CER	CER AOL-A10L BUSYL(1) BUSYR(1)		Function	
X	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
X	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2654 tbl 13

- 1. Pins BUSYL and BUSYR are both outputs for IDT7130 (master). Both are inputs for IDT7140 (slave). BUSYx outputs on the IDT7130 are open drain, not push-pull outputs. On slaves the BUSYx input internally inhibits writes.
- 2. L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs can not be low simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving Low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving Low regardless of actual logic level on the pin.

FUNCTIONAL DESCRIPTION

The IDT7132/IDT7142 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7132/IDT7142 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ = VIL). When a port is enabled, access to the entire memory array is permitted.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/Spin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT7132/IDT7142 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7130/IDT7140 RAM the busy pin is an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = L) as shown in Figure 3.





Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7032 (Master) and (Slave) IDT7142 RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/\overline{W} signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.



2692 drw 16



CMOS DUAL-PORT RAM 16K (2K x 8-BIT) WITH INTERRUPTS

IDT71321SA/LA IDT71421SA/LA

FEATURES:

· High-speed access

-Commercial: 20/25/35/45/55ns (max.)

· Low-power operation

—IDT71321/IDT71421SA Active: 550mW (typ.) Standby: 5mW (typ.) —IDT71321/421LA

Active: 550mW (typ.) Standby: 1mW (typ.)

• Two INT flags for port-to-port communications

 MASTER IDT71321 easily expands data bus width to 16or-more-bits using SLAVE IDT71421

• On-chip port arbitration logic (IDT71321 only)

BUSY output flag on IDT71321; BUSY input on IDT71421

· Fully asynchronous operation from either port

Battery backup operation —2V data retention (LA Only)

TTL-compatible, single 5V ±10% power supply

Available in popular hermetic and plastic packages


DESCRIPTION:

The IDT71321/IDT71421 are high-speed 2K x 8 Dual-Port Static RAMs with internal interrupt logic for interprocessor communications. The IDT71321 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT71421 "SLAVE" Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\text{CE}}$, permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 550mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.

The IDT71321/IDT71421 devices are packaged in 52-pin PLCCs and 64-pin TQFPs.





COMMERCIAL TEMPERATURE RANGES

APRIL 1995

1

PIN CONFIGURATIONS





NOTES:

1. This text does not indicate orientation of the actual part-marking.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	ů
TBIAS	Temperature Under Bias	-55 to +125	ပို
Тѕтс	Storage Temperature	-55 to +125	ŝ
Іоит	DC Output Current	50	mA

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5 for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

•	Grade	Ambient Temperature	GND	Vcc
	Commercial	0°C to +70°C	0V	5.0V ± 10%

2691 tbl 02

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		6.0 ⁽²⁾	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

NOTE:

2691 tbl 01

VIL (min.) = -3.0V for pulse width less than 20ns.
 VTERM must not exceed Vcc + 0.5V.

2691 tbl 03

6.03

6

2689 tbl 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1,6) (Vcc = $5.0V \pm 10\%$)

					71321		1	X25 ⁽³⁾	,		7132			1X100	
Symbol	Parameter	Test Conditions	Vers	ion	Тур.	Max.		X25 ⁽³⁾ Max.		1X35 Max.	7142 Typ.	Max.		1X100 Max.	Unit
Icc	Dynamic Operating Current (Both Ports	CEL and CER = VIL, Outputs open,	MIL.	SA LA	=	_	110 110	280 220	80 80	230 170	65 65	190 140	65 65	190 140	mA
	Active)	f = fMAX ⁽⁴⁾	COM'L.	SA LA	110 110	250 200	110 110	220 170	80 80	165 120	65 65	155 110	65 65	155 110	
ISB1	Standby Current (Both Ports - TTL	$\overline{CE}L$ and $\overline{CE}R = VIH$, $f = fMAX^{(4)}$	MIL.	SA LA	_	_	30 30	80 60	25 25	80 60_	20 20	65 45	20 20	65 45	mA
	Level Inputs)		COM'L.	SA LA	30 30	65 45	30 30	65 45	25 25	65 45	20 20	65 35	20 20	55 35	
ISB2	Standby Current (One Port - TTL	CE-A* = VIL and CE-B* = VIH (7)	MIL.	SA LA		_	65 65	160 125	50 50	150 115	40 40	125 90	40 40	125 90	mA
	Level Inputs)	Active Port Outputs Open, $f = fMAX^{(4)}$	COM'L.	SA LA	65 65	165 125	65 65	150 115	50 50	125 90	40 40	110 75	40 40	110 75	
IsB3	Full Standby Current (Both Ports - All	CEL and CER ≥ Vcc -0.2V,	MIL.	SA LA		_	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs	Vin \geq Vcc -0.2V or Vin \leq 0.2V,f = 0 ⁽⁵⁾	COM'L.	SA LA	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 4	1.0 0.2	15 4	1.0 0.2	15 4	
ISB4	Full Standby Current (One Port - All	CE·A· ≤ 0.2V and CE·B· ≥ Vcc -0.2V ⁽⁷⁾	MIL.	SA LA	_	_	60 60	155 115	45 45	145 105	40 40	110 85	40 40	110 80	mA
	CMOS Level Inputs)	VIN \geq VCC -0.2V or VIN \leq 0.2V, Active Port Outputs Open, f = fMAX ⁽⁴⁾	COM'L.	SA LA	60 60	155 115	60 60	145 105	45 45	110 85	40 40	100 70	40 40	95 70	

NOTES:

1. 'X' in part numbers indicates power rating (SA or LA).

- 2. Com'l Only, 0°C to +70°C temperature range. PLCC package only.
- 3. Not available in DIP packages...
- 4. At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "ACTEST CONDITIONS" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 6. Vcc = 5V, TA=+25°C for Typ and is not production tested. Vcc pc = 100mA (Typ)
- 7. Port "A" may be either left or right port. Port "B" is opposite from port "A".

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	IDT71: IDT714 Min.			321LA 421LA Max.	Unit
IILII	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, Vin = 0V to Vcc	_	10	_	5	μА
llLOI	Output Leakage Current ⁽¹⁾	CE = VIH, VOUT = 0V to VCC VCC = 5.5V	_	10	_	5	μА
Vol	Output Low Voltage (I/Oo-I/O7)	IoL = 4mA	_	0.4	_	0.4	V
Vol	Open Drain Output Low Voltage (BUSY/INT)	loL = 16mA	_	0.5	_	0.5	V
Vон	Output High Voltage	loн = -4mA	2.4		2.4		V

NOTE: 1. At Vcc < 2.0V leakages are undefined.


DATA RETENTION CHARACTERISTICS (LA Version Only)

		,		71	321LA/7142	21LA	
Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit	
VDR	VCC for Data Retention			2.0		0	V
ICCDR	Data Retention Current	VCC = 2.0V, CE ≥ VCC - 0.2V	COM'L.		100	1500	μА
tCDR ⁽³⁾	Chip Deselect to Data	VIN ≥ VCC - 0.2V or VIN≤ 0.2V		0	_	_	ns
	Retention Time						1
tR ⁽³⁾	Operation Recovery			tRC ⁽²⁾	_	_	ns
	Time						

NOTES:

- 1. Vcc = 2V, TA = +25°C, and is not production tested.
- 2. trc = Read Cycle Time
- 3. This parameter is guaranteed but not production tested.

DATA RETENTION WAVEFORM



2691 drw 04

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2691 tbl 07




Figure 1. AC Output Test Load

Figure 2. Output Test Load (for thz, tuz, twz, and tow) * Including scope and jig.




Figure 3. BUSY and INT AC Output Test Load


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾

		71321X20 ⁽²⁾ 71321X25 ⁽⁵⁾ 7						71321				
Symbol	Parameter	Min.	Max.		X25 ⁽⁵⁾ Max.			71421 Min.		71421 Min.	Max.	Unit
Read Cy	cle	-						'				
trc	Read Cycle Time	_20		25		35_	_	55	_	100		ns
taa	Address Access Time	_	20		25		35		55	_	100	ns
tACE	Chip Enable Access Time		20	_	25		35		55	-	100	ns
tAOE	Output Enable Access Time		11_		12	_=_	20	_	25		_40	ns
ton	Output Hold From Address Change	3	_	3	_	3	_	3	_	10	_	ns
tLZ	Output Low-Z Time ^(1,4)	0	_	0	_	0	_	5		5	_	ns
tHZ	Output High-Z Time ^(1,4)	_	10	_	10	_	15	_	25	_	40	ns
tPU	Chip Enable to Power Up Time ⁽⁴⁾	0	_	0	-	0	_	0	_	0	_	ns
tPD	Chip Disable to Power Down Time ⁽⁴⁾	_	20		25		35	_	50	_	50	ns
NOTES:											26	89 tbl 08

NOTES:

- 1. Transition is measured ±500mV from Low or High impedance voltage Output Test Load (Figure 2).
- 2. Com'l Only, 0°C to +70°C temperature range. PLCC package only.
- 3. "X" in part numbers indicates power rating (SA or LA).
- 4. This parameter is guaranteed by device characterization, but is not production tested.
- 5. Not available in DIP packages.


TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE (1)



NOTES:

- 1. R/W = VIH, CE = VIL, and is OE = VIL. Address is valid prior to the coincidental with CE transition Low.
- 2. tBDD delay is required only in case where the opposite is port is completing a write operation to same the address location. For simultanious read operations BUSY has no relationship to valid
- 3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (3)



NOTES:

- 1. Timing depends on which signal is asserted last, OE or CE.
- 2. Timing depends on which signal is deaserted first, OE or CE.
- 3. $R/\overline{W} = V_{IH}$, and the address is valid prior to other coincidental with \overline{CE} transition Low.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁵⁾

	71321	X20 ⁽²⁾	71321	X25 ⁽⁶⁾	7132	1X35	7132	1X55	71321	X100	
			71421	X25 ⁽⁶⁾	7142	1X35	7142	1X55	71421	X100	
Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
cle											
Write Cycle Time ⁽³⁾	20	_	25		35		55		100		ns
Chip Enable to End of Write	15		20		30		40		90		ns
Address Valid to End of Write	15		20		30		40		90		ns
Address Set-up Time	0		0		0		0		0		ns
Write Pulse Width ⁽⁴⁾	15		15		25		30		55		ns
Write Recovery Time	0		0		0		0		0		ns
Data Valid to End of Write	10		12		15		20		40		ns
Output High Z Time(1)	T=	10	T-	10	_	15	_	25	_	40	ns
Data Hold Time	0		0	_	0		0		0		ns
Write Enabled to Output in High Z ⁽¹⁾	T-	10	T —	10	_	15	_	30		40	ns
Output Active From End of Write ⁽¹⁾	0		0		0		0		0		ns
	Write Cycle Time ⁽³⁾ Chip Enable to End of Write Address Valid to End of Write Address Set-up Time Write Pulse Width ⁽⁴⁾ Write Recovery Time Data Valid to End of Write Output High Z Time ⁽¹⁾ Data Hold Time Write Enabled to Output in High Z ⁽¹⁾	Parameter Min. cle Write Cycle Time ⁽³⁾ 20 Chip Enable to End of Write 15 Address Valid to End of Write 15 Address Set-up Time 0 Write Pulse Width ⁽⁴⁾ 15 Write Recovery Time 0 Data Valid to End of Write 10 Output High Z Time ⁽¹⁾ — Data Hold Time 0 Write Enabled to Output in High Z ⁽¹⁾ —	Parameter Min. Max. cle Write Cycle Time ⁽³⁾ 20 — Chip Enable to End of Write 15 — Address Valid to End of Write 15 — Address Set-up Time 0 — Write Pulse Width ⁽⁴⁾ 15 — Write Recovery Time 0 — Data Valid to End of Write 10 — Output High Z Time ⁽¹⁾ — 10 Data Hold Time 0 — Write Enabled to Output in High Z ⁽¹⁾ — 10	Parameter Min. Max. 71421. Min. cle Write Cycle Time ⁽³⁾ 20 — 25 Chip Enable to End of Write 15 — 20 Address Valid to End of Write 15 — 20 Address Set-up Time 0 — 0 Write Pulse Width ⁽⁴⁾ 15 — 15 Write Recovery Time 0 — 0 Data Valid to End of Write 10 — 12 Output High Z Time ⁽¹⁾ — 10 — Data Hold Time 0 — 0 Write Enabled to Output in High Z ⁽¹⁾ — 10 —	Cite Write Cycle Time ⁽³⁾ 20 — 25 — Chip Enable to End of Write 15 — 20 — Address Valid to End of Write 15 — 20 — Address Set-up Time 0 — 0 — Write Pulse Width ⁽⁴⁾ 15 — 15 — Write Recovery Time 0 — 0 — Data Valid to End of Write 10 — 12 — Output High Z Time ⁽¹⁾ — 10 — 10 Data Hold Time 0 — 0 — Write Enabled to Output in High Z ⁽¹⁾ — 10 — 10	Parameter Min. Max. 71421X25 ⁽⁶⁾ Min. 7142 cle Write Cycle Time ⁽³⁾ 20 — 25 — 35 Chip Enable to End of Write 15 — 20 — 30 Address Valid to End of Write 15 — 20 — 30 Address Set-up Time 0 — 0 — 0 — 0 Write Pulse Width ⁽⁴⁾ 15 — 15 — 25 Write Recovery Time 0 — 0 — 0 — 0 Data Valid to End of Write 10 — 12 — 15 Output High Z Time ⁽¹⁾ — 10 — 10 — 0 Data Hold Time 0 — 0 — 0 — 0 Write Enabled to Output in High Z ⁽¹⁾ — 10 — 10 — 10	Parameter Min. Max. 71421X25 ⁽⁶⁾ Min. 71421X35 Cole Write Cycle Time ⁽³⁾ 20 — 25 — 35 — Chip Enable to End of Write 15 — 20 — 30 — Address Valid to End of Write 15 — 20 — 30 — Address Set-up Time 0 — 0 — 0 — Write Pulse Width ⁽⁴⁾ 15 — 15 — 25 — Write Recovery Time 0 — 0 — 0 — Data Valid to End of Write 10 — 12 — 15 — Output High Z Time ⁽¹⁾ — 10 — 10 — 15 Data Hold Time 0 — 0 — 0 — Write Enabled to Output in High Z ⁽¹⁾ — 10 — 15 —	Parameter Min. Max. 71421X25 ⁽⁶⁾ Min. 71421X35 Min. 7142 Max. 7142 Min. Max. 7142 Min. Max. Min. Max. <th< td=""><td>Parameter Min. Max. 71421X25⁽⁶⁾ Min. 71421X35 71421X55 Cole Write Cycle Time⁽³⁾ 20 — 25 — 35 — 55 — Chip Enable to End of Write 15 — 20 — 30 — 40 — Address Valid to End of Write 15 — 20 — 30 — 40 — Address Set-up Time 0 —</td><td>Parameter Min. Max. 71421X25⁽⁶⁾ Min. 71421X35 Min. 71421X55 Min.</td><td>Parameter Min. Max. 71421X25(6) Min. 71421X35 Min. 71421X55 Min. 71421X100 Min. Max. <</td></th<>	Parameter Min. Max. 71421X25 ⁽⁶⁾ Min. 71421X35 71421X55 Cole Write Cycle Time ⁽³⁾ 20 — 25 — 35 — 55 — Chip Enable to End of Write 15 — 20 — 30 — 40 — Address Valid to End of Write 15 — 20 — 30 — 40 — Address Set-up Time 0 —	Parameter Min. Max. 71421X25 ⁽⁶⁾ Min. 71421X35 Min. 71421X55 Min.	Parameter Min. Max. 71421X25(6) Min. 71421X35 Min. 71421X55 Min. 71421X100 Min. Max. <


NOTES:

- 2692 tbl 09
- Transition is measured ±500mV from Low or High impedance voltage with Output Test Load (Figure 2). This parameter guaranteed device characterization but is not production tested.
- 2. 0°C to +70°C temperature range only, PLCC package only.
- 3. For Master/Slave combination, two = tBAA + twp, since R/\overline{W} = VIL must occur after tBAA.
- 4. If \overline{OE} is low during a R/\overline{W} controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If \overline{OE} is High during a R/\overline{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 5. "X" in part numbers indicates power rating (SA or LA).
- 6. Not available in DIP packages.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, (R/W CONTROLLED TIMING)(1,5,8)



TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CE CONTROLLED TIMING)(1,5)



- 1. R/W or CE must be High during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of \overline{CE} = VIL and R/W= VIL.
- 3. twn is measured from the earlier of $\overline{\text{CE}}$ or R/\overline{W} going High to the end of the write cycle.
- During this period, the I/O pins are in the output state and input signals must not be applied.
 If the CE Low transition occurs simultaneously with or after the R/W Low transition, the outputs remain in the High impedance state.
- Timing depends on which enable signal (CE or R/W) is asserted last.
- 7. This parameter is determined be device characterization, but is not production tested. Transition is measured +/- 500mV from steady state with the Output Test Load (Figure 2).
- 8. If OE is low during a RW controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is High during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

2691 drw 09


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁷⁾

	TING TEMPERATURE AND GOLLE		X20 ⁽¹⁾	71321	X25 ⁽⁹⁾	7132	1X35	7132	X55	7132	1X100	
		71421X25 ⁽⁹⁾			X25 ⁽⁹⁾	7142	1X35	71421X55		71421X100		ĺ
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Busy T	iming (For Master IDT71321 Only)											
tBAA	BUSY Access Time from Address	_	20		20		20		30	_	50	ns
tBDA	BUSY Disable Time from Address		20	<u> </u>	20_		20		30	<u> </u>	50	ns
tBAC	BUSY Access Time from Chip Enable		20	<u> </u>	20_		_20		30		_50	ns
tbdc	BUSY Disable Time from Chip Enable		20	<u> </u>	20		20	=	30		50	ns
twpp	Write Pulse to Data Delay(2)		50		50		60		80		120	ns
tDDD	Write Data Valid to Read Data Delay ⁽²⁾		35	<u> </u>	35		35		55		100	ns
tAPS	Arbitration Priority Set-up Time(3)	5		5		5		5		5		ns
tBDD	BUSY Disable to Valid Data ⁽⁴⁾		20	<u> </u>	25		35	_	55		100	ns
Busy T	iming (For Slave IDT71421 Only)											
twB	Write to BUSY Input ⁽⁵⁾	0		0		0_	_	0	_	0		ns
twн	Write Hold After BUSY ⁽⁶⁾	12		15_		20_		20		_20		ns
twpp	Write Pulse to Data Delay ⁽²⁾	<u> </u>	40_	<u> </u>	50	<u> </u>	60		80		120	ns_
todo	Write Data Valid to Read Data Delay(2)	_	30	<u> </u>	35		35	1	55	_	100	ns

NOTES:

- 1.Com'l Only, 0°C to +70°C temperature range. PLCC package only.
- 2. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port -to-Port Read and BUSY.
- 3. To ensure that the earlier of the two ports wins.
- 4. tbpb is a calculated parameter and is the greater of 0, twpb twp (actual) or tpbb tpw (actual).
- 5. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A' ...
- 6. To ensure that a write cycle is completed on port 'B' after contention on port 'A'.
- 7. "X" in part numbers indicates power rating (S or L).
- 8. Not available in DIP package

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY(2,3,4)




NOTES:

- 1. To ensure that the earlier of the two ports wins. tAPS is ignored for Slave (IDT7142).
- 2. CEL = CER = VIL
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is opposite from port "A".

հ


TIMING WAVEFORM OF WRITE WITH BUSY(3)




NOTES:

- 1. tWH must be met for both BUSY Input (IDT71421, slave) or Output (IDT71321 master).
- 2. BUSY is asserted on port 'B' blocking R/W'B', until BUSY'B' goes High.
- All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is oppsite from port "A".

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{\text{CE}}$ TIMING (1)



TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESS MATCH TIMING (1)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. If tAPS is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (71321 only).

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾


		71321 7142		7132 ⁻ 7142		7132 7142				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min,	Max.	Unit
Interrup	t Timing									
tas	Address Set-up Time	0		0		0_	_	0		ns
twn	Write Recovery Time	0		0		0		0		ns
tins	Interrupt Set Time	_	25		25		35		45	ns
tinn	Interrupt Reset Time	_	25		25	_	35		45	ns

2689 tbl 11

NOTES:


- 1. 0°C to +70°C temperature range only, PLCC package only.
- 2. "X" in part numbers indicates power rating (SA or LA).
- 3. Not available in DIP packages .

TIMING WAVEFORM OF INTERRUPT MODE



2691 drw 14

CLEAR INT



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. See Interrupt Truth Table.
- 3. Timing depends on which enable signal (CE or R/W) is asserted last.
- 4. Timing depends on which enable signal (CE or R/W) is de-asserted first.

6

TRUTH TABLES

TABLE I. NON-CONTENTION READ/WRITE CONTROL⁽⁴⁾

L	eft or	Right	Port ⁽¹⁾	
R/W	CE	Œ	D0-7	Function
Х	Н	Х	Z	Port Disabled and in Power- Down Mode, ISB2 or ISB4
X	H	Х	Z	CER = CEL = VIH, Power-Down Mode, ISB1 or ISB3
L	Ы	X	DATAIN	Data on Port Written Into Memory(2)
H	L	L		Data in Memory Output on Port ⁽³⁾
Н	L.	Н	Z	High Impedance Outputs

NOTES:

2654 tbl 12

- 1. AOL A10L ≠ AOR A10R.
- 2. If BUSY = L, data is not written.
- 3. If BUSY = L, data may not be valid, see two and tood timing.
- 4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

TABLE II. INTERRUPT FLAG(1,4)

	Left Port				Ri	ght Por				
R/WL	CEL	OEL	A10L - A0L	INTL	R/WR	CER	ŌĒR	A10L - A0R	INTR	Function
L	L	Х	3FF	Х	Х	Х	X	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	X	Х	الـ	L	3FF	H ⁽³⁾	Reset Right INTR Flag
X	X	Х	X	L ⁽³⁾	L	L	X	3FE	Х	Set Left INTL Flag
X	L	L	3FE	H ⁽²⁾	Х	Х	Х	X	Х	Reset Left INTL Flag

NOTES:

2654 tbl 13

- 1. Assumes BUSYL = BUSYR = VIH
- 2. If BUSYL = VIL, then No Change.
- 3. If BUSYR = VIL, then No Change.
- 4. 'H' = HIGH,' L' = LOW,' X' = DON'T CARE

TABLE III — ADDRESS BUSY ARBITRATION

L		Inp	uts	Out	puts	
	CEL	CEL CER AOL-A10L AOR-A10R		BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	Function
	Х	Х	NO MATCH	Н	Н	Normal
	Н	Х	MATCH	н	н	Normal
	Х	Н	MATCH	Н	Н	Normal
	L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

2689 tbl 14

NOTE:

- 1. Pins BUSYL and BUSYR are both outputs for IDT71321 (master). Both are inputs for IDT71421 (slave). BUSYx outputs on the IDT71321 are open drain, not push-pull outputs. On slaves the BUSYx input internally inhibits writes.
- 2. 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs can not be low simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving Low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving Low regardless of actual logic level on the pin.

6.03

FUNCTIONAL DESCRIPTION

The IDT71321/IDT71421 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT71321/IDT71421 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}} = \text{V}_{\text{IH}}$). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location 7FE (HEX), where a write is defined as the $\overline{CE} = R/\overline{W} = V_{\parallel}$ per the Truth Table. The left port clears the interrupt by access address location 7FE access when $\overline{CER} = \overline{OER} = V_{IL}$, R/\overline{W} is a "don't care". Likewise, the right port interrupt flag (INTR) is asserted when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag (INTR), the right port must access the memory location 7FF. The message (8 bits) at 7FE or 7FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

pin for that port Low.

the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The Busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding. The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. In slave mode the $\overline{\text{BUSY}}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{\text{BUSY}}$ pins High. If desired, unintended

write operations can be prevented to a port by tying the Busy

Busy Logic provides a hardware indication that both ports of

The Busy outputs on the IDT71321 RAM (Master) are open drain type outputs and require open drain resistors to operate. If these RAMs are being expanded in depth, then the Busy indication for the resulting array does not require the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT71321/IDT71421 RAMs the Busy pin is an output if the part is Master (IDT71321), and the Busy pin is an input if the part is a Slave (IDT71421) as shown in Figure 3.





Figure 3. Busy and chip enable routing for both width and depth expansion with IDT71321 (Master) and (Slave) IDT71421 RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The Busy arbitration, on a Master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/\overline{W} signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

ORDERING INFORMATION



2691 drw 17

CMOS DUAL-PORT RAM 32K (4K x 8-BIT)

IDT7134SA IDT7134LA

FEATURES:

· High-speed access

Military: 25/35/45/55/70ns (max.)

Commercial: 20/25/35/45/55/70ns (max.)

· Low-power operation

- IDT7134SA

Active: 500mW (typ.) Standby: 5mW (typ.)

— IDT7134LA

Active: 500mW (typ.) Standby: 1mW (typ.)

- Fully asynchronous operation from either port
 Battery backup operation—2V data retention
- TTL-compatible; single 5V (±10%) power supply
- Available in several popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

DESCRIPTION:

The IDT7134 is an extremely high-speed 4K x 8 Dual-Port Static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself


to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simultaneously access the same Dual-Port RAM location.

The IDT7134 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports. An automatic power down feature, controlled by \overline{CE} , permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these Dual-Port typically on only 500mW of power. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 200µW from a 2V battery.

The IDT7134 is packaged on either a sidebraze or plastic 48-pin DIP, 48-pin LCC, 52-pin PLCC and 48-pin Ceramic Flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



2720 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

6

PIN CONFIGURATIONS(1)

CEL 1 R/WL 123 A101 4 OEL 16 A10 16 A11 17 A21 18 A31 11 A61 11 A61 11 A71 1	IDT7134 P48–1 & C48–2 DIP TOP VIEW (1)	48 VCC 47 CEA 46 R/WR 45 A11R 44 A10R 43 OGEA 41 A1R 40 A2R 41 A1R 40 A2R 38 A4R 37 A5R 38 A4R 37 A5R 36 A6R 35 A7R 31 I/O5R 31 I/O5R 30 I/O5R 27 I/O2R 28 I/O3R 27 I/O2R 28 I/O3R
--	--	--

2720 drw 02

INDEX-52 51 50 49 48 47 46[A1L[] 8 **OE**R]9 45[A₂L A₀R A₃L 44[A1R] 11 43<u>F</u>] A₂R A₅L 12 42[] A₃R IDT7134 A₆L] 13 41[] A₄R J52-1 A7L] 14 40€ A5R AaL **[**] 15 39E A6R PLCC TOP VIEW (1) A9L 1 16 38[] A7R 1/OoL 27 17 37[A8R I/O1L 18 36[A9R I/O2L 19 35[] N/C I/O3L 20 34[] I/O7R 21 22 23 24 25 26 27 28 29 30 31 32 33

2720 drw 03

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit						
VTERM ⁽²⁾	Terminal Voltage with Respect to Ground	-0.5 to +7.0	-0.5 to +7.0	>						
Та	Operating Temperature	0 to +70	-55 to +125	ç						
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç						
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C						
PT ⁽³⁾	Power Dissipation	1.5	1.5	W						
lout	DC Output Current	50	50	mA						

NOTE:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10 ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc +0.5V.

CAPACITANCE⁽¹⁾ (TA = +25°C, f = 1.0MHz)


Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	$VIN = 3dv^{(2)}$	9	рF
Соит	Output Capacitance	Vout = 3dv(2)	10	рF

2720 thi 02

2720 tbl 01

NOTES:

- This parameter is determined by device characterization but is not production tested.
- 3dv references the interpolated capacitance when the input and output signals switch from 0V to 3V and from 3V to 0V.



2720 drw 04

NOTE:

1. This text does not indicate orientation of actual part-marking.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc		
Military	-55°C to +125°C	0V	5.0V ± 10%		
Commercial	0°C to +70°C	OV	5.0V ± 10%		

2720 tbl 03

NOTES:

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
ViH	Input High Voltage	2.2	-	6.0 ⁽²⁾	>
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

2720 tbl 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc = 5V ± 10%)

			IDT7	134SA	IDT7		
Symbol Parameter		Test Conditions	Min.	Max.	Min.	Max.	Unit
llul	Input Leakage Current(1)	Vcc = 5.5V, Vin = 0V to Vcc		10	_	5	μА
llLol	Output Leakage Current	CE = ViH, Vout = 0V to Vcc		10	_	5	μА
Vol	Output Low Voltage	IoL = 6mA	_	0.4	_	0.4	V
		IOL = 8mA	1	0.5	_	0.5	٧
Vон	Output High Voltage	Iон = -4mA	2.4		2.4		٧

^{1.} At Vcc < 2.0V input leakages are undefined.

2720 tbl 05

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (VCC = $5.0V \pm 10\%$)

				7134X	20 ⁽⁴⁾	7134	X25	7134	X35	7134	X45	7134	X55	7134X70		
Symbol	Parameter	Test Conditions	Version	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Тур.(2)	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Мах.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current	CE = VIL Outputs Open	MIL. S L	=	1 1	160 160	310 260	150 150	300 250	140 140	280 240	140 140	270 220	140 140	270 220	mA
	(Both Ports Active)	f = fmax ⁽³⁾	COM'L.S L	170 170	280 240	160 160	280 220	150 150	260 210	140 140	240 200	140 140	240 200	140 140	240 200	
ISB1	Standby Current (Both Ports—TTL	CEL and CER = VIH f = fMAX ⁽³⁾	MIL. S L	=	_	25 25	100 80	25 25	75 55	25 25	70 50	25 25	70 50	25 25	70 50	mA
	Level Inputs)		COM'L.S L	25 25	110 80	25 25	80 50	25 25	75 45	25 25	70 40	25 25	70 40	25 25	70 40	
ISB2	Standby Current (One Port—TTL	CE _A , = V _{IL} and CE _B , = V _{IH}	MIL. S L	_	1	95 95	210 170	85 85	200 160	75 75	190 150	75 75	180 150	75 75	180 150	mA
	Level Inputs)	Active Port Outputs Open, f = fMAX ⁽³⁾	COM'L.S L	105 105	180 150	95 95	180 140	85 85	170 130	75 75	160 130	75 75	160 130	75 75	160 130	
ISB3	Full Standby Current (Both Ports—All	Both Ports CEL and CEn ≥ Vcc - 0.2V	MIL. S L	_		1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs)	Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V, $f = 0^{(3)}$	COM'L.S L	1.0 0.2	15 4.5	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	
ISB4	Full Standby Current (One Port—All	One Port \overline{CE}_A , or \overline{CE}_B , ≥ Vcc - 0.2V	MIL. S L	_	_	95 95	210 150	85 85	190 130	75 75	180 120	75 75	170 120	75 75	170 120	mA
	CMOS Level Inputs)	VIN ≥ Vcc - 0.2V or VIN ≤ 0.2V Active Port Outputs	COM'L.S L	105 105	170 130	95 95	170 120	85 85	160 110	75 75	150 100	75 75	150 100	75 75	150 100	
		Open, f = fmax ⁽³⁾	<u> </u>	Ĺ		L		L				<u> </u>		<u> </u>	<u> </u>	

NOTES:

1. "X" in part number indicates power rating (SA or LA).

2. Vcc = 5V, TA = +25°C for typical, and parameters are not production tested.

3. fmax = 1/tnc = All inputs cycling at f = 1/tnc (except Output Enable). f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby lsss.

4. (Commercial only) 0°C to +70°C temperature range.

^{1.} VIL (min.) ≥ -1.5 V for pulse width less than 10ns.

^{2.} VTERM must not exceed Vcc + 0.5V.

6

2720 tbl 07

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(LA Version Only) VLC = 0.2V, VHC = VCC - 0.2V

Symbol	Parameter	Test Condition		Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VCC for Data Retention	Vcc = 2V		2.0		_	V
ICCDR	Data Retention Current	CE ≥ VHC	MIL.		100	4000	μА
		Vin ≥ VHC or ≤ VLC	COM'L.		100	1500	Ì
tCDR ⁽³⁾	Chip Deselect to Data Retention Time]		0			ns
tR ⁽³⁾	Operation Recovery Time	į		tRC ⁽²⁾		_	ns

NOTES:

- 1. Vcc = 2V, TA = +25°C, and are not production tested.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization, but not production tested.

DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. AC Output Test Load




Figure 2. Output Test Load (for t.z, thz, twz, tow) *Including scope and jig

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁴⁾

		7134	7134X20 ⁽³⁾		4X25	7134	1X35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
tRC	Read Cycle Time	20		25		35		ns
taa	Address Access Time		20		25	_	35	ns
tACE	Chip Enable Access Time	1 -	20		25		35	ns
tAOE	Output Enable Access Time		15	[15		20	ns
tон	Output Hold from Address Change	3	_	0		0		ns
tız	Output Low-Z Time ^(1, 2)	3	_	0	_	0		ns
tHZ	Output High-Z Time ^(1, 2)		15	-	15		20	ns
tpu	Chip Enable to Power Up Time ⁽²⁾	0		0		0		ns
tpD	Chip Disable to Power Down Time ⁽²⁾	_	20		25	_	35	ns


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁴⁾ (CONT'D)

		7134	1X45	7134	1X55	7134X70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
trc	Read Cycle Time	45	—	55		70		ns
taa	Address Access Time		45		55		70	ns
tACE	Chip Enable Access Time		45	[-	55		70	ns
tAOE	Output Enable Access Time	T -	25	Γ -	30	=	40	ns
toн	Output Hold from Address Change	0		0	_	0	_	ns
tLZ	Output Low-Z Time ^(1, 2)	5	_	5		5	_	ns
tHZ	Output High-Z Time ^(1, 2)		20		25		30	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	_	0	_	0	-	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	_	45	—	50	l –	50	ns

NOTES:

- 1. Transition is measured ±500mV fromLow or High impedance voltage with the Output Test Load (Figures 1 and 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. (Commercial only) 0°C to +70°C temperature range only.
- 4. "X" in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1, 2, 4)




5

2720 tbi 09

6

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1, 3)



NOTES:

- 1. Timing depends on which signal is asserted last, $\overline{\text{OE}}$ or $\overline{\text{CE}}$.
- 2. Timing depends on which signal is de-asserted first, OE or CE.
- 3. $R/W = V_{H}$ and $\overline{OE} = V_{L}$, unless otherwise noted.
- 4. Start of valid data depends on which timing becomes effective, tAOE, tACE or tAA
- 5. taa for RAM Address Access and tsaa for Semaphore Address Access.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁶⁾

		7134	(20 ⁽⁵⁾	713	4X25	7134X35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE							
twc	Write Cycle Time	20	_	25	_	35	_	ns
tew	Chip Enable to End-of-Write	15	_	20	_	30	_	ns
taw	Address Valid to End-of-Write	15	_	20	_	30		ns
tas	Address Set-up Time	0		0		0	T —	ns
twp	Write Pulse Width	15	_	20		25	_	ns
twn	Write RecoveryTime	0	_	0	_	0		ns
tow	Data Valid to End-of-Write	15		15	_	20	_	ns
tHZ	Output High-Z Time ^(1, 2)	_	15		15		20	ns
tDH	Data Hold Time ⁽³⁾	0		0	_	3	_	ns
twz	Write Enabled to Output in High-Z ^(1, 2)	_	15	T —	15	_	20	ns
tow	Output Active from End-of-Write ^(1, 2, 3)	3	_	3	_	3		ns
twdd	Write Pulse to Data Delay ⁽⁴⁾		40	<u> </u>	50	_	60	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁴⁾⁽⁷⁾	_	30	_	30		35	ns

NOTES:

- 1. Transition is measured ±500mV from Low or High impedance voltage with Output Test Load (Figures 1 and 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. The specification for tor must be met by the device supplying write data to the RAM under all operating conditions. Although tor and tow values will vary over voltage and temperature, the actual tor will always be smaller than the actual tow.
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port to Port Read".
- 5. (Commercial only), 0°C to +70°C temperature range .
- 6. "X" in part number indicates power rating (SA or LA).
- 7. tddd = 35ns for military temperature range.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁶⁾ (CONT'D)


_		7134	X45	7134	4X55	7134		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE	CYCLE							
twc	Write Cycle Time	45	—	55		70	_	ns
tew	Chip Enable to End-of-Write	40		50		60	_	ns
taw	Address Valid to End-of-Write	40	_	50	_	60		ns
tas	Address Set-up Time	0	_	0		0		ns
twp	Write Pulse Width	40	_	50		60		ns
twr	Write RecoveryTime	0	-	0		0	<u> </u>	ns
tow	Data Valid to End-of-Write	20	T —	25		30		ns
tHZ	Output High-Z Time ^(1, 2)		20	—	25	_	30	ns
tDH	Data Hold Time ⁽³⁾	3	T —	3	_	3	_	ns
twz	Write Enabled to Output in High-Z ^(1, 2)	_	20		25	_	30	ns
tow	Output Active from End-of-Write ^(1, 2, 3)	3		3	_	3	-	ns
twon	Write Pulse to Data Delay ⁽⁴⁾		70	1	80		90	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁴⁾	T-	45	-	55		70	ns

NOTES:

2720 tbl 10

- 1. Transition is measured ±500mV fromLow orHigh impedance voltage with Output Test Load (Figures 1 and 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port to Port Read".
- 5. (Commercial only), 0°C to +70°C temperature range.
- 6. "X" in part number indicates power rating (SA or LA).


TIMING WAVEFORM OF WRITE WITH PORT - TO - PORT READ (1)




NOTE:

- 1. Write cycle parameters should be adhered to, in order to ensure proper writing.
- 2. CEL = CER = VIL. OE B = VIL.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1, 5, 8)



TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING(1,5)



NOTES:

- 1. R/W or CE must be High during all address transitions.
- A write occurs during the overlap (tew or twp) of a \(\overline{CE} = VIL \) and R(\overline{W} = VIL.
 twn is measured from the earlier of \(\overline{CE}\) or R(\overline{W}\) going high to the end-of-write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal (CE or R/W) is asserted last.
- This parameter is guaranteed by device characterization, but is not production tested. Transition is measured ± 500mV from steady state with the Output Test Load (Figure 2).
- If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

FUNCTIONAL DESCRIPTION

The IDT7134 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (\overline{OE}). In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in the table below.


TABLE I - READ/WRITE CONTROL

Le	ft or F	light F	Port ⁽¹⁾	
R/W	CE	Ш	D0-7	Function
X	Н	Х	Z	Port Disabled and in Power Down Mode, IsB2 or IsB4
Х	Н	Х	Z	CER = CEL = H, Power Down Mode, IsB1 or IsB3
L	L	Х	DATAIN	Data on port written into memory
Н	L	L	DATAOUT	Data in memory output on port
X	Х	Н	Z	High impedance outputs

2720 tbl 11

1. AoL - A11L ≠ AoR - A11R
"H" = HIGH, "L" = LOW, "X" = Don't Care, and "Z" = High Impedance

ORDERING INFORMATION



NOTE:



CMOS DUAL-PORT RAM 32K (4K x 8-BIT) WITH SEMAPHORE

IDT71342SA IDT71342LA

FEATURES:

- · High-speed access
 - Commercial: 20/25/35/45/55/70ns (max.)
- Low-power opera(7) tion
 - IDT71342SA
 - Active: 500mW (typ.)
 - Standby: 5mW (typ.)
 - IDT71342LA
 - Active: 500mW (typ.)
 - Standby: 1mW (typ.)
- Fully asynchronous operation from either port
- Full on-chip hardware support of semaphore signalling between ports
- Battery backup operation—2V data retention
- TTL-compatible; single 5V (±10%) power supply
- · Available in plastic packages


DESCRIPTION:

The IDT71342 is an extremely high-speed 4K x 8 Dual-Port Static RAM with full on-chip hardware support of semaphore signalling between the two ports.

The IDT71342 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. To assist in arbitrating between ports, a fully independent semaphore logic block is provided. This block contains unassigned flags which can be accessed by either side; however, only one side can control the flag at any time. An automatic power down feature, controlled by $\overline{\text{CE}}$ and $\overline{\text{SEM}}$, permits the on-chip circuitry of each port to enter a very low standby power mode (both $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ high).

Fabricated using IDT's CMOS high-performance technology, this device typically operates on only 500mW of power. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 200µW from a 2V battery. The device is packaged in either a 64-pin TQFP, thin quad plastic flatpack, or a 52-pin PLCC.

FUNCTIONAL BLOCK DIAGRAM




2721 drw 01


The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGES

APRIL 1995

PIN CONFIGURATIONS(1)





NOTE:

- 1. Index indicator is Pin 1 ID in package outline.
- 2. This text does not indicate orientation of actual part-marking.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to Ground	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ů
PT ⁽³⁾	Power Dissipation	1.5	1.5	w
lout	DC Output Current	50	_50	mΑ

NOTE:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10 ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc +0.5V.

CAPACITANCE⁽¹⁾ (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	рF
0001	Output Capacitance	V001 = 30V	10	_

2721 tbl 02

NOTE:

- This parameter is determined by device characterization but is not production tested.
- 3dv references the interpolated capacitance when the input and output signals switch from 0V to 3V and from 3V to 0V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

2721 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Parameter Min.		Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2		6.0 ⁽²⁾	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

2721 tbl 04

- VIL (min.) ≥ -1.5V for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.5V.

6

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc = 5V ± 10%)

			IDT71	342SA	IDT71		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
llul	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, Vin = 0V to Vcc	_	10		5	μΑ
llLOI	Output Leakage Current	CE = ViH, Vout = 0V to Vcc	_	10	_	5	μА
Vol	Output Low Voltage	IOL = 6mA	_	0.4		0.4	V
		IOL = 8mA	_	0.5	_	0.5	V
Vон	Output High Voltage	IOн = -4mA	2.4	_	2.4		V

NOTES:

2721 tbl 05

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1) (Vcc = 5.0V ± 10%)

				7	71342	X20	71342	X25	71342	X35	71342	X45	71342	2X55	71342	X70	
Symbol	Parameter	Test Conditions	Version	<u>, T</u>	yp.(2)	Max.	Typ. ⁽²⁾	Max.	Typ.(2)	Max.	Typ.(2)	Max.	Typ.(2)	Мах.	Typ.(2	Max.	Unit
ICC	Dynamic Operating	CE = VIL	COM'L.	s	_	280	_	280	_	260	-	240	_	240	-	240	mA
	Current (Both Ports Active)	Outputs Open SEM = Don't Care f = fMAX ⁽³⁾		L	-	240	_	240	ı	220	1	200	_	200	_	200	
ICC1	Dynamic Operating	CE = VIH	COM'L.	s	_	280	_	200	_	185	_	170	_	170	_	170	mA
	Current (Semaphores Both Sides)	Outputs Open SEM ≤ VIL f = fMAX ⁽³⁾		L	-	240	_	170	1	155	_	140	1	140		140	
ISB1	Standby Current	CEL and CER = VIH	COM'L.	s	25	80	25	80	25	75	25	70	25	70	25	70	mA
	(Both Ports—TTL Level Inputs)	SEML = SEMR ≥ VIH f = fMAX(3)		L	25	80	25	50	25	45	25	40	25	40	25	40	
ISB2	Standby Current	CE'A' = VIL and	COM'L.	s	_	180	_	180	_	170	_	160	_	160	_	160	mΑ
	(One Port—TTL Level Inputs)	CE*B* = VIH Active Port Outputs Open, f = fMAX ⁽³⁾		-	-	150	_	150	_	140	_	130	_	130		130	
ISB3	Full Standby Current	Both Ports CEL and	COM'L.	s	1.0	15	1.0	15	1.0	15	1.0	15	1.0	15	1.0	15	mΑ
	(Both Ports—All CMOS Level Inputs)	$\begin{tabular}{ c c c c c }\hline \hline CER & \ge VCC & -0.2V\\ \hline VIN & \ge VCC & -0.2V & or\\ \hline VIN & \le 0.2V\\ \hline \hline SEML & = SEMR & \ge \\ \hline VCC & -0.2V, f & = 0^{(3)}\\ \hline \end{tabular}$		L	0.2	4.5	0.2	4.0	0.2	4.0	0.2	4.0	0.2	4.0	0.2	4.0	
ISB4	Full Standby Current		COM'L.	s	-	170	1	170	_	150	-	150	_	150		150	mΑ
	(One Port—All	CE'B' ≥ Vcc - 0.2V		L	-	140	_	140	_	130	-	120	_	120	-	120	
	CMOS Level Inputs)	VIN \geq VCC - 0.2V or VIN \leq 0.2V $\overline{\text{SEML}} = \overline{\text{SEMR}} \geq$ VCC - 0.2V Active Port Outputs Open, f = fMax ⁽³⁾															

NOTES:

^{1.} At Vcc ≤ 2.0V input leakages are undefined.

^{1. &}quot;X" in part number indicates power rating (SA or LA).

^{2.} Vcc = 5V, TA = +25°C for typical, and parameters are not production tested.

^{3.} fmax = 1/tnc = All inputs cycling at f = 1/tnc (except Output Enable). f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby Issa.

DATA RETENTION CHARACTERISTICS

(LA Version Only) VLC = 0.2V, VHC = VCC - 0.2V


Symbol	Parameter	Test Condition		Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VCC for Data Retention	_		2.0	_	_	٧
ICCDR	Data Retention Current	Vcc = 2V, CE ≥ VHC SEM ≥ VHC	COM'L.		100	1500	μА
tcdr ⁽³⁾	Chip Deselect to Data Retention Time	Vin ≥ VHC or ≤ VLC		0	_		ns
tR ⁽³⁾	Operation Recovery Time			trc(2)			ns

2721 tbl 07

NOTES:

- 1. Vcc = 2V, TA = +25°C, and are not production tested.
- 2. trc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization, but is not production tested.

DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. AC Output Test Load




Figure 2. Output Test Load (for ttz, thz, twz, tow) *Including scope and jig

6

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾

		71342X20		71342X25		71342X35		1
Symbol	ymboi Parameter		Max.	Min.	Max.	Min.	Max.	Unit
EAD CYC	LE							
trc	Read Cycle Time	20		25	-	35	T	ns
taa	Address Access Time		20		25	_	35	ns
tACE	Chip Enable Access Time ⁽³⁾	_	20	_	25	_	35	ns
tAOE	Output Enable Access Time	_	15	_	15	<u> </u>	20	ns
toн	Output Hold from Address Change	3	_	0		0		ns
tLZ	Output Low-Z Time ^(1, 2)	3	_	0	_	ļ	—	ns
tHZ	Output High-Z Time ^(1, 2)		15	_	15	<u> </u>	20	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0		0		0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	_	50	_	50		50	ns
tsop	SEM Flag Update Pulse (OE or SEM)	_	_	10	_	15	_	ns
twdd	Write Pulse to Data Delay ⁽⁴⁾	_	40	_	50	_	60	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁴⁾	_	30	_	30	- -	35	ns
tsaa	Semaphore Address Access Time	_			25		35	ns

2721 tbl 09

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾ (CONT'D)


		71342X45		71342X55		71342X70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	CLE							
trc	Read Cycle Time	45	_	55	_	70		ns
taa	Address Access Time		45	_	55		70	ns
tACE	Chip Enable Access Time ⁽³⁾	_	45	_	55	_	70	ns
tAOE	Output Enable Access Time		25	_	30		40	ns
tон	Output Hold from Address Change	0	_	0		0		ns
tLZ	Output Low-Z Time ^(1, 2)	5	_	5	_	5	_	ns
tHZ	Output High-Z Time ^(1, 2)		20		25		30	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	_	0		0	_	ns
tPD	Chip Disable to Power Down Time ⁽²⁾		50		50	— <u>`</u> `	50	ns
tsop	SEM Flag Update Pulse (OE or SEM)	15		20		20	—	ns
twoo	Write Pulse to Data Delay ⁽⁴⁾	_	70		80	_	90	ns
todo	Write Data Valid to Read Data Delay ⁽⁴⁾		45		55	_	70	ns
tsaa	Semaphore Address Access Time	_	45		55	-	70	ns

2721 tbi 10


NOTES

- 1. Transition is measured ±500mV from Low or High impedance voltage with the Ouput Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM, $\overline{CE} = V_{IL}$, $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$, and $\overline{SEM} = V_{IL}$.
- 4. "X" in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1, 2, 4)




TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1, 3)



NOTES:

- 1. Timing depends on which signal is asserted last, $\overline{\text{OE}}$ or $\overline{\text{CE}}$.
- 2. Timing depends on which signal is de-asserted first, OE or CE.
- 3. R/W = VIH and OE = VIL, unless otherwise noted.
- 4. Start of valid data depends on which timing becomes effective last; tAOE, tACE, or tAA
- 5. To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL. tax is for RAM Address Access and tax is for Semaphore Address Access.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ (1, 2)



NOTE:

- 1. Write cycle parameters should be adhered to, in order to ensure proper writing.
- 2. CEL = CER = VIL CEB = VIL
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁶⁾

		71342X20		71342X25		71342X35		T
Symbol	Parameter	Min.	Max.	·Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE							
twc	Write Cycle Time	20	_	25	_	35	_	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	15		20	_	30		ns
taw	Address Valid to End-of-Write	15	_	20		30		ns
tas	Address Set-up Time	0	_	0	_	0	_	ns
twp	Write Pulse Width	15	_	20	_	25		ns
twn	Write Recovery Time	0		0		O,	_	ns
tow	Data Valid to End-of-Write	15		15	_	20		ns
tHZ	Output High-Z Time ^(1, 2)	T -	15	_	15	_	20	ns
tDH	Data Hold Time ⁽⁴⁾	0		0		3		ns
twz	Write Enabled to Output in High-Z ^(1, 2)	T-	15		15	_	20	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	3		3		3		ns
tswr	SEM Flag Write to Read Time	10	T	10		10		ns
tsps	SEM Flag Contention Window	10		10		10		ns

2721 tbl 11


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁶⁾(CONT'D)

		71342X45		71342X55		71342X70		Unit
Symbol	ymbol Parameter		Max.	Min. Max.		Min. Max.		
WRITE C	YCLE							
twc	Write Cycle Time	45	_	55		70		ns
tEW	Chip Enable to End-of-Write ⁽³⁾	40	_	50		60	_	ns
taw	Address Valid to End-of-Write	40	_	50	_	60		ns
tas	Address Set-up Time	0		0	-	0	_	ns
twp	Write Pulse Width	40	_	50	—	60		ns
twn	Write Recovery Time	0	T -	0		0		ns
tow	Data Valid to End-of-Write	20	_	25		30		ns
tHZ	Output High-Z Time ^(1, 2)	T =	20		25	_	30	ns
tЪн	Data Hold Time ⁽⁴⁾	3	-	3	_	3		ns
twz	Write Enabled to Output in High-Z ^(1, 2)	_	20	_	25		30	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	3	<u> </u>	3	_	3	_	ns
tswn	SEM Flag Write to Read Time	10	 	10	_	10		ns
tsps	SEM Flag Contention Window	10	 	10	_	10		ns
				·	<u> </u>			2721 tt


- 1. Transition is measured ±500mV from Low or High impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization but is not production tested.

 3. To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL. Either condition must be valid for the entire tew time.
- 4. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 5. "X" in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1, 5,8)



TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING(1,5)




NOTES:

- 1. R/W or CE must be High during all address transitions.
- 2. A write occurs during the overlap (tew or twr) of either CE or SEM = VIL and R/W = VIL.

 3. twn is measured from the earlier of CE or R/W going High to the end-of-write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE Low transition occurs simultaneously with or after the RW Low transition, the outputs remain in the High impedance state.
- 6. Timing depends on which enable signal (CE or R/W) is asserted last.
- This parameter is guaranteed by device characterization, but is not production tested. Transition is measured ±500mV from steady state with the Output Test Load (Figure 2).
- 8. If OE is low during a P/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, CE = VIL and SEM = VIL. To access semaphore, CE = VIH and SEM = VIL. Either condition must be valid for the entire tew time.


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



NOTE:

1. \overline{CE} = ViH for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE CONTENTION(1, 3, 4)



NOTES:

- 1. Don = DoL = VIL, CEn = CEL = VIH, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 3. This parameter is measured from the point where R/W "a" or SEM "a" goes High until R/W "a" or SEM "b" goes High.
- 4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

FUNCTIONAL DESCRIPTION

The IDT71342 is an extremely fast Dual-Port 4K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAMs and can be read from or written to at the same time, with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Table 1 where CE and SEM are both high.

Systems which can best use the IDT71342 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT71342's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT71342 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by

reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor had set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT71342 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, OE, and R/W) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through the address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other (see Table II). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence of WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as a one, a fact which the processor will verify by the subsequent read (see Table II). As an example, assume a

6.05

2721 tbl 13

processor writes a zero in the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during a subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 3. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource. the entire can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic quarantees that only one side receives the token. If one side is earlier than the other in making the request, the first

TABLE I — NON-CONTENTION READ/WRITE CONTROL

Left or Right Port ⁽¹⁾					
R/W	CE	SEM	ŌĒ	D0-7	Function
Х	Н	Н	Х	Z	Port Disabled and in Power Down Mode
Н	Н	L	L	DATAOUT	Data in Semaphore Flag Output on Port
Х	Х	Х	Н	Z	Output Disabled
ſ	Н	L	X	DATAIN	Port Data Bit D0 Written Into Semaphore Flag
Н	L	Н	L	DATAOUT	Data in Memory Output on Port
L	L	Н	X	DATAIN	Data on Port Written Into Memory
Х	L	L	X	1 - 1	Not Allowed

NOTE:

1. AOL = A10L ≠ A0R - A10R.

"H" = HIGH, "L" = LOW, "X" = Don't Care, "Z" = High Impedance, and "/" = Low-to-High transition.

TABLE II — EXAMPLE SEMAPHORE PROCUREMENT SEQUENCE(1)

Function	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left side has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

This table denotes a sequence of events for only one of the eight semaphores on the IDT71342.

6.05 11 side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen. Code integrity is of the utmost importance when semaphores are used instead of slower, more restrictive hardware intensive schemes.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES-Some examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT71342's Dual-Port RAM. Say the 4K x 8 RAM was to be divided into two 2K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of the memory.

To take a resource, in this example the lower 2K of Dual-Port RAM, the processor on the left port could write and then read a zero into Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile, the right processor would attempt to perform the same function. Since this processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 2K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write

a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 2K blocks of Dual-Port RAM with each other.

The blocks do not have to by any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices had determined which memory area was "off limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 3. IDT71342 Semaphore Logic

6.05

12

ORDERING INFORMATION





HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM

IDT7005S/L

FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Military: 25/35/55/70ns (max.)
 - Commercial:17/20/25/35/55ns (max.)
- · Low-power operation
 - IDT7005S

Active: 750mW (typ.)

Standby: 5mW (typ.)

- IDT7005L

Active: 750mW (typ.)

Standby: 1mW (typ.)


- IDT7005 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master,
 M/S = L for BUSY input on Slave

- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- Battery backup operation—2V data retention
- TTL-compatible, single 5V (±10%) power supply
- Available in 68-pin PGA, quad flatpack, and PLCC, and a 64-pin TQFP
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

DESCRIPTION:

The IDT7005 is a high-speed 8K x 8 Dual-Port Static RAM. The IDT7005 is designed to be used as a stand-alone 64K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-

FUNCTIONAL BLOCK DIAGRAM



Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode.


Fabricated using IDT's CMOS high-performance technol-

ogy, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of $500\mu W$ from a 2V battery.

The IDT7005 is packaged in a ceramic 68-pin PGA, an 68-pin quad flatpack, a PLCC and a 64-pin thin plastic quad flatpack, (TQFP). Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATIONS





NOTE: This text does not indicate orientation of the the actual part-marking.

11		51 A5L	50 A4L	48 A2L	46 A0L	44 BUSYL	42 M/S	40 INTR	38 A1R	36 A3R	
10	53 A7L	52 A6L	49 A3L	47 A1L	45 INTL	43 GND	41 BUSYR	39 Aor	37 A2R	35 A4R	34 A5R
09	55 A9L	54 A8L		<u> </u>						32 A7R	33 A6R
08	57 A11L	56 A10L		IDT7005 G68-1 68-PIN PGA TOP VIEW (3)							31 A8R
07	59 Vcc	58 A12L									29 A10R
06	61 N/C	60 N/C	l								27 A12R
05	63 SEML	62 CEL				24 N/C	25 N/C				
04	65 OEL	64 R/WL								22 SEMR	23 CER
03	67 I/OoL	66 N/C	:							20 OER	21 R/WR
02	68 I/O1L	1 I/O2L	3 I/O4L	5 GND	7 I/O7L	9 GND	11 I/O1R	13 VCC	15 I/O4R	18 I/O7R	19 N/C
01		2 I/O3L	4 I/O5L	6 I/O6L	8 Vcc	10 I/OoR	12 I/O2R	14 I/O3R	16 I/O5R	17 I/O6R	
INDEX	A	В	С	D	E	F	G	Н	J	К	L

2738 drw 04

PIN NAMES

Left Port	Right Port	Names		
CEL ,	CER	Chip Enable		
R/WL	R/WR	Read/Write Enable		
ŌĒL	ŌĒR	Output Enable		
A0L - A12L	A0R - A12R	Address		
I/O0L - I/O7L	I/O0R - I/O7R	Data Input/Output		
SEML	SEMR	Semaphore Enable		
ĪNTL	ĪNTR	Interrupt Flag		
BUSYL	BUSYR	Busy Flag		
	M/S	Master or Slave Select		
V	/cc	Power		
G	ND	Ground		

- 1. All Vcc pins must be connected to power supply.
 2. All GND pins must be connected to ground supply.
 3. This text does not indicate oriention of the actual part-marking

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

	Inp	uts ⁽¹⁾		Outputs	
CE	R/W	ŌĒ	SEM	I/O ₀₋₇	Mode
Н	X	Х	Н	High-Z	Deselected: Power-Down
Ĺ	L	Х	Н	DATAIN	Write to Memory
L	Н	L	Н	DATAout	Read Memory
X	X	Н	X	High-Z	Outputs Disabled

NOTE:

1. AOL - A12L IS NOT EQUAL TO AOR - A12R

2738 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL(1)

	Inp	uts		Outputs		
CE	R/W	ŌĒ	SEM	I/O ₀₋₇	Mode	
Н	Н	L	L	DATAout	Read in Semaphore Flag Data 0ut	
Н	£	Х	L	DATAIN	Write I/Oo into Semaphore Flag	
L	Х	Х	L		Not Allowed	

2738 tbl 03

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ç
lout	DC Output Current	50	50	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10% maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2738 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		6.0 ⁽²⁾	>
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	٧

V_IL ≥ -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 0.5V.

2738 tbl 06

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	Vin = 3dvV	9	pF
Соит	Output Capacitance	Vout = 3dvV	10	pF

2738 thi 07

- 1. This parameter is determined by device characterization but is not production tested. TQFP Package only.
- 2. 3dv references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

6.06

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

		IDT70		005S	IDT7005L		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
liul	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, ViN = 0V to Vcc	_	10	_	5	μА
llLol	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10		5	μА
VoL	Output Low Voltage	IoL = 4mA	_	0.4		0.4	V
Vон	Output High Voltage	lон = -4mA	2.4		2.4		٧

NOTE:

2738 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1) (Vcc = 5.0V ± 10%)

		Test			Com'	X17 I Only	7005X20 Com'l Only		7005X25		
Symbol	Parameter	Condition	Versio	n	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current	CE ≤ VIL, Outputs Open SEM ≥ VIH	MIL.	S L	_		_	=	155 155	340 280	mA
	(Both Ports Active)	f = fMAX ⁽³⁾	COM'L.	S L	170 170	310 260	160 160	290 240	155 155	265 220	
ISB1	Standby Current (Both Ports — TTL	CEL = CER ≥ VIH SEMR = SEML ≥ VIH	MIL.	S L	_	_	_	_	16 16	80 65	mA
	Level Inputs)	f = fMAX ⁽³⁾	COM'L.	S L	25 25	60 50	20 20	60 50	16 16	60 50	
ISB2	Standby Current	CE"A"=VIL and CE"B"=VIH(5)	MIL.	s	—		_	_	90	215	mA
1	(One Port — TTL	Active Port Outputs Open		L			_	_	90	180	1 1
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	s	105	190	95	180	90	170	1
		SEMR = SEML ≥ VIH		L	105	160	95	150	90	140	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L	_		_	_	1.0 0.2	30 10	mA
	CMOS Level Inputs)	$\begin{array}{l} \text{Vin} \geq \text{Vcc} - 0.2\text{V or} \\ \hline \text{Vin} \leq 0.2\text{V, f} = 0^{(4)} \\ \hline \hline \text{SEMR} = \overline{\text{SEML}} \geq \text{Vcc} - 0.2\text{V} \end{array}$	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port — All	CE'A' ≤ 0.2V and CER ≥ Vcc - 0.2v	MIL.	s	_	_	_	_	85	200	mA
1	CMOS Level Inputs)	SEMR = SEML ≥ Vcc - 0.2V		L			<u> </u>		85	170	
		VIN ≥ VCC - 0.2V or VIN ≤ 0.2v	COM'L.	S	100	170	90	155	85	145	
		Active Port Outputs Open, $f = f_{MAX}^{(3)}$		L	100	140	90	130	85	120	

^{1.} At Vcc = 2.0V input leakages are undefined.

[&]quot;X" in part numbers indicates power rating (S or L)
Vcc = 5V, TA = +25°C, and are not production tested. lcc pc = 120mA (TYP)

^{3.} At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.

^{4.} f = 0 means no address or control lines change.

^{5.} Port "A"may be either left or right port. Port "B" is the port opposite port "A".

2738 tb! 10

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾(Continued) (Vcc = 5.0V ± 10%)

		Test				5X35		5X55	MIL	X70 ONLY	
Symbol	Parameter	Condition	Versio	n	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current	CE = VIL, Outputs Open SEM = VIH	MIL.	S L	150 150	300 250	150 150	300 250	140 140	300 250	mA
	(Both Ports Active)	f = fMAX ⁽³⁾	COM'L.	S L	150 150	250 210	150 150	250 210			
ISB1	Standby Current (Both Ports — TTL	CEL = CER = VIH SEMR = SEML = VIH	MIL.	S L	13 13	80 65	13 13	80 65	10 10	80 65	mA
	Level Inputs)	f = fMAX ⁽³⁾	COM'L.	S L	13 13	60 50	13 13	60 50,	=	=	
ISB2	Standby Current	CE"A"=VIL and CE"B"=VIL ⁽⁵⁾	MIL.	s	85	190	85	190	80	190	mA
1	(One Port — TTL	Active Port Outputs Open	ł	L	85	160	85	160	80	160	1
1	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S	85	155	85	155	_	_	1
		SEMR = SEML = VIH	<u> </u>	L	85	130	85	130	<u></u>		
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V \text{ or}$ $VIN \le 0.2V, f = 0^{(4)}$ $\overline{SEMR} = \overline{SEML} \ge VCC - 0.2V$	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	_	_	
ISB4	Full Standby Current (One Port — All	One Port CE*A* ≤ 0.2V CE*B* ≥ Vcc - 0.2V ⁽⁵⁾	MIL.	S	80	175	80	175	75	175	mA
	CMOS Level Inputs)	SEMR = SEML ≥ Vcc - 0.2V		L	80	150	80	150	75	150	
f		ViN ≥ Vcc - 0.2V or	COM'L.	S	80	135	80	135	-	_	
		VIN \leq 0.2V Active Port Outputs Open, $f = f_{MAX}^{(3)}$		L	80	110	80	110	_	_	

NOTES:

'X' in part numbers indicates power rating (S or L) Vcc = 5V, Ta = +25°C and are not production tested. lcc pc = 120mA (TYP)

At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.

f = 0 means no address or control lines change.

5. Port "A" may be either left or right port. Port "B" is the port opposite port "A".


DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only) $(V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V)^{(4)}$

Symbol	Parameter	Test Condi	Min.	Typ. ⁽¹⁾	Max.	Unit	
VDR	Vcc for Data Retention	Vcc = 2V		2.0			V
ICCDR	Data Retention Current	CE ≥ VHC	MIL.		100	4000	μА
		Vin ≥ VHC or ≤ VLC	COM'L.	_	100	1500]
tcdn ⁽³⁾	Chip Deselect to Data Retention Time	SEM ≥ VHC		0			ns
tn ⁽³⁾	Operation Recovery Time	1		tRC ⁽²⁾	_	_	ns

NOTES:

1. Ta = +25°C, Vcc = 2V
2. tac = Read Cycle Time
3. This parameter is guaranteed but not tested.


DATA RETENTION WAVEFORM




2738 tb! 11

AC TEST CONDITIONS

NO IECT COMPINIONS	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1 & 2





2738 tbl 12

Figure 1. AC Output Test Load

2738 drw 06 Figure 2. Output Load (For tLZ, tHZ, tWZ, tOW) Including scope and jig

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾


	:		05X17 I Only	IDT70	05X20 Only	IDT70	05X25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	READ CYCLE							
trc	Read Cycle Time	17	_	20		25		ns
taa	Address Access Time	_	17		20		25	ns
tACE	Chip Enable Access Time ⁽³⁾		17	_	20	I —	25	ns
taoe	Output Enable Access Time		10	_	12	I —	13	ns
toн	Output Hold from Address Change	3	_	3	<u> </u>	3	_	ns
tLZ	Output Low-Z Time ^(1, 2)	3		3		3	-	ns
tHZ	Output High-Z Time ^(1, 2)		10	_	12		15	ns
tpu	Chip Enable to Power Up Time ⁽²⁾	0	_	0	<u> </u>	0	<u> </u>	ns
tPD	Chip Disable to Power Down Time ⁽²⁾		17		20	_	25	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10	_	10		10		ns
tsaa	Semaphore Address Access Time	_	17	<u> </u>	20	-	25	ns

		IDT70	IDT7005X35			IDT7005X70 MIL ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
tRC	Read Cycle Time	35	_	55	-	70	- T	ns
tAA	Address Access Time		35		55	_	70	ns
tACE	Chip Enable Access Time ⁽³⁾	_	35	T-	55		70	ns
tAOE	Output Enable Access Time		20	T	30	<u> </u>	35	ns
tон	Output Hold from Address Change	3	_	3	_	3	_	ns
tLZ	Output Low-Z Time ^(1, 2)	3		3	T-	3		ns
tHZ	Output High-Z Time ^(1, 2)		15		25	_	30	ns
tpu	Chip Enable to Power Up Time ⁽²⁾	0	_	0		0	_	ns
tPD	Chip Disable to Power Down Time ⁽²⁾		35		50	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15		15		ns
tsaa	Semaphore Address Access Time	_	35]	55	 	70	ns

- Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- This parameter is guaranteed but not tested.
 To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIN and SEM = VIL.
 'X' in part numbers indicates power rating (S or L).

2738 tbi 13


WAVEFORM OF READ CYCLES(5)



NOTES:

- Timing depends on which signal is asserted last, OE or CE.
 Timing depends on which signal is de-asserted first CE or OE.
- 3. tempdelay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- Start of valid data depends on which timing becomes effective last tAGE, tAGE, tAA or tBDD.
- 5. SEM = VIH.

TIMING OF POWER-UP POWER-DOWN




AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (5)

		IDT70 Com'l		IDT70		IDT70	05X25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CY	CLE				_			
twc	Write Cycle Time	17		20	_	25	_	ns
tew	Chip Enable to End-of-Write ⁽³⁾	12		15		20		ns
taw	Address Valid to End-of-Write	12		15		20		ns
tas	Address Set-up Time ⁽³⁾	0		0	_	0		ns
twp	Write Pulse Width	12		15	_	20		ns
twn	Write Recovery Time	0		0	—	0	-	ns
tow	Data Valid to End-of-Write	10		15		15	T	ns
tHZ	Output High-Z Time ^(1, 2)		10	1 —	12	1	15	ns
tDH	Data Hold Time ⁽⁴⁾	0		0	Ī —	0		ns
twz	Write Enable to Output in High-Z ^(1, 2)		10	1 —	12		15	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0		0	[0		ns
tswrd	SEM Flag Write to Read Time	5		5	[5	_	ns
tsps	SEM Flag Contention Window	5		5		5		ns


		IDT70	05X35	IDT70	05X55	IDT700 MIL.		
Symbol	Parameter	Max	Min.	Max.	Min	Max	Min	Unit
WRITE C	CYCLE							
twc	Write Cycle Time	35		55		70	_	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	30	_	45		50	_	ns
taw	Address Valid to End-of-Write	30	_	45		50		ns
tas	Address Set-up Time ⁽³⁾	0		0		0	_	ns
twp	Write Pulse Width	25		40		50		ns
twn	Write Recovery Time	0		0		0		ns
tow	Data Valid to End-of-Write	15		30	_	40		ns
tHZ	Output High-Z Time ^(1, 2)		15	_	25		30	ns
tDH	Data Hold Time ⁽⁴⁾	0		0		0		ns
twz	Write Enable to Output in High-Z ^(1, 2)	-	15	_	25		30	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0		0		0		ns
tswrd	SEM Flag Write to Read Time	5		5		5	_	ns
tsps	SEM Flag Contention Window	5		5		5	_	ns

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figure 2).
- This parameter is guaranteed by device characterization but is not production tested.
 To access RAM, CE = VIL, SEM = VIH. To access semaphore, CE = VIH and SEM = VIL. Either condition must be valid for the entire tEW time.
- 4. The specification for tor must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW.
- 5. 'X' in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,5,8)



TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING(1,5)




NOTES:

- 1. R/W or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low \overline{CE} and a low \overline{RW} for memory array writing cycle.

 3. twn is measured from the earlier of \overline{CE} or \overline{RW} (or \overline{SEM} or \overline{RW}) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last, \overline{CE} or $R\overline{W}$.
- This parameter is guaranteed by device characterization, but is not production tested. Transition is measured +/- 500mv from steady state with the Output Test Load (Figure 2).
- 8. If \overrightarrow{OE} is low during \overrightarrow{RW} controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, $\overline{CE} = VIH$ and $\overline{SEM} = VIL$. To access semaphore, $\overline{CE} = VIH$ and $\overline{SEM} = VIL$, tew must be met for either condition.


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



NOTE:

1. \overline{CE} = VIH for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



NOTES:

- 1. Dor = Dol = VIL, CER = CEL = VIH.
- 2. All timing is the same for left and right ports. Port "A" may be either left or right port. "B" is the opposite from port "A".
- 3. This parameter is measured from R/WA or SEMA going High to R/WB or SEMB going High.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾


		IDT70 Com'		05X20 Only	IDT7005X25			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (M/S = H)							
tBAA	BUSY Access Time from Address Match		17		20	_	20	ns
tBDA	BUSY Disable Time from Address Not Matched		17		20	_	20	ns
tBAC	BUSY Access Time from Chip Enable		17		20	_	20	ns
tBDC	BUSY Disable Time from Chip Enable		17	_	17	-	17	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	l –	5	_	5		ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	_	17		20	, —	25	ns
BUSY TIM	MING (M/S=L)							
twB	BUSY Input to Write ⁽⁴⁾	0	_	0	_	0	_	ns
twn	Write Hold After BUSY ⁽⁵⁾	13		15	_	17		ns
PORT-TO	-PORT DELAY TIMING							
twod	Write Pulse to Data Delay ⁽¹⁾		30		45		50	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	_	25		35		35	ns

		IDT70	05X35	IDT70	05X55		05X70 ONLY	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (M/S = H)							
tBAA	BUSY Access Time from Address Match		20		45	_	45	ns
tBDA	BUSY Disable Time from Address Not Matched	_	20		40		40	ns
tBAC	BUSY Access Time from Chip Enable	_	20		40		40	ns
tBDC	BUSY Disable Time from Chip Enable	_	20	_	35		35	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	_	5	_	5		ns
tBDD	BUSY Disable to Valid Data ⁽³⁾		35		55		70	ns
BUSY TIN	MING (M/S = L)							
twB	BUSY Input to Write ⁽⁴⁾	0		0		0	<u> </u>	ns
twH	Write Hold After BUSY ⁽⁵⁾	25	_	25		25	_	ns
PORT-TO	-PORT DELAY TIMING							
twdd	Write Pulse to Data Delay ⁽¹⁾		60		80		95	ns
tooo	Write Data Valid to Read Data Delay ⁽¹⁾		45		65		80	ns

NOTES:

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY".
- 2. To ensure that the earlier of the two ports wins.
- 3. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual) or tDDD tDW (actual).
- To ensure that the write cycle is inhibited on port "B" during contention with port "A".
 To ensure that a write cycle is completed on port "B" after contention on port "A".
- 6. "X" in part numbers indicates power rating (S or L).


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ WITH $\overline{\text{BUSY}}^{(2,5)}$ (M/S = V_{III})



NOTES:

- To ensure that the earlier of the two ports wins, taps is ignored for for M/S = VIL (slave).
 EL = EER = VIL
- 3. $\overline{OE} = VIL$ for the reading port.
- 4. If M/S = VIL (slave), then BUSY is an input (BUSY"a* =VIH), and BUSY"b* = "don't care", for this example.
- 5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite port "A".

TIMING WAVEFORM OF WITH WRITE BUSY




NOTE:


- 1. tWH must be met for both BUSY input (slave) and output (master).
- 2. BUSY is asserted on Port "B" Blocking R/W"B", until BUSY"B" goes High.

6

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1) (M/S = H)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾($M/\overline{S} = H$)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾


		IDT7005X17 Com'l Only			05X20 I Only	IDT70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	INTERRUPT TIMING							
tas	Address Set-up Time	0	-	0	_	0		ns
twn	Write Recovery Time	0	<u> </u>	0	_	0		ns
tins	Interrupt Set Time		15		20	Γ_	20	ns
tinn	Interrupt Reset Time		15	T	20		20	ns

		IDT70	IDT7005X35		IDT7005X55		IDT7005X70 MIL. ONLY	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	JPT TIMING		-					
tas	Address Set-up Time	0	_	0	_	0	_	ns
twn	Write Recovery Time	0	_	0	l —	0 .		ns
tins	Interrupt Set Time		25	<u> </u>	40		50	ns
tinn	Interrupt Reset Time		25	<u> </u>	40		50	ns

NOTE:

1. "X" in part numbers indicates power rating (S or L).

WAVEFORM OF INTERRUPT TIMING(1)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal (CE or R/W) asserted last.
 4. Timing depends on which enable signal (CE or R/W) is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG⁽¹⁾

	Le	ft Port				R	ight Po	rt		
R/WL	CEL	OEL	A12L-A0L	ĪNTL	R/WR	CER	ŌĒR	A12R-A0R	ĪNTR	Function
. L	L	Х	1FFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	1FFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	1FFE	Х	Set Left INTL Flag
Х	L	L	1FFE	H ⁽²⁾	Х	Х	Х	X	Х	Reset Left INTL Flag

NOTES:

2738 tbl 17

2738 drw 18

- 1. Assumes $\overline{BUSY}L = \overline{BUSY}R = VIH$.
- 2. If BUSYL = VIL, then no change.
- 3. If BUSYR = VIL, then no change.

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inp	uts	Out	puts	
CEL	CER	A0L-A12L A0R-A12R	BUSYL(1)	BUSYR ⁽¹⁾	Function
X	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2738 tbl 18

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT7005 are push-pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after
 the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs can not be low
 simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7005.

2738 tbl 19

16

FUNCTIONAL DESCRIPTION

The IDT7005 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7005 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is asserted when the right port writes to memory location 1FFE (HEX), where a write is defined as $\overline{\text{CE}} = R/\overline{\text{W}} = \text{VIL}$ per the Truth Table . The left port clears the interrupt through access of address location 1FFE when $\overline{\text{CE}} = \overline{\text{OE}} = \text{VIL}$. For this example, $R/\overline{\text{W}}$ is a "don't care". Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is asserted when

the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag ($\overline{\text{INTA}}$), the right port must read the memory location 1FFF. The message (8 bits) at 1FFE or 1FFF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

6.06

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7005 RAMs.

applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7005 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7005 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7005 RAM the busy pin is an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be

initiated with the R/\overline{W} signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT7005 is an extremely fast Dual-Port 8K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT7005 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7005's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the

maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7005 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7005 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, OE, and R/W) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ($\overline{\text{SEM}}$) and output enable ($\overline{\text{OE}}$) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ($\overline{\text{SEM}}$ or $\overline{\text{OE}}$) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming

technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7005's Dual-Port RAM. Say the 8K x 8 RAM was to be divided into two 4K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.


Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.


Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.



S

ORDERING INFORMATION





HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM

IDT7006S/L

FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
 - Military: 25/35/55/70ns (max.)
 - Commercial: 17/20/25/35/55ns (max.)
- · Low-power operation
 - IDT7006S

Active: 750mW (typ.) Standby: 5mW (typ.)

— IDT7006L

Active: 750mW (typ.) Standby: 1mW (typ.)

- IDT7006 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master,


 $M/\overline{S} = L$ for \overline{BUSY} input on Slave

- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- · Battery backup operation—2V data retention
- TTL-compatible, single 5V (±10%) power supply
- Available in 68-pin PGA, quad flatpack, PLCC, and a 64pin TQFP
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

DESCRIPTION:

The IDT7006 is a high-speed 16K x 8 Dual-Port Static

FUNCTIONAL BLOCK DIAGRAM



RAM. The IDT7006 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low

permits the on-chip circuitry of e

standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of $500\mu W$ from a 2V battery.

The IDT7006 is packaged in a ceramic 68-pin PGA, an 68-pin quad flatpack, a PLCC, and a 64-pin thin plastic quad flatpack, TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.



NOTE:

^{1.} This text is does not indicate the actual part-marking

										,	
		51	50	48	46	44	42 _	40	38	36	
11		A5L	A4L	A2L	AoL	BUSYL	M/S	ĪNTR	A1R	A3R	
	53	52	49	47	45	43	41	39	37	35	34
10	A7L	A6L	A3L	A1L	ĪNTL	GND	BUSYR	A0R	A2R	A4R	A5R
	55	54	ļ	L	32	33					
09	A9L	A8L				A7R	A6R				
	57	56					30	31			
80	A11L	A10L				A9R	A8R				
	59	58				28	29				
07	Vcc	A12L				A11R	A10R				
	61	60				26	27				
06	N/C	A13L				GND	A12R				
	63	62			11	OF VI	EW (3)		24	25
05	SEML	CEL								N/C	A13R
	65	64								22	23
04	ŌĒL	R/WL	;							SEMR	CER
	67	66	1							20	21
03	I/OoL	N/C								ŌĒR	R/WR
	68	1	3	5	7	9	11	13	15	18	19
02	I/O1L	I/O2L	I/O4L	GND	1/07L	GND	I/O1R	Vcc	I/O4R	I/O7R	N/C
	L	2	4	6	8	10	12	14	16	17	
01	*	I/O3L	I/O5L	I/O6L	Vcc	I/O0R	I/O2R	I/O3R	I/O5R	I/O6R	
	Α	В	C	D	E	F	G	Н	J	K	ı L
INDE	X										2739 drw 04

PIN NAMES

Left Port	Right Port	Names		
CEL	CER	Chip Enable		
R/WL	R/WR	Read/Write Enable		
ŌĒL	ŌĒR	Output Enable		
AoL - A13L	A0R - A13R	Address		
1/Ool. — 1/O7L	I/O0R - I/O7R	Data Input/Output		
SEML	SEMR	Semaphore Enable		
ĪNTL	ĪNTR	Interrupt Flag		
BUSYL	BUSYR	Busy Flag		
N	1/S	Master or Slave Select		
V	cc	Power		
G	ND	Ground		

- 1. All Vcc pins must be connected to power supply.
 2. All GND pins must be connected to ground supply.
 3. This text does not indicate orientation of the actual part-marking.

6

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

	Inp	uts ⁽¹⁾		Outputs	
CE	R/W	Œ	SEM	I/O ₀₋₇	Mode
Н	Х	Х	Н	High-Z	Deselected: Power-Down
L	L	X	Н	DATAIN	Write to Memory
L	Н	L	Н	DATAOUT	Read Memory
Х	Х	H	Х	High-Z	Outputs Disabled

NOTE:

1. AoL - A13L is not equal to AOR - A13R

2739 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	Inputs Outputs				
CE	R/W	ŌĒ	SEM	I/O ₀₋₇	Mode
Н	Н	L	L	DATAOUT	Read Data in Semaphore Flag Data Out
Н	£	Х	L	DATAIN	Write I/Oo into Semaphore Flag
L	Х	X	L	_	Not Allowed

2739 tbl 03

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
Та	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Іоит	DC Output Current	50	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≤ Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2739 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0 ⁽²⁾	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	٧

NOTES:

- 1. VIL≥ -1.5V for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.5V.

2739 tbl 06

CAPACITANCE ($T_A = +25^{\circ}C$, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	Vin = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTE:

- This parameter is determined by device characterization, but is not production tested (TQFP Package Only).
- 3dv references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

6.07

DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)**

			IDT7	006S	IDT7		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
liul	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, Vin = 0V to Vcc	_	10		5	μА
llLOI	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10	_	5	μА
Vol	Output Low Voltage	IOL = 4mA	_	0.4		0.4	٧
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	_	٧

2739 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾(Continued) (Vcc = 5.0V ± 10%)

		Test			Com'	X17 I Only	Com'	X20 Only	7006X25		
Symbol	Parameter	Condition	Versio	n	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current	CE = VIL, Outputs Open SEM = VIH	MIL.	S	_	_	_	=	155 155	340 280	mA
	(Both Ports Active)	$f = fMAX^{(3)}$	COM'L.	S L	170 170	310 260	160 160	290 240	155 155	265 220	1
ISB1	Standby Current (Both Ports — TTL	CEL = CER = VIH SEMR = SEML = VIH	MIL.	S L	-		-	=	16 16	80 65	mA
<u> </u>	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S	25 25	60 50	20 20	60 50	16 16	60 50	1
ISB2	Standby Current	CE"A"=VIL and CE"B"=VIH(5)	MIL.	S	_		_	_	90	215	mΑ
	(One Port — TTL	Active Port Outputs Open		L	-	_	_	_	80	180	
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S	105	190	95	180	90	170	1 1
		SEMR = SEML≥ VIH	ļ	L	105	160	95	150	90	140	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L	_	1 1	-	_	1.0 0.2	30 10	mA
	CMOS Level Inputs)	VIN \geq Vcc - 0.2V or VIN \leq 0.2V, f = 0 ⁽⁴⁾ $\overline{SEMR} = \overline{SEML} \geq$ Vcc - 0.2V	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port — All	CE*A* ≤ 0.2V and CE*B* ≥ VCc - 0.2V ⁽⁵⁾	MIL.	S	_	_		_	85	200	mA
	CMOS Level Inputs)	SEMR = SEM ≥ Vcc - 0.2V	4	L				-	85	170	
		Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V	COM'L.	S	100	170	90	155	85	145	
NOTES		Active Port Outputs Open, f = fMAX ⁽³⁾		L	100	140	90	130	85	120	30 thi 00

NOTE:

^{1.} At Vcc = 2.0V input leakages are undefined.

NOTES:

2739 tbl 09

1. 'X' in part numbers indicates power rating (S or L)

2. Vcc = 5V, TA = +25°C, and are not production tested. ICC DC =120mA (TYP)

3. At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.

 ^{4.} f = 0 means no address or comtrol lines change.
 5. Port "A" may be either left of right port. Port "B" is the opposite from port "A".

2739 tbl 10

DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾(Continued)** (Vcc = 5.0V ± 10%)

		Test				6X35	7006X55		7006X70 MIL ONLY		
Symbol	Parameter	Condition	Versio	n	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current	CE = VIL, Outputs Open SEM = VIH	MIL.	S L	150 150	300 250	150 150	300 250	140 140	300 250	mA
	(Both Ports Active)	$f = fMAX^{(3)}$	COM'L.	S L	150 150	250 210	150 150	250 210	=	_	
ISB1	Standby Current (Both Ports — TTL	CEL = CER = VIH SEMR = SEML = VIH	MIL.	S L	13 13	80 65	13 13	80 65	10 10	80 65	mA
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S L	13 13	60 50	13 13	60 50,	_	_	
ISB2	Standby Current	CE"A"=VIL and CEL"B"=VIH(5)	MIL.	S	85	190	85	190	80	190	mΑ
ĺ	(One Port — TTL	Active Port Outputs Open,		L	85	160	85	160	80	160	
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S	85	155	85	155			1
		$\overline{\text{SEM}}R = \overline{\text{SEM}}L = VIH$		L	85	130	85	130	-	_	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs) SEMn = SEML≥ Vcc - 0.2V	$VIN \ge VCC - 0.2V \text{ or } VIN \le 0.2V, f = 0^{(4)}$	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	_		
ISB4	Full Standby Current (One Port — All	$CE^*A^* \le 0.2V$ and $\overline{CE^*B^*} \ge Vcc - 0.2V^{(5)}$	MIL.	s	80	175	80	175	75	175	mA
	CMOS Level Inputs)	SEMR = SEML≥ Vcc - 0.2V		L	80	150	80	150	75	150	
:		$VIN \ge VCC - 0.2V$ or $VIN \le 0.2V$ Active Port Outputs Open,	COM'L.	S	80 80	135 110	80 80	135 110	<u> </u>		
		$f = fMAX^{(3)}$				110	30	110			

NOTES:

'X' in part numbers indicates power rating (S or L)
Vcc = 5V, TA = +25°C, and are not production tested. Icc DC =120ma (TYP)

At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.

4. f = 0 means no address or comtrol lines change.
5. Port "A" may be either left or right port. Port "B"is the opposite from port "A".


DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only) $(VLC = 0.2V, VHC = VCC - 0.2V)^{(4)}$

Symbol	Parameter	Test Cond	Min.	Typ. ⁽¹⁾	Max.	Unit	
VDR	Vcc for Data Retention	Vcc = 2V	2.0		. —	V	
ICCDR	Data Retention Current	CE ≥ VHC	MIL.		100	4000	μА
		Vin ≥ VHC or ≤ VLC	COM'L.	_	100	1500	
tcdr ⁽³⁾	Chip Deselect to Data Retention Time	SEM ≥ VHC		0	_		ns
tn ⁽³⁾	Operation Recovery Time	7		tRC ⁽²⁾			ns

NOTES:

- 1. TA = +25°C, Vcc = 2V, and are not production tested.
- trc = Read Cycle Time
- This parameter is guaranteed but not tested. 4. At Vcc = 2V input leakages are undefined

DATA RETENTION WAVEFORM



6.07

AC TEST CONDITIONS

TO THE TOTAL	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
	2739 tbl 12

1250Ω DATAOUT 30pF




Figure 1. AC Output Test Load

Figure 2. Output Load (5pF for tLz, tHz, twz, tow) Including scope and jig.

2739 drw 06

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾


		IDT7006X17 Com'l Only		IDT7006X20 Com'l Only		IDT70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
trc	Read Cycle Time	17	-	20	_	25	_	ns
taa	Address Access Time	_	17	_	20	_	25	ns
tACE	Chip Enable Access Time ⁽³⁾	_	17	_	20	l —	25	ns
taoe	Output Enable Access Time	<u> </u>	10		12	—	13	ns
tон	Output Hold from Address Change	3	— ⁻	3	_	3		ns
tız	Output Low-Z Time ^(1, 2)	3	_	3	_	3	_	ns
tHZ	Output High-Z Time ^(1, 2)	_	10	_	12	_	15	ns
tpu	Chip Enable to Power Up Time ⁽²⁾	0	_	0		0	_	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	_	17	_	20	_	25	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10	_	10		10	_	ns
tsaa	Semaphore Address Access Time	_	17	_	20	_	25	ns

		IDT70	IDT70	06X55	IDT7006X70 MIL ONLY			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
trc	Read Cycle Time	35	-	55	_	70	_	ns
taa	Address Access Time		35	_	55		70	ns
tACE	Chip Enable Access Time ⁽³⁾		35	_	55	—	70	ns
taoe	Output Enable Access Time	_	20	_	30		35	ns
tон	Output Hold from Address Change	3	_	3		3	_	ns
tız	Output Low-Z Time ^(1, 2)	3	_	3		3	_	ns
tHZ	Output High-Z Time ^(1, 2)		15	—	25		30	ns
tpu	Chip Enable to Power Up Time ⁽²⁾	0		0		0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	_	35		50	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15	_	15	_	ns
tsaa	Semaphore Address Access Time	_	35	_	55	_	70	ns

NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- This parameter is guaranteed by device characterization, but is not production tested.
 To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL
- 4. 'X' in part numbers indicates power rating (S or L).


WAVEFORM OF READ CYCLES⁽⁵⁾



NOTES:

- 1. Timing depends on which signal is asserted last, $\overline{\text{OE}}$ or $\overline{\text{CE}}$.
- 2. Timing depends on which signal is de-asserted first CE or OE.
- 3. tepp delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
- 5. SEM = VIH.

TIMING OF POWER-UP POWER-DOWN



AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾

			06X17 I Only		06X20 I Only	IDT70	06X25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE							
twc	Write Cycle Time	17		20	_	25	_	ns
tew	Chip Enable to End-of-Write ⁽³⁾	12	_	15	_	20		ns
taw	Address Valid to End-of-Write	12	_	15	_	20	_	ns
tas	Address Set-up Time ⁽³⁾	0	_	0	_	0	_	ns
twp	Write Pulse Width	12	_	15	_	20	_	ns
twn	Write Recovery Time	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	10	-	15	l –	15		ns
tHZ	Output High-Z Time ^(1, 2)	Ï	10	l -	12		15	ns
tDH	Data Hold Time ⁽⁴⁾	0	_	0		0	_	ns
twz	Write Enable to Output in High-Z ^(1, 2)	I –	10	-	12		15	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0	_	0		0	_	ns
tswrd	SEM Flag Write to Read Time	5	_	5		5		ns
tsps	SEM Flag Contention Window	5	_	5		5	I —	ns


		IDT70	06X35	IDT70	06X55	IDT70 MIL. (
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	/CLE							
twc	Write Cycle Time	35	_	55		70	_	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	30		45	_	50	1	ns
taw	Address Valid to End-of-Write	30	_	45	_	50	_	ns
tas	Address Set-up Time ⁽³⁾	0	l –	0	_	0	_	ns
twp	Write Pulse Width	25	<u> </u>	40		50	_	ns
twn	Write Recovery Time	0		0	_	0	_	ns
tow	Data Valid to End-of-Write	15	_	30		40	_	ns
tHZ	Output High-Z Time ^(1, 2)	_	15	T —	25	_	30	ns
tDH	Data Hold Time ⁽⁴⁾	0	T -	0		0	_	ns
twz	Write Enable to Output in High-Z ^(1, 2)	<u> </u>	15	—	25	<u> </u>	30	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0		0		0		ns
tswrd	SEM Flag Write to Read Time	5		5	_	5		ns
tsps	SEM Flag Contention Window	5	-	5	-	5	I –	ns

NOTES:


- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 2).

- This parameter is guaranteed by device characterization, but is not production tested but not tested.
 To access RAM, CE = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire tEW time.
 The specification for tbH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW.
- 5. 'X' in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,5,8)




TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING^(1,5)



NOTES:

- 1. R/\overline{W} or \overline{CE} must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low CE and a low R/W for memory array writing cycle.
- 3. two is measured from the earlier of \overline{CE} or \overline{RW} (or \overline{SEM} or \overline{RW}) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last, \overline{CE} or R/\overline{W} .
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured by +/- 500mV from steady state with the Output Test Load (Figure 2)
- 8. If \overrightarrow{OE} is low during \overrightarrow{RM} controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overrightarrow{OE} is high during an \overrightarrow{RM} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, $\overline{\text{CE}} = \text{VIL}$ and $\overline{\text{SEM}} = \text{VIH}$. To access semaphore $\overline{\text{CE}} = \text{VIH}$ and $\overline{\text{SEM}} = \text{VIL}$. tew must be met for either condition.


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



NOTE:

1. \overline{CE} = VIH for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



NOTES:

- 1. Don = Dol = VIL, CEn = CEL = VIH, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 3. This parameter is measured from R/W-A- or SEM-A- going High to R/W-B- or SEM-B- going High.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

6

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾


			06X17 Only		06X20 Only	IDT70	06X25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (M/S = H)							
tbaa	BUSY Access Time from Address Match		17		20	_	20	ns
tBDA	BUSY Disable Time from Address Not Matched		17		20		20	ns
tBAC	BUSY Access Time from Chip Enable LOW	_	17	_	20	_	20	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		17		.17	_	17	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	_	5	_	5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	_	17	—	20	_	25	ns
BUSY TIM	IING (M/S = L)							
twB	BUSY Input to Write ⁽⁴⁾	0		0		0		ns
twn	Write Hold After BUSY (5)	13	_	15	_	17	_	ns
PORT-TO	PORT DELAY TIMING							
twdd	Write Pulse to Data Delay ⁽¹⁾		30	_	45	_	50	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾		25		30	-	35	ns

		IDT70	06X35	IDT70	06X55		06X70 ONLY	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (M/S = H)		•					
tBAA	BUSY Access Time from Address Match		20	_	45	_	45	ns
tBDA	BUSY Disable Time from Address Not Matched		20		40		40	ns
tBAC	BUSY Access Time from Chip Enable LOW		20	—	40	<u> </u>	40	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		20		35	_	35	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	_	5	_	5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾		35	—	55		70	ns
BUSY TIM	IING (M/S̃ = L)							
twв	BUSY Input to Write ⁽⁴⁾	0		0	_	0		ns
twn	Write Hold After BUSY ⁽⁵⁾	25	_	25	_	25	_	ns
PORT-TO	-PORT DELAY TIMING							
twdd	Write Pulse to Data Delay ⁽¹⁾		60		80	_	95	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾		45	_	65	_	80	ns

NOTES:

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY".
- 2. To ensure that the earlier of the two ports wins.
- 3. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual) or tDDD tDW (actual).
- 4. To ensure that the write cycle is inhibited with port "B" during contention on port "A".
- 5. To ensure that a write cycle is completed on port "B" after contention with port "A".
- 6. "X" is part numbers indicates power rating (S or L).


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY (2,5) (M/S = VIH)



NOTES:

- 1. To ensure that the earlier of the two ports wins. tAPS is ignored for $\overline{M/S}$ = VIL (SLAVE).
- 2. $\overline{CE}L = \overline{CE}R = VIL$
- 3. \overrightarrow{OE} = ViL for the reading port.
- 4. If M/S = VIL(slave) then BUSY is input (BUSY*A* = VIH and BUSY*B* = "don't care", for this example.
- 5. All timing is the same for left and right port. Port "A" may be either left or right port. Port "B" is the port opposite from Port "A".


TIMING WAVEFORM OF WRITE WITH BUSY




- tWH must be met for both BUSY input (slave) and output (master).
 BUSY is asserted on Port "B" Blocking R/W"B", until BUSY"B" goes High.

2739 drw 13

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1) (M/S = H)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾($M/\overline{S} = H$)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾


			IDT7006X17 Com'l Only		IDT7006X20 Com'l Only		IDT7006X25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	PT TIMING							
tas	Address Set-up Time	0	_	0	_	0	_	ns
twn	Write Recovery Time	0		0		0	_	ns
tins	Interrupt Set Time		15		20	_	20	ns
tinn	Interrupt Reset Time		15	_	20	_	20	ns

		IDT7006X35		IDT7006X55		IDT7006X70 MIL. ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	PT TIMING							
tas	Address Set-up Time	0	-	0	—	0	_	ns
twn	Write Recovery Time	0	_	0	_	0	_	ns
tins	Interrupt Set Time	_	25		40		50	ns
tinn	Interrupt Reset Time		25		40	-	50	ns

NOTE

1. "X" in part numbers indicates power rating (S or L).

WAVEFORM OF INTERRUPT TIMING(1)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal (CE or R/W) is asserted last.
 4. Timing depends on which enable signal (CE or R/W) is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG(1)

	Le	ft Port				R	ight Po	rt		
R/WL	CEL	ŌĒL	A13L-A0L	ĪNTL	R/W _R	CER	ŌĒR	A13R-A0R	ĪNĪR	Function
L	L	Х	1FFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	X	Х	Х	Х	L	L	1FFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	X	X	L ⁽³⁾	L	L	X	1FFE	Х	Set Left INTL Flag
Х	_ L	L	1FFE	H ⁽²⁾	Х	Х	X	Х	Х	Reset Left INTL Flag

NOTES:

- 1. Assumes BUSYL = BUSYR = VIH.
- If BUSYL = VIL, then no change.
 If BUSYR = VIL, then no change.

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inputs			puts	-
CEL	CER	A0L-A13L A0R-A13R	BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
X	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2739 tbl 1

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT7006 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- 2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low simultaneously.
- Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

2739 tbl 19

FUNCTIONAL DESCRIPTION

The IDT7006 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7006 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INTL}) is asserted when the right port writes to memory location 3FFE (HEX) where a write is defined as $\overline{CE} = R/\overline{W} = V_{IL}$ per the Truth Table. The left port clears the interrupt by reading address location 3FFE access when CER = OER = V_{IL} , R/\overline{W} is a "don't care". Likewise, the right port interrupt flag (\overline{INTR}) is asserted when the left port

writes to memory location 3FFF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location 3FFF. The message (8 bits) at 3FFE or 3FFF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table 1 for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all

^{1.} This table denotes a sequence of events for only one of the eight semaphores on the IDT7006.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7006 RAMs.

applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the bùsy pin for that port low.

The busy outputs on the IDT 7006 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7006 RAM array in width while using busy logic, one master part is used to decide which side of the RAMs array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7006 RAM the busy pin is an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be

initiated with the R/W signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT7006 is an extremely fast Dual-Port 16K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT7006 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7006s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources

6.07 17

to be allocated in varying configurations. The IDT7006 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7006 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{OE}}$, and $\overline{\text{R/W}}$) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a

resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7006's Dual-Port RAM. Say the 16K x 8 RAM was to be divided into two 8K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT7006 Semaphore Logic

ORDERING INFORMATION



2739 drw 21



HIGH-SPEED 32K x 8 DUAL-PORT STATIC RAM

IDT7007S/L

FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Military: 25/35/55ns (max.)
 - Commercial: 20/25/35/55ns (max.)
- Low-power operation
 - IDT7007S

Active: 750mW (typ.) Standby: 5mW (typ.)


- IDT7007L

Active: 750mW (typ.) Standby: 1mW (typ.)

. IDT7007 easily expands data bus width to 16 bits or

- more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master,
 M/S = L for BUSY input on Slave
- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- TTL-compatible, single 5V (±10%) power supply
- · Available in 68-pin PGA and PLCC and a 64-pin TQFP
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

FUNCTIONAL BLOCK DIAGRAM



NOTES:

- 1. (MASTER): BUSY is output; (SLAVE): BUSY is input.
- 2. BUSY and INT outputs are non-tri-stated push-pull.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1995

6

DESCRIPTION:

The IDT7007 is a high-speed 32K x 8 Dual-Port Static RAM. The IDT7007 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in

memory. An automatic power down feature controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power.

The IDT7007 is packaged in a 68-pin pin PGA, a 68-pin PLCC, and a 80-pin thin plastic quad flatpack, TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


PIN CONFIGURATIONS



NOTE:

^{1.} This text does not indicate orientation of the actual part marking.

PIN CONFIGURATIONS (Continued)



NOTE

^{1.} This text does not indicate orientation of the actual part-marking.

11		51 A5L	50 A4L	48 A2L	46 A0L	44 BUSYL	42 M/S	40 INTR	38 A1R	36 A3R	·
10	53 A7L	52 A6L	49 A3L	47 A1L	45 INTL	43 GND	41 BUSYR	39 A0R	37 A2R	35 A4R	34 A5R
09	55 A9L	54 A8L								32 A7R	33 A6R
08	57 A11L	56 A10L								30 A9R	31 A8R
07	59 VCC	58 A12L				IDT70 G68-				28 A11R	29 A10R
06	61 A14L	60 A13L			68	3-PIN	PGA ⁽³⁾	•		26 GND	27 A12R
05	63 SEML	62 CEL			. 1	OP V	IEW			24 A14R	25 A13R
04	65 OEL	64 R/WL								22 SEMR	23 CER
03	67 I/OoL	66 N/C								20 OER	21 R/WR
02	68 I/O1L	1 I/O2L	3 I/O4L	5 GND	7 I/O7L	9 GND	11 I/O1R	13 VCC	15 I/O4R	18 I/O7R	19 N/C
01	<u></u>	2 I/O3L	4 1/O5L	6 I/O6L	8 VCC	10 I/OoR	12 I/O2R	14 I/O3R	16 I/O5R	17 I/O6R	
	Α	В	С	D	E	F	G	Н	J	к	L
INDE	۸										2940 drw 04

PIN NAMES

Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L - A14L	A0R - A14R	Address
I/OoL I/O7L	I/Oor - I/O7R	Data Input/Output
SEML	SEMR	Semaphore Enable
ĪNTL	ÎNTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
1	M/S	Master or Slave Select
1	/cc	Power
G	IND	Ground
		2940 tb

NOTES:

- 1. All Vcc pins must be connected to power supply.
 2. All GND pins must be connected to ground supply.
 3. This text does not indicate orientation of the actual part marking.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

	Inp	uts ⁽¹⁾		Outputs	
CE	R/W	Œ	SEM	1/00-7	Mode
Н	Х	Х	Н.	High-Z	Deselected: Power-Down
L	L	Χ.	Н	DATAIN	Write to Memory
L	Н	L	Н	DATAOUT	Read Memory
X	Х	Н	Х	High-Z	Outputs Disabled

NOTE:

1. AOL - A14L ≠ AOR - A14R

2940 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL(1)

	Inp	uts		Outputs		
CE	R/W	ŌĒ	SEM	I/O ₀₋₇	Mode	
Н	Н	L	L	DATAout	Read Semaphore Flag Data Out	
Н	<i>f</i>	Х	L	DATAIN	Write I/Oo into Semaphore Flag	
L	X	Х	L	<u> </u>	Not Allowed	

2940 tbl 03

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
Та	Operating Temperature	0 to +70	-55 to +125	ပ္
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Іоит	DC Output Current	50	50	mA

NOTE:

2940 thi 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2940 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	>
GND	Supply Voltage	0	0	0	>
ViH	Input High Voltage	2.2	_	6.0 ⁽²⁾	>
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	٧

NOTES:

VIL ≥ -1.5V for pulse width less than 10ns.

VIL ≥ -1.5V for pulse width less than 10h
 VTERM must not exceed Vcc + 0.5V.

2940 tbl 06

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTE:

6.08

- This parameter is determined by device characterization but is not production tested. TQFP package only.
- 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 10\%$)

			IDT7	007S	IDT7	007L	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
llul	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, Vin = 0V to Vcc		10	_	5	μА
llLol	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10		5	μА
Vol	Output Low Voltage	IOL = 4mA	_	0.4	_	0.4	V
Vон	Output High Voltage	Iон = – 4mA	2.4	_	2.4	-	V

NOTE:

2940 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (Vcc = 5.0V ± 10%)

J. E.		AND SOFFET VOLTAG	1		700	7X20		7X25	
		Test			COW,F		.		
Symbol	Parameter	Condition	Version		Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Uni
Icc	Dynamic Operating Current	CE = Vi∟, Outputs Open SEM = Viн	MIL.	S L			170 170	345 305	mΑ
	(Both Ports Active)	$f = f_{MAX}^{(3)}$	COM'L.	S L	180 180	315 275	170 170	305 265	
ISB1	Standby Current (Both Ports — TTL	CER = CEL = VIH SEMR = SEML = VIH	MIL.	S L			25 25	100 80	mA
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S L	30 30	85 60	25 25	85 60	
ISB2	Standby Current	CE'A" = VIL and CE'B" = VIH(5)	MIL.	s			105	230	mΑ
	(One Port — TTL	Active Port Outputs Open,		L	_		105	200	
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	s	115	210	105	200	
		SEMR = SEML = VIH		L	115	180	105	170	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L	_		1.0 0.2	30 10	mA
l	CMOS Level Inputs)	$\begin{array}{c} \text{Vin} \geq \text{Vcc} - 0.2\text{V or} \\ \text{Vin} \leq 0.2\text{V, f} = 0^{(4)} \\ \hline \text{SEMR} = \overline{\text{SEML}} \geq \text{Vcc} - 0.2\text{V} \end{array}$	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port — All	CE'a' ≤ 0.2V and CE'B' ≥ VCC - 0.2V ⁽⁵⁾	MIL.	S L	_	11	100 100	200 175	mA
	CMOS Level Inputs)	SEMR = SEML ≥ Vcc - 0.2V Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V	COM'L.	s	110	185	100	170	
		Active Port Outputs Open, $f = f_{MAX}^{(3)}$		L	110	160	100	145	

NOTES:

2940 tbl 09

- 1. "X" in part numbers indicates power rating (S or L)
- 2. Vcc = 5V, TA = +25°C, and are not production tested. Iccoc = 120mA (Typ.)
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1 / tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

6.08

6

^{1.} At Vcc = 2.0V, input leakages are undefined.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾(Continued) (Vcc = 5.0V ± 10%)


					7007	X35	7007	X55	
Symbol	Parameter	Test Condition	Vers	sion	Тур. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current	<u>CE</u> = ViL, Outputs Open <u>SEM</u> = Viн	MIL.	S L	_	335 295	150 150	310 270	mA
	(Both Ports Active)	$f = fMAX^{(3)}$	COM'L.	S L	160 160	295 255	150 150	270 230	
ISB1	Standby Current (Both Ports — TTL	CEL = CER = VIH SEMR = SEML = VIH	MIL.	S L	_	100 80	13 13	100 80	mA
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	SL	20 20	85 60	13 13	85 60	1
ISB2	Standby Current	CE"A" = VIL and CE"B" = VIH ⁽⁵⁾	MIL.	S		215	85	195	mA
	(One Port — TTL	Active Port Outputs Open,		L	_	185	85	165	
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S	95	185	85	165	1
		SEMR = SEML = VIH		L	95	155	85	135	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L	_	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V \text{ or}$ $VIN \le 0.2V, f = 0^{(4)}$ $\overline{SEMR} = \overline{SEML} \ge VCC - 0.2V$	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	CE ⁻ A ⁻ ≤ 0.2V and CE ⁻ B ⁻ ≥ Vcc - 0.2V (5) CE _R ≥ Vcc - 0.2V SEM _R = SEM _L ≥ Vcc - 0.2V	MIL.	S L	_	190 165	80 80	165 140	mA
		VIN ≥ VCC - 0.2V or	COM'L.	S	90	160	80	135	1
		VIN ≤ 0.2V Active Port Outputs Open, f = fMax ⁽³⁾		L	90	135	80	110	

NOTES:

 [&]quot;X" in part numbers indicates power rating (S or L)
 VCc = 5V, TA = +25°C, and are not production tested. Icccc = 120mA (Typ.)
 At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/ tRC, and using "AC Test Conditions" of input levels of GND to 3V.
 f = 0 means no address or control lines change.
 Port "A" may be either left or right port. Port "B" is the opposite from port "A".

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
	2940 tbl 11






Figure 1. AC Output Load

Figure 2. Output Test Load (for tLz, tHz, twz, tow) * Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

- "			007X20 L ONLY	IDT70	07X25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CYCLE						
tRC	Read Cycle Time	20	_	25	_	ns
taa	Address Access Time		20	. —	25	ns
tACE	Chip Enable Access Time ⁽³⁾		20	_	25	ns
tAOE	Output Enable Access Time		12	_	13	ns
tон	Output Hold from Address Change	3	_	3	_	ns
tLZ	Output Low-Z Time ^(1, 2)	3	_	3	_	ns
tHZ	Output High-Z Time ^(1, 2)		12		15	ns
tpu	Chip Enable to Power Up Time ⁽²⁾	0	_	0		ns
tPD	Chip Disable to Power Down Time ⁽²⁾		- 20	_	25	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10	_	12	_	ns
tsaa	Semaphore Address Access Time	_	20	_	25	ns


		IDT70	07X35	IDT70	07X55	T
Symbol	Parameter	Min.	Max.	Min. Max.		Unit
READ CY	CLE					
trc	Read Cycle Time	35	_	55		ns
taa	Address Access Time	_	35	_	55	ns
tACE	Chip Enable Access Time ⁽³⁾		35		55	ns
taoe	Output Enable Access Time	T —	20	_	30	ns
tон	Output Hold from Address Change	3	_	3	_	ns
tLZ	Output Low-Z Time ^(1, 2)	3	_	3	_	ns
tHZ	Output High-Z Time ^(1, 2)	_	15		25	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	_	0		ns
tPD	Chip Disable to Power Down Time ⁽²⁾		35		50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15		ns
tsaa	Semaphore Address Access Time	_	35	_	55	ns

NOTES:

- Transition is measured ±200mV from low- or high-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.

 3. To access RAM, $\overrightarrow{CE} = V_{IL}$ and $\overrightarrow{SEM} = V_{IH}$. To access semaphore, $\overrightarrow{CE} = V_{IH}$ and $\overrightarrow{SEM} = V_{IL}$.
- 4. "X" in part numbers indicates power rating (S or L).


WAVEFORM OF READ CYCLES(5)



NOTES:

- 1. Timing depends on which signal is asserted last, OE or CE.
- 2. Timing depends on which signal is de-asserted first \overline{CE} or \overline{OE} .
- 3. teod delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tAGE, tAGE, tAA or tBDD.
- 5. SEM = VIH.

TIMING OF POWER-UP POWER-DOWN



AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾


			7007X20 I'L ONLY	IDT70	07X25	
Symbol	Parameter	Min.	Max	Min.	Max.	Unit
WRITE C	YCLE					
twc	Write Cycle Time	20	-	25	_	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	15	_	20		ns
taw	Address Valid to End-of-Write	15	_	20		ns
tas	Address Set-up Time ⁽³⁾	0	_	0		ns
twp	Write Pulse Width	15	_	20	_	ns
twn	Write Recovery Time	0	_	0		ns
tow	Data Valid to End-of-Write	15	_	15		ns
tHZ	Output High-Z Time ^(1, 2)	_	12		15	ns
ton	Data Hold Time ⁽⁴⁾	0		0	_	ns
twz	Write Enable to Output in High-Z ^(1, 2)	_	12		15	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0	_	0		ns
tswrd	SEM Flag Write to Read Time	5		5	_	ns
tsps	SEM Flag Contention Window	5	_	5		ns

		IDT	7007X35	IDT70	07X55	
Symbol	Parameter	Min.	Max	Min.	Max.	Unit
WRITE C	YCLE					
twc	Write Cycle Time	35	— .	55	_	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	30		45	_	ns
taw	Address Valid to End-of-Write	30	_	45		ns
tas	Address Set-up Time ⁽³⁾	0		0		ns
twp	Write Pulse Width	25	_	40		ns
twn	Write Recovery Time	0		0	_	ns
tow	Data Valid to End-of-Write	15	_	30	_	ns
tHZ	Output High-Z Time ^(1, 2)	T = -	15		25	ns
tDH	Data Hold Time ⁽⁴⁾	0	_	0		ns
twz	Write Enable to Output in High-Z ^(1, 2)	T = -	15		25	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0	_	0		ns
tswrd	SEM Flag Write to Read Time	5	_	5		ns
tsps	SEM Flag Contention Window	5		5		ns


NOTES:

- 1. Transition is measured ±200mV from low- or high-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL. Either condition must be valid for the entire tew time.
- 4. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 5. "X" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,5,8)




TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING(1,5,)



NOTES:

- 1. R/\overline{W} or \overline{CE} must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a LOW CE and a LOW R/W for memory array writing cycle.
- 3. two is measured from the earlier of CE or R/W (or SEM or R/W) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the ČE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
- 6. Timing depends on which enable signal is asserted last, $\overline{\text{CE}}$ or R/\overline{W} .
- This parameter is guaranteed by device characterization, but is not production tested. Transition is measured ± 200mV from steady state with the Output Test Load (Figure 2).
- 8. If \overline{OE} is LOW during \overline{PW} controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during an \overline{PW} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.
- 9. To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL. tew must be met for either condition.


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



NOTE:

1. $\overline{CE} = VIH$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



NOTES:

- 1. DOR = DOL = VIL, $\overline{CER} = \overline{CEL} = VIH$.
- 2. All timing is the same for left and right ports. Port "A" may be either left or right port. "B" is the opposite from port "A".
- 3. This parameter is measured from R/WA or SEMA going HIGH to R/WB or SEMB going HIGH.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

		IDT7007X20 COM'L ONLY		IDT7		
Symbol	Parameter Parameter		Max.	Min.	Max.	Unit
BUSY TIM	/IING (M/S = H)					
tBAA	AA BUSY Access Time from Address Match		20		20	ns
tBDA	BUSY Disable Time from Address Not Matched		20		20	ns
tBAC	BUSY Access Time from Chip Enable LOW	_	20		20	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		17	_	17	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	_	5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾		20		25	ns
BUSY TIM	//ING (M/S = L)					
twB	BUSY Input to Write ⁽⁴⁾	0	_	0		ns
twn	Write Hold After BUSY ⁽⁵⁾	15	_	17	_	ns
PORT-TO	-PORT DELAY TIMING					
twpp	Write Pulse to Data Delay ⁽¹⁾	_	45	_	50	ns
tDDD	Write Data Valid to Read Data Delay(1)		30	_	35	ns

		IDT70	07X35	IDT7	007X55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TIN	MING (M/S = H)					
tBAA	BUSY Access Time from Address Match	_	20	_	45	ns
tBDA	BUSY Disable Time from Address Not Matched		20		40	ns
tBAC	BUSY Access Time from Chip Enable LOW		20	_	40	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		20		35	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5		5		ns
tBDD	BUSY Disable to Valid Data ⁽³⁾		35		55	ns
BUSY TIN	MING (M/S = L)					
twB	BUSY Input to Write ⁽⁴⁾	0	_	0	_	ns
twn	Write Hold After BUSY ⁽⁵⁾	25	_	25	_	ns
PORT-TO	-PORT DELAY TIMING					
twpp	Write Pulse to Data Delay ⁽¹⁾	_	60	_	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	- 45 - 65			65	ns

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY (M/S = VIH)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, twdd twp (actual) or tddd tow (actual).
- To ensure that the write cycle is inhibited on port "B" during contention on port "A".
 To ensure that a write cycle is completed on port "B" after contention on port "A".
- 6. "X" in part numbers indicates power rating (S or L).


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY (2,5) (M/S = VIH)



NOTES:

- 1. To ensure that the earlier of the two ports wins. taps is ignored for $M/\overline{S} = VIL$ (SLAVE).
- 2. $\overline{CE}L = \overline{CE}R = VIL$
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. If M/S = VIL (SLAVE), then BUSY is an input (BUSY*A* = VIH and BUSY*B* = "don't care", for this example).
- 5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".


TIMING WAVEFORM OF WRITE WITH BUSY (M/S = VIL)




NOTES:

- 1. twn must be met for both BUSY input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes High.

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ (M/ \overline{S} = H)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $TIMING^{(1)}(M/\overline{S} = H)$



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾


		IDT700 COM'L		IDT70		
Symbol	Parameter	Min.	Max.	Min	Max.	Unit
INTERRU	PT TIMING					
tas	Address Set-up Time	0	_	0	_	ns
twn	Write Recovery Time	0	_	0		ns
tins	Interrupt Set Time	_	20		20	ns
tinn	Interrupt Reset Time	_	20	_	20	ns

		IDT7007X35		IDT70		
Symbol	Parameter	Min.	Max.	Min	Max.	Unit
INTERRU	PT TIMING					
tas	Address Set-up Time	0		0	_	ns
twn	Write Recovery Time	0		0	_	ns
tins	Interrupt Set Time	_	25		40	ns
tinn	Interrupt Reset Time		25		40	ns

NOTE:

^{1. &}quot;X" in part numbers indicates power rating (S or L).

WAVEFORM OF INTERRUPT TIMING(1)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last.
- 4. Timing depends on which enable signal (CE or R/W) is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG(1)

	Le	ft Port				Right Port				
R/WL	CEL	OEL	A14L-A0L	ĪNTL	R/WR	CER	ŌĒR	A14R-A0R	ĪNĪR	Function
L	L	X	7FFF	Х	X	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	7FFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	X	Х	L ⁽³⁾	L	L	Х	7FFE	Х	Set Left INTL Flag
Х	L	L	7FFE	H ⁽²⁾	Х	Х	Х	Х	Х	Reset Left INTL Flag

NOTES:

- 1. Assumes BUSYL = BUSYR =VIH.
- 2. If $\overline{BUSY}L = VIL$, then no change.
- 3. If BUSYR = VIL, then no change.

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inputs			puts	
CEL	CER	A0L-A14L A0R-A14R	BUSYL(1)	BUSYR ⁽¹⁾	Function
X	X	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2940 tbl 17

- 1. Pins BUSY and BUSY are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY outputs on the IDT7007 are push-pull, not open drain outputs. On slaves the BUSY input internally inhibits writes.
- "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable
 after the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs can not be LOW
 simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYA outputs are driving LOW regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE⁽¹⁾

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

2940 tbl 18

FUNCTIONAL DESCRIPTION

The IDT7007 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7007 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ HIGH). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INTL}) is asserted when the right port writes to memory location 7FFE (HEX), where a write is defined as $\overline{CE} = R/\overline{W} = VIL$ per the Truth Table. The left port clears the interrupt through access of address location 7FFE when $\overline{CER} = \overline{OER} = VIL$, R/\overline{W} is a "don't care". Likewise, the right port interrupt flag (\overline{INTR}) is asserted when the left port writes to memory location 7FFF (HEX) and to clear the interrupt flag (\overline{INTR}), the right port must read the memory

location 7FFF. The message (8 bits) at 7FFE or 7FFF is userdefined since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FFE and 7FFF are not used as mail boxes, but as part of the random access memory. Refer to Table 1 for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not

^{1.} This table denotes a sequence of events for only one of the eight semaphores on the IDT7007.

desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins HIGH. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port LOW.

The busy outputs on the IDT 7007 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7007 RAM array in width while using busy logic, one master part is used to decide which side of the RAMs array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7007 RAM the busy pin is




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7007 RAMs.

an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the R/W signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT7007 is an extremely fast Dual-Port 16K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a

privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both HIGH.

Systems which can best use the IDT7007 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7007s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7007 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to

gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7007 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{OE}}$, and $\overline{\text{R/W}}$) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must

be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is




Figure 4. IDT7007 Semaphore Logic

easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that

2940 drw 20

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

semaphore request latch.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7007's Dual-Port RAM. Say the 32K x 8 RAM was to be divided into two 16K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the

indicator for the upper section of memory.

To take a resource, in this example the lower 16K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 16K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 16K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 16K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned


different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby quaranteeing a consistent data structure.

ORDERING INFORMATION



2940 drw 21



HIGH-SPEED 64K x 8 DUAL-PORT STATIC RAM


ADVANCED IDT7008S/L

FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
 - Military: 35/55ns (max.)
 - Commercial: 25/35/55ns (max.)
- · Low-power operation
 - IDT7008S
 - Active: 750mW (typ.) Standby: 5mW (typ.)
 - IDT7008L
 - Active: 750mW (typ.) Standby: 1mW (typ.)
- IDT7008 easily expands data bus width to 16 bits or

- more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master,
 M/S = L for BUSY input on Slave
- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- TTL-compatible, single 5V (±10%) power supply
- Available in 84-pin PGA and PLCC and a 100-pin TQFP
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

FUNCTIONAL BLOCK DIAGRAM



NOTES:

- 1. (MASTER): BUSY is output; (SLAVE): BUSY is input.
- 2. BUSY and INT outputs are non-tri-stated push-pull.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

APRIL 1995

DESCRIPTION:

The IDT7008 is a high-speed 64K x 8 Dual-Port Static RAM. The IDT7008 is designed to be used as a stand-alone 512K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power.

The IDT7008 is packaged in an 84-pin pin PGA, an 84-pin PLCC, and a 1000-pin thin plastic quad flatpack, TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN NAMES


Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L - A15L	A0R - A15R	Address
I/OoL - I/O7L	I/O0R - I/O7R	Data Input/Output
SEML	SEMR	Semaphore Enable
ĪNTL	ĪNTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
N	1/S	Master or Slave Select
V	СС	Power
G	ND	Ground

3198 tbl 01

NOTES:

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. This text does not indicate orientation of the actual part marking.

ORDERING INFORMATION



3198 drw 21

HIGH-SPEED 2K x 9 DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT

IDT70121S/L IDT70125S/L

FEATURES:

- · High-speed access
 - Commercial: 25/35/45/55ns (max.)
- Low-power operation
- IDT70121/70125S Active: 500mW (typ.) Standby: 5mW (typ.)
- IDT70121/70125L Active: 500mW (typ.) Standby: 1mW (typ.)
- · Fully asychronous operation from either port
- MASTER IDT70121 easily expands data bus width to 18 bits or more using SLAVE IDT70125 chip
- On-chip port arbitration logic (IDT70121 only)
- BUSY output flag on Master; BUSY input on Slave
- INT flag for port-to-port communication
- Battery backup operation—2V data retention
- TTL-compatible, signal 5V (±10%) power supply
- Available in 52-pin PLCC


DESCRIPTION:

The IDT70121/IDT70125 are high-speed 2K x 9 Dual-Port Static RAMs. The IDT70121 is designed to be used as a stand-alone 9-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT70125 "SLAVE" Dual-Port in 18-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 18-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power-down feature, controlled by $\overline{\text{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70121/IDT70125 utilizes a 9-bit wide data path to allow for Data/Control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

FUNCTIONAL BLOCK DIAGRAM



S


DESCRIPTION (Continued):

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 400mW of power. Low-power (L) versions offer battery backup data

retention capability with each port typically consuming 200 μ W from a 2V battery.

The IDT70121/IDT70125 devices are packaged in a 52-pin PLCC.

PIN CONFIGURATIONS



RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%
			2654 tbl 02

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0.0	V
ViH	Input High Voltage	2.2	-	6.0 ⁽²⁾	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	V

NOTE:

1. ViL ≥ -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 0.5V.

2654 tbl 03

NOTE:

1. This text does not indicate the orientation of the actual part-marking.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE:

2654 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
 may cause permanent damage to the device. This is a stress rating only
 and functional operation of the device at these or any other conditions
 above those indicated in the operational sections of this specification is not
 implied. Exposure to absolute maximum rating conditions for extended
 periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

CAPACITANCE ($T_A = +25^{\circ}C$, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
CIN	Input Capacitance	Vin = 3dV	9	pF
Cout	Output Capacitance	Vout = 3dV	10	рF

2654 tbl 13

NOTE

 This parameter is determined by device characterization but is not production tested.

6.10

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($Vcc = 5.0V \pm 10\%$)

				70121S 70125S		70121L 70125L		
Symbol	Parameter	Test Condition	Min.	Max.	Min.	Max.	Unit	
IILii	Input Leakage Current ⁽⁵⁾	Vcc = 5.5V, Vin = 0V to Vcc	_	10	_	5	μА	
IILOI	Output Leakage Current ⁽⁵⁾	Vcc = 5.5V, CE = ViH Vout = 0V to Vcc	-	10	_	5	μА	
Vol	Output Low Voltage	IoL = 4mA		0.4		0.4	\overline{v}	
Voн	Output High Voltage	IOH = -4mA	2.4		2.4	_	V_	

NOTE:

1. At Vcc < 2.0V leakages are undefined.

2654 tbl 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1,4) ($Vcc = 5V \pm 10\%$)

		Test	_			1 X 25 5 X 25		X 35	ı	1 X 45 5 X 45		X 55 X 55	
Symbol	Parameter	Condition	Version	1	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE = VIL,Outputs Open, f = fMAX ⁽²⁾	Com'l.	S L	125 125	260 220	125 125	250 210	125 125	245 205	125 125	240 200	mA
ISB1	Standby Current (Both Ports—TTL Level Inputs)	\overline{CE} 'a" and \overline{CE} 'B" = VIH, f = fMAX ⁽²⁾	Com'l.	S L	30 30	65 45	30 30	65 45	30 30	65 45	30 30	65 45	mA
ISB2	Standby Current (One Port—TTL Level Inputs)	CE'a'=VIL and CE'B'=VIH ⁽⁵⁾ Active Port Outputs Open, $f = f_{MAX}^{(2)}$	Com'l.	S L	80 80	175 145	80 80	165 135	80 80	160 130	80 80	155 125	mA
ISB3	Full Standby Current (Both Ports CMOS Level Inputs)	\overline{CE} 'a" and \overline{CE} 'B" \geq VCC $-$ 0.2V, VIN \geq VCC $-$ 0.2V or VIN \leq 0.2V, $f = 0^{(3)}$	Com'l.	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	mA
ISB4	Full Standby Current (One Port CMOS Level Inputs)	CE'a'≤0.2V and CE'B'≥VCC-0.2V ⁽⁵⁾ VIN ≥ Vcc − 0.2V or VIN ≤ 0.2V, Active Port Outputs Open, f = fMAX ⁽²⁾	Com'l.	S L	70 70	170 140	70 70	160 130	70 70	155 125	70 70	150 120	mA

NOTES:

1. "X" in part numbers indicates power rating (S or L).

- 2. At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 3. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 4. Vcc=5V, Ta=+25°C for Typ, and is not production tested.
- 5. Port "A" may be either left or right port. Port "B" is opposite from port "A".


DATA RETENTION CHARACTERISTICS (L Version Only)

	,		701				
Symbol	Parameter	Test Condition		Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	Vcc for Data Retention			2	_	_	V
ICCDR	Data Retention Current	Vcc = 2.0V, CE ≥ Vcc - 0.2V	Com'l.		100	1500	μА
tcdr ⁽³⁾	Chip Deselect to Data Retention Time	$Vin \ge Vcc - 0.2V \text{ or } Vin \le 0.2V$		0		_	ns
tR ⁽³⁾	Operation Recovery Time			trc(2)	_	_	ns

NOTES:

- 1. Vcc = 2V, TA = +25°C, and are not production tested.
- 2. trc = Read Cycle Time.
- 3. This parameter is guaranteed but is not production tested.

DATA RETENTION WAVEFORM



2654 drw 03

2654 tbl 06

AC TEST CONDITIONS

5ns
1.5V
1.5V
See Figure 1 and 2

Figure 1. AC Output Test Load

Figure 2. Output Test Load (For tLZ, tHZ, tWZ, tOW) Including scope and jig.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾

		1 -		X 25				X 45			
				X 25				X 45			
Symbol	Parameter	1	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	. Unit
Read Cy	cle										
trc	Read Cycle Time		25	-1	35		45	_	55		ns
taa	Address Access Time		_	25		35	_	45		55	ns
tACE	Chip Enable Access Time		\neg	25	-1	35	_	45		55	ns
tAOE	Output Enable Access Time		_	12		25	_	30		35	ns
ton	Output Hold from Address Change		0	_	0		0	-	0	_	ns
tLZ	Output Low-Z Time ^(1,2)		0	_	0	_	0	_	0		ns
tHZ	Output High-Z Time ^(1,2)		_	10		15		20		30	ns
tPU	Chip Enable to Power-Up Time ⁽²⁾		0	_	0		0	_	0	—	ns
tPD	Chip Disable to Power-Down Time ⁽²⁾		_	50	_	50	_	50		50	ns


NOTES:

- 1. Transition is measured ±500mV from Low or High impedance voltage with the Output Test Load (Figure 2).
- 2. This parameter guaranteed by device characterization, but is not production tested.
- 3. "X" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1,2,4)



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(5)



NOTES:

- 1. Timing depends on which signal is aserted last, OE or CE.
- 2. Timing depends on which signal is deaserted first, OE or CE.
- tBDD delay is required only in a case where the opposite port is completing a write operation to the same address location. For simultanious read operations BUSY has no relationship to valid output data.
- 4. Start of valid data depends on which timing becomes effective last, tAOE, tACE, tAA, or tBDD.
- 5. $R/\overline{W} = V_{IH}$, and the address is valid prior to other coincidental with \overline{CE} transition Low.

6

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

			1 X 25 5 X 25		1 X 35 5 X 35		1 X 45 5 X 45	1	1 X 55 5 X 55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cyc	le									
twc	Write Cycle Time ⁽³⁾	25		35		45	ΓΞ	55	<u> </u>	ns
tEW	Chip Enable to End-of-Write	20		30	_	35	<u> </u>	40	<u> </u>	ns
taw	Address Valid to End-of-Write	20		30		35		40	 	ns
tas	Address Set-up Time	0	_	0		0		0	=	ns
twp	Write Pulse Width ⁽⁶⁾	20		30	_	35		40	_	ns
twR	Write Recovery Time	0		0		0		0		ns
tow	Data Valid to End-of-Write	12		20		20		20	_	ns
tHZ	Output High-Z Time ^(1,2)	_	10	_	15	-	20	_	30	ns
tDH	Data Hold Time ⁽⁵⁾	0		0	_	0	_	0	_	ns
twz	Write Enabled to Output in High-Z ^(1,2)		10	_	15		20		30	ns
tow	Output Active from End-of-Write ^(1,2)	0		0	_	0		0		ns

NOTES:


- 2654 tbl 09
- Transition is measured ±500mV from low or high impedance voltage with Output Test Load (Figure 2).
 This parameter guaranteed by device characterization, but is not production tested.
- 3. For MASTER/SLAVE combination, two = tBAA + twP, since $R/\overline{W} = VIL$ must occur after tBAA.
- 4. "X" in part numbers indicates power rating (S or L).

write pulse can be as short as the specified twp.

- 5. The specified ton must be met by the device supplying write date to the RAM under all operating conditions.
- Although ton and tow values will vary over voltage nad temperature. The actual ton will always be smaller than the actual tow.

 6. If \overrightarrow{OE} is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off\ data to be placed on the bus for the required tow. If \overrightarrow{OE} is High during a R/W controlled write cycle, this requirement does not apply and the

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,5,8)




NOTES:

- 1. R/W or CE must be High during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a \overline{CE} = Vil. and a R/ \overline{W} = Vil.
- 3. twn is measured from the earlier of $\overline{\text{CE}}$ or R/\overline{W} going High to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE Low transition occurs simultaneously with or after the P/W Low transition, the outputs remain in the high-impedance state.
- Timing depends on which enable signal (CE or R/W) is asserted last.
- This parameter is determined be device characterization, but is not production tested. Transition is measured +/- 500mV from steady state
 with the Output Test Load (Figure 2).
- 8. If \overline{OE} is low during a R/\overline{W} controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If \overline{OE} is High during a R/\overline{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.

2654 drw 07

TIMING WAVEFORM OF WRITE CYCLE NO. 2. CE CONTROLLED TIMING(1,5)



2654 drw 08

NOTES:

- 1. R/W or CE must be High during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a \overline{CE} = VIL and a R/ \overline{W} = VIL
- 3. two is measured from the earlier of \overline{CE} or R/\overline{W} going High to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE Low transition occurs simultaneously with or after the R/W Low transition, the outputs remain in the high-impedance state.
- 6. Timing depends on which enable signal (CE or R/W) is asserted last.
- 7. This parameter is determined be device characterization, but is not production tested. Transition is measured +/- 500mV from steady state with the Output Test Load (Figure 2).
- 8. If \overline{OE} is low during a \overline{PW} controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If \overline{OE} is High during a \overline{PW} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾


!			X 25		X 35 X 35		X 45		1 X 55 5 X 55	
Symbol	Parameter	Min.	Max.							
Busy Tim	ing (For Master IDT70121 Only)									
tBAA	BUSY Access Time from Address		20	_	20	_	20	_	30	ns
tBDA	BUSY Disable Time from Address		20	1	20	_	20	_	30	ns
tBAC	BUSY Access Time from Chip Enable	_	20	_	20	_	20	_	30	ns
tBDC	BUSY Disable Time from Chip Enable	_	20	_	20	_	20	_	30	ns
twdd	Write Pulse to Data Delay ⁽¹⁾	_	50	_	60	_	70	_	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	_	35	_	45	_	55	_	65	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	— ,,	5	-	5	_	5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	_	25	_	35	_	45	_	55	ns
Busy Tim	ing (For Slave IDT70125 Only)									
twB	Write to BUSY Input ⁽⁴⁾	0	$\Gamma = \Gamma$	0	_	0	_	0	_	ns
twn	Write Hold After BUSY ⁽⁵⁾	15		20	_	20	_	20	_	ns
twoo	Write Pulse to Data Delay ⁽¹⁾	_	50	_	60	_	70	_	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	_	35	_	45	_	55	-	65	ns

NOTES

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port -to-Port Read and BUSY.
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, twdd twp (actual) or tddd tow (actual).
- 4. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A'...
- 5. To ensure that a write cycle is completed on port 'B' after contention on port 'A'.
- 6. "X" in part numbers indicates power rating (S or L).

6


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY (1,2,3)



NOTES:

- 1. To ensure that the earlier of the two ports wins, taps is ignored for Slave (IDT 70125).
- 2. CEL = CER = VIL
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is oppsite from port "A".


TIMING WAVEFORM OF WRITE WITH BUSY



NOTES:

- 1. tWH must be met for both BUSY input (slave) and output (master).
- 2. BUSY is asserted on port 'B' blocking R/WB', until BUSYB' goes High.
- 3. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".


TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. If tAPS is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (70121 only).

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESS (1)



2004 UIW II

NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. If tars is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (70121 only).


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾

								1 X 45 5 X 45			ı
Symbol	Parameter	Ţī	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Interrupt	Timing		•								
tas	Address Set-up Time		0	_	0	_	0	—	0	_	ns
twn	Write Recovery Time		0	=	0		0	_	0		ns
tins	Interrupt Set Time		-	25		25		40	-	45	ns
tinn	Interrupt Reset Time		\exists	25		35		40	_	45	ns

NOTES:

1. "X" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF INTERRUPT MODE



NOTES:.

2654 drw 14

- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. See Interupt Truth Table.
- Timing depends on which enable signal (CE or R/W) is asserted last.
- 4. Timing depends on which enable signal (CE or R/W) is de-asserted first.

TRUTH TABLES

TABLE I. NON-CONTENTION READ/WRITE CONTROL⁽⁴⁾

	eft or	Right	Port ⁽¹⁾				
R/W	CE	Œ	D0-8	Function			
Х	Н	Х	Z	Port Disabled and in Power- Down Mode, ISB2 or ISB4			
Х	Н	Х	Z	CER = CEL = H, Power-Down Mode, IsB1 or IsB3			
	L	Х	DATAIN	Data on Port Written Into Memory(
H	L.		DATAOUT	Data in Memory Output on Port ⁽³⁾			
Н	L	Н	Z	High Impedance Outputs			

NOTES:

- 1. A0L A10L ≠ A0R A10R.
- 2. If BUSY = L, data is not written.
- 3. If BUSY = L, data may not be valid, see twop and topp timing.
 4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

TABLE II. INTERRUPT FLAG(1,4)

Left Port					Right Port					
R/WL	CEL	<u>OE</u> L	A0L - A10L	ĪNTL	R/W _R	ČER	ÖER	AOL - A10R	ĪÑĪR	Function
L	L	X	7FF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
X	X	Х	Х	X	Х	L	۲	7FF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	X	7FE	Х	Set Left INTL Flag
Х	L	٦	7FE	H ⁽²⁾	X	Х	Х	Χ	X	Reset Left INTL Flag

NOTES:

- 1. Assumes BUSYL = BUSYR = VIH
- 2. If BUSYL = VIL, then No Change.
- 3. If BUSYR = VIL, then No Change.
- 4. 'H' = HIGH,' L' = LOW,' X' = DON'T CARE

FUNCTIONAL DESCRIPTION

The IDT70121/125 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70121/125 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is asserted when the right port writes to memory location 7FE (HEX), where a write is defined as the $\overline{\text{CE}} = R/\overline{W} = V_{\text{IL}}$ per the Truth Table. The left port clears the interrupt by access address location 7FE access when $\overline{\text{CER}} = \overline{\text{OER}} = V_{\text{IL}}$, R/\overline{W} is a "don't care". Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is asserted when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag ($\overline{\text{INTR}}$), the right port must access the memory location 7FF. The message (9 bits) at 7FE or 7FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT70121/125 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70121/125 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70121 RAM the busy pin is an output of the part, and the busy pin is an input of the IDT70125 as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable





Figure 3. Busy and chip enable routing for both width and depth expansion with 70121 (Master) and 70125 (Slave) RAMs.

and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/\overline{W} signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

6

ORDERING INFORMATION



2654 drw 16

HIGH-SPEED 36K (4K x 9-BIT) DUAL-PORT RAM

FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
 - Commercial: 12/15/20/25ns (max.)
- · Low-power operation
 - IDT7014S

Active: 900mW (typ.)

- · Fully asynchronous operation from either port
- TTL-compatible; single 5V (±10%) power supply
- Available in 52-pin PLCC and a 64-pin TQFP

DESCRIPTION:

The IDT7014 is an extremely high-speed 4K x 9 Dual-Port Static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to high-speed applications which do not rely on BUSY signals to manage simultaneous access.


The IDT7014 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. See functional description.

The IDT7014 utilitizes a 9-bit wide data path to allow for parity at the user's option. This feature is especially useful in data communication applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's BiCMOS high-performance technology, these Dual-Ports typically operate on only 900mW of power at maximum access times as fast as 12ns.


The IDT7014 is packaged in a 52-pin PLCC and a 64-pin thin plastic quad flatpack, (TQFP).

FUNCTIONAL BLOCK DIAGRAM



2528 drw 01

PIN CONFIGURATION



NOTES:


- 1. All Vcc pins must be connected to power supply.
- 2. All ground pins must be connected to ground supply.
- 3. This text does not indicate the orentation of the actual part-marking

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
VTERM ⁽³⁾	Terminal Voltage	–0.5 to Vcc	-0.5 to Vcc	٧
ТА	Operating Temperature	0 to +70	-55 to +125	ů
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mΑ

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.



RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	vcc
Military	-55°C to +125°C	OV	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%
			2528 tbl 03

RECOMMENDED DC OPERATING CONDTIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2		6.0 ⁽²⁾	v
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

NOTE:

1. VIL ≥ -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 0.5V.

6.11

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 10\%$)

			IDT	IDT7014S		
Symbol Parameter		Test Condition	Min.	Max.	Unit	
liul	Input Leakage Current	Vcc = 5.5V, Vin = 0V to Vcc		10	μΑ	
llLol	Output Leakage Current	Vout = 0V to Vcc		10	μА	
VoL	Output Low Voltage	IoL = 4mA		0.4	V	
Vон	Output High Voltage	Iон = -4mA	2.4	_	V	

2528 tbl 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5V ± 10%)

		Test		IDT7014S12 Com'l Only		IDT7014S15 Com'l Only IDT7014S20		14S20	IDT7014S25		DT7014S35 Mil Only			
Symbol	Parameter	Condition	Version	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic Operating	Outputs Open f = fMAX ⁽¹⁾	Mil.	_	_	160	260	155	260	150	255	150	250	mA
	Current (Both Ports Active)		Com'l.	160	250	160	250	155	245	150	240	_	_	

NOTES:

1. At f = fmax, address inputs are cycling at the maximum read cycle of 1/tRC using the "AC Test Conditions" input levels of GND to 3V.

2528 tbl 05

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2, and 3

2528 tbl 06

CAPACITANCE (TA = +25°C, f = 1.0MHz) TQFP

Package Only

Symbol	Parameter ⁽¹⁾	Condition ⁽²⁾	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	рF

NOTES:

1. This parameter is determined by device characteristics but is not tested.

3dv references the interperlated capacitance when the input and output signals swith from OV to 3V or from 3V to 0v.




Figure 1. AC Output Test Load.

Figure 2. Output Test Load (for tHZ, tWZ, and tOW) Including scope and jig.




Figure 1. Typical Output Derating (Lumped Capacitive Load).

6

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE


			7014Sx12		7014Sx15		7014Sx20		7014Sx25		7014Sx35		
		COM,	COM'L ONL		COM'L ONL COM'L ONL						MIL ONLY		
Symbol	Parameter	Min. Max. Min. Max. Mi		Min. Max.		Min. Max.		Min. Max.		Unit			
READ CYCLE													
trc	Read Cycle Time			15	I —	20	T =	25		35		ns	
taa	Address Access Time	T =	12	T	15	-	20		25	_	35	ns	
tAOE	Output Enable Access Time	-	8		8	-	10	_	12	_	20	ns	
toH	Output Hold from Address Change			3	_	3		3		3	_	ns	
tLZ	Output Low-Z Time ^(1, 2)		_	3	_	3	_	3		3	_	ns	
tHZ	Output High-Z Time ^(1, 2)		7	<u> </u>	7	-	9	_	11	_	15	ns	

NOTES:


- 1. Transition is measured ±200mV from Low or High-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is determined by device characterization, but is not production tested.

2528 tbl 08

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1,2)



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1, 3)



- 1. R/W = VIH for Read Cycles.
- 2. $\overline{OE} = VIL.$
- 3. Addresses valid prior to OE transition LOW.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

			4S12		7014S15		4S20	7014S25		7014S35		
		Com	l Only		/l Only					Mile	Only	1
Symbol	Parameter	Min. Max.		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE	CYCLE											
twc	Write Cycle Time	12	_	15	_	20	_	25	_	35	_	ns
taw	Address Valid to End-of-Write			14	_	15		20	-	30		ns
tas	Address Set-up Time	0	_	0		0	0 —		_	0	=	ns
twp	Write Pulse Width	10	_	12	_	15	15 — 20			30		ns
twn	Write Recovery Time	1		1	_	2	_	2	_	2	_	ns
tow	Data Valid to End-of-Write	8	_	10	_	12	_	15	_	25	_	ns
tHZ	Output High-Z Time ^(1, 2)	_	7		7	_	9	-	11		15	ns
tDH	Data Hold Time ⁽³⁾	0		0	_	0	_	0	_	0		ns
twz	Write Enabled to Output in High-Z ^(1, 2)		7		7		9	_	11	_	15	ns
tow	Output Active from End-of-Write ^(1, 2, 3)	0	_	0	_	0	_	0	_	0	_	ns
twod	Write Pulse to Data Delay ⁽⁴⁾	_	25	_	30	_	40	_	45		55	ns
todo	Write Data Valid to Read Data Delay ⁽⁴⁾	_	22		25		30	_	35	_	45	ns

NOTES:

- Transition is measured ±200mV from Low or High-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write With Port-to-Port Read".

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ (1,2)




NOTES:

1. R/W̄*в* = Viн, Read cycle pass through.

2. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is opposite from port "A".

2528 drw 09

TIMING WAVEFORM OF WRITE CYCLE(1, 2, 3, 4, 5)



NOTES:

- R\widetilde{W} must be HIGH during all address transitions.
 twn is measured from R\widetilde{W} going HIGH to the end of write cycle.
- 3. During this period, the I/O pins are in the output state, and input signals must not be applied. 4. Transition is measured ±200mV from the Low or High-impedance voltage with the Output Test Load (Figure 2).
- 5. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

FUNCTIONAL DESCRIPTION

The IDT7014 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. It lacks the chip enable feature of CMOS Dual Ports, thus it operates in active mode as soon as power is applied. Each port has its own Output Enable control (OE). In the read mode, the port's OE turns on the output drivers when set LOW. The user application should avoid simultaneous write operations to the same memory location. There is no on-chip arbitration circuitry to resolve write priority and partial data from both ports may be written. READ/WRITE conditions are illustrated in table 1.

TABLE I - READ/WRITE CONTROL


Lef	t or Rig	ht Port ⁽¹⁾				
R/W	ŌĒ	D0-8	Function			
L	Х	X DATAIN Data on port written into mem				
Н	L	DATAOUT	Data in memory output on port			
Х	Н	Z	High-impedance outputs			

NOTE:

1. AoL - A11L is not equal to AOR - A11R.

'H' = HIGH,'L' = LOW, 'X' = Don't Care, and 'Z' = High Impedance.

ORDERING INFORMATION



6.11



HIGH-SPEED 8K x 9 DUAL-PORT STATIC RAM

FEATURES:


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Military: 25/35ns (max.)
 - Commercial: 15/17/20/25/35ns (max.)
- Low-power operation
 - IDT7015S
 - Active: 750mW (typ.)
 - Standby: 5mW (typ.)
 - IDT7015L
 - Active: 750mW (typ.) Standby: 1mW (typ.)
- IDT7015 easily expands data bus width to 18 bits or more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master M/S = L for BUSY input on Slave

- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- TTL-compatible, single 5V (±10%) power supply
- Available in ceramic 68-pin PGA, 68-pin PLCC, and an 80-pin TQFP
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

DESCRIPTION:

The IDT7015 is a high-speed 8K x 9 Dual-Port Static RAMs. The IDT7015 is designed to be used as stand-alone 72K bit Dual-Port RAMs or as a combination MASTER/SLAVE Dual-Port RAM for 18-bit-or-more word systems.

FUNCTIONAL BLOCK DIAGRAM



NOTES:

- In MASTER mode: BUSY is an output and is a push-pull driver In SLAVE mode: BUSY is input.
- 2. BUSY outputs and INT outputs are non-tristated push-pull drivers.
- 3. A12L and A12R

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1995

Using the IDT MASTER/SLAVE Dual-Port RAM approach in 18-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low

standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power.

The IDT7015 is packaged in a ceramic 68-pin PGA, a 64-pin PLCC and an 80-pinTQFP (Thin Quad FlatPack). Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATIONS



PIN NAMES (7015)

Left Port	Right Port	Names				
CEL	CER	Chip Enable				
R/WL	R/W̄R	Read/Write Enable				
ŌĒL	ŌĒR	Output Enable				
A0L – A12L	A0R - A12R	Address				
I/OoL – I/O8L	I/O0R - I/O8R	Data Input/Output				
SEML	SEM _R	Semaphore Enable				
ĪNTL	ĪNTR	Interrupt Flag				
BUSYL	BUSYR	Busy Flag				
, ,	v1/S	Master or Slave Select				
V	CC(1)	Power				
G	ND ⁽²⁾	Ground				
NOTEC.						

NOTES:

NOTES


2. All GND pins must be connected to ground supply.

2954 tbl 01

2

^{1.} This text does not imply orientation of Part-Mark.

^{1.} All Vcc pins must be connected to power supply.



11		51 A5L	50 A4L	48 A2L	46 Aol	44 BUSYL	42 M/S	40 INTR	38 A1R	36 A3R	
10	53 A7L	52 A6L	49 A3L	47 A1L	45 INTL	43 GND	41 BUSYF	39 A0R	37 A2R	35 A4R	34 A5R
09	55 A9L	54 A8L								32 A7R	33 A6R
08	57 A11L	56 A10L			30 A9R	31 A8R					
07	59 Vcc	58 A12L	IDT7015 (8K x 9) A11R							29 A10R	
06	61 N/C	60 N/C			26 GND	27 A12R					
05	63 SEML	62 CEL			24 N/C	25 N/C					
04	65 OEL	64 R/WL								22 SEMR	23 CER
03	67 I/OoL	66 I/O8L								20 OER	21 R/WR
02	68 I/O1L	1 I/O2L	3 I/O4L	5 GND	7 I/O7L	9 GND	11 I/O1R	13 VCC	15 I/O4R	18 I/O7R	19 I/O8R
01	1 °	2 I/O3L	4 I/O5L	6 I/O6L	8 VCC	10 I/OoR	12 I/O2R	14 I/O3R	16 I/O5R	17 I/O6R	
INDEX	A	В	С	D	E	F	G	Н	J	К	L

NOTES:

1. This text does not imply orientation of Part-Mark.

2954 drw 04

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

	Inp	uts ⁽¹⁾		Outputs		
CE	R/W	Œ	SEM	I/O0-8	Mode	
Н	Х	Х	Н	High-Z	Deselected: Power-Down	
L	L	Х	Н	DATAIN	Write to Memory	
L	H	L.	Н	DATAout	Read Memory	
X	Х	Н	Х	High-Z	Outputs Disabled	

NOTE:

2954 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	Inputs Outputs						
CE	R/W	ŌĒ	SEM	I/O ₀₋₈	Mode		
Н	Н	L	L	DATAout	Read Semaphore Flag Data Out		
Н	1	Х	L	DATAIN	Write I/Oo into Semaphore Flag		
L	X	X	L		Not Allowed		

2954 tbl 03

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
ТА	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

NOTES:

2054 thi 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	οv	5.0V ± 10%
Commercial	0°C to +70°C	OV	5.0V ± 10%

2954 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
Vін	Input High Voltage	2.2		6.0 ⁽²⁾	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	٧

2954 tbl 06

NOTES

- 1. VIL \geq -1.5V for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.5V.

CAPACITANCE (TA = +25°C, f = 1.0MHz, for TQFP Package)⁽¹⁾

	Symbol	Parameter	Conditions(2)	Max.	Unit
[CIN	Input Capacitance	VIN = 3dV	9	рF
	Соит	Output Capacitance	Vout = 3dV	10	pF

2954 tbl 07

NOTES

6.12

- This parameter is determined by device characteristics but is not production tested.
- 2. 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V

4

^{1.} Condition: A0L — A12L is not equal to A0R — A12R

6

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 10\%$)

			7015 S		7015 L		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
llul	Input Leakage Current ⁽⁵⁾	Vcc = 5.5V, Vin = 0V to Vcc		10	_	5	μА
IILOI	Output Leakage Current	CE = ViH, Vout = 0V to Vcc	_	10	_	5	μА
Vol	Output Low Voltage	IOL = 4mA		0.4	_	0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	_	V

NOTES:

At Vcc = 2.0V, Input leakages are undefined.

2954 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (Vcc = $5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version		7019 COM'L Typ. ⁽²⁾		7019 COM'L Typ. ⁽²⁾	5X17 ONLY Max.	
Icc	Dynamic Operating Current	CE = VIL, Outputs Open	MIL.	S			_	_	mA
	(Both Ports Active)	$f = fMAx^{(3)}$	COM'L.	S	170 170	310 260	170 170	310 260	
ISB1	Standby Current (Both Ports — TTL	CER = CEL = VIH SEMR = SEML = VIH	MIL.	S L	_ (_	mA
	Level Inputs)	f = fMAX ⁽³⁾	COM'L.	S L	25 25 G	60 50	25 25	60 50	
ISB2	Standby Current	CE"A"=VIL and CE"B" = VIH(5)	MIL.	s	– c:	75	_		mA
Į	(One Port — TTL	Active Port Outputs Open		L_					
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S	105	190	105	190	
_		SEMR = SEML = VIH		L	105	<u>≶</u> 160	109	160	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L		 			mA
	CMOS Level Inputs)	Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V, $f = 0^{(4)}$	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	
		SEMR = SEML ≥ Vcc - 0.2V			·	<u> </u>			Ш
ISB4	Full Standby Current (One Port — All	CE*A*≤ 0.2V and CE*B* ≥ Vcc - 0.2V ⁽⁵⁾	MIL.	S L		:	_	-	mA
Ì	CMOS Level Inputs)	SEMR = SEML ≥ Vcc - 0.2V	<u> </u>						
		$Vin \ge Vcc - 0.2V$ or $Vin \le 0.2V$	COM'L.	S	100	170	100	170	
		Active Port Outputs Open, $f = f_{MAX}^{(3)}$		L	100	140	100	140	

NOTES

1. "X" in part numbers indicates power rating (S or L)

2. Vcc = 5V, TA = +25°C, and are not production tested. Icccc = 120mA(typ.)

- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the opposite of port "A".

DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾(Continued)** (Vcc = 5.0V ± 10%)

				701	5X20	7015	5X25	7015	X35	
Parameter	Condition	Versio	n	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Тур. ⁽²⁾	Max.	Unit
Dynamic Operating Current	CE = VIL, Outputs Open SEM = VIH	MIL.	S L	1.1		155 155	340 280	150 150	300 250	mΑ
(Both Ports Active)	f = fmax ⁽³⁾	COM'L.	S L	160 160	290 240	155 155	265 220	150 150	250 210	
Standby Current (Both Ports — TTL	CEL = CER = VIH SEMR = SEML = VIH	MIL.	S L		_	16 16	80 65	13 13	80 65	mA
Level Inputs)	f = fMAX ⁽³⁾	COM'L.	S L	20 20	60 50	16 16	60 50	13 13	60 50	
Standby Current (One Port — TTL	CE"A"=VIL and CE"B"=VIH ⁽⁵⁾ Active Port Outputs Open	MIL.	S L	- -	_ _	90 - 90	215 180	85 85	190 160	mA
Level Inputs)	$f = f_{MAX}^{(3)}$ $\overline{SEMR} = \overline{SEML} = V_{IH}$	COM'L.	S L	95 95	180 150	90 90	170 140	85 85	155 130	
Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L	_	_	1.0 0.2	30 10	1.0 0.2	30 10	mA
CMOS Level Inputs)	$\begin{array}{l} Vin \geq Vcc - 0.2V \text{ or} \\ \underline{Vin} \leq 0.2V, f = 0^{(4)} \\ \hline \overline{SEMR} = \overline{SEML} \geq Vcc - 0.2V \end{array}$	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	
Full Standby Current (One Port — All CMOS Level Inputs)	CE ⁺ A ⁺ ≤ 0.2V and CE ⁺ B ⁺ ≥ Vcc - 0.2V ⁽⁵⁾ SEMR = SEML > Vcc - 0.2V	MIL.	S L	_	-	85 85	200 170	80 80	175 150	mA
2013	VIN \geq Vcc - 0.2V or VIN \leq 0.2V Active Port Outputs Open, $f = f Max^{(3)}$	COM'L.	S L	90 90	155 130	85 85	145 120	80 80	135 110	
	Dynamic Operating Current (Both Ports Active) Standby Current (Both Ports — TTL Level Inputs) Standby Current (One Port — TTL Level Inputs) Full Standby Current (Both Ports — All CMOS Level Inputs) Full Standby Current	$\begin{array}{llllllllllllllllllllllllllllllllllll$	$\begin{array}{ c c c c } \hline \textbf{Parameter} & \textbf{Condition} & \textbf{Versio} \\ \hline \textbf{Dynamic Operating} & \hline \textbf{CE} = \textbf{ViL, Outputs Open} & \textbf{MIL.} \\ \hline \textbf{Current} & \hline \textbf{SEM} = \textbf{ViH} & \textbf{MIL.} \\ \hline \textbf{(Both Ports Active)} & f = f_{MAX}^{(3)} & \hline \textbf{COM'L.} \\ \hline \textbf{Standby Current} & \hline \textbf{CEL} = \overline{\textbf{CER}} = \textbf{VIH} & \textbf{MIL.} \\ \hline \textbf{SEMR} = \overline{\textbf{SEML}} = \textbf{VIH} & \textbf{MIL.} \\ \hline \textbf{Level Inputs)} & f = f_{MAX}^{(3)} & \hline \textbf{COM'L.} \\ \hline \textbf{Standby Current} & \hline \textbf{CE'a'=VIL and } \overline{\textbf{CE'b'=VIH}^{(5)}} & \textbf{MIL.} \\ \hline \textbf{Com Port} & \hline \textbf{TTL} & \textbf{Active Port Outputs Open} \\ \hline \textbf{f} = f_{MAX}^{(3)} & \hline \textbf{COM'L.} \\ \hline \textbf{SEMR} = \overline{\textbf{SEML}} = \textbf{VIH} \\ \hline \textbf{Full Standby Current} & \hline \textbf{Both Ports } \overline{\textbf{CEL}} \text{ and } \\ \hline \textbf{CER} \geq \textbf{Vcc - 0.2V} & \hline \textbf{VIN} \leq \textbf{O.2V, f} = 0^{(4)} \\ \hline \textbf{SEMR} = \overline{\textbf{SEML}} \geq \textbf{Vcc - 0.2V} \\ \hline \textbf{Full Standby Current} & \hline \textbf{CE'a'=0.2V and} \\ \hline \textbf{CMOS Level Inputs)} & \hline \hline \textbf{CE'a'=0.2V and} \\ \hline \hline \textbf{CE'b'} \geq \textbf{Vcc - 0.2V}^{(5)} \\ \hline \textbf{SEMR} = \overline{\textbf{SEML}} \geq \textbf{Vcc - 0.2V} \\ \hline \textbf{VIN} \geq \textbf{Vcc - 0.2V or} \\ \hline \textbf{VIN} \leq \textbf{0.2V} \\ \hline \textbf{Active Port Outputs Open,} \\ \hline \end{tabular}$	$\begin{array}{ c c c c } \hline \textbf{Parameter} & \textbf{Condition} & \textbf{Version} \\ \hline \textbf{Dynamic Operating} & \overline{\textbf{CE}} = \textbf{ViL}, \textbf{Outputs Open} & \textbf{MIL.} & \textbf{S} \\ \hline \textbf{Current} & \overline{\textbf{SEM}} = \textbf{ViH} & \textbf{MIL.} & \textbf{S} \\ \hline \textbf{(Both Ports Active)} & f = f\text{MAX}^{(3)} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{Standby Current} & \overline{\textbf{CEL}} = \overline{\textbf{CER}} = \textbf{ViH} & \textbf{MIL.} & \textbf{S} \\ \hline \textbf{SEMR} = \overline{\textbf{SEML}} = \textbf{ViH} & \textbf{MIL.} & \textbf{S} \\ \hline \textbf{SEMR} = \overline{\textbf{SEML}} = \textbf{ViH} & \textbf{MIL.} & \textbf{S} \\ \hline \textbf{Level Inputs}) & f = f\text{MAX}^{(3)} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{Standby Current} & \overline{\textbf{CE'-a'=ViL}} & \text{and } \overline{\textbf{CE'-B'=ViH}^{(5)}} & \textbf{MIL.} & \textbf{S} \\ \hline \textbf{COM'L.} & \overline{\textbf{S}} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{SEMR} = \overline{\textbf{SEML}} = \textbf{ViH} & \overline{\textbf{L}} \\ \hline \textbf{Level Inputs}) & f = f\text{MAX}^{(3)} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{SEMR} = \overline{\textbf{SEML}} = \textbf{ViH} & \overline{\textbf{L}} \\ \hline \textbf{CMOS Level Inputs}) & \overline{\textbf{Vin}} \geq \textbf{Vcc - 0.2V} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{Eull Standby Current} & \overline{\textbf{CE}} & \mathbf{SEML} \geq \textbf{Vcc - 0.2V} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{SEMR} = \overline{\textbf{SEML}} \geq \textbf{Vcc - 0.2V} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{SEMR} = \overline{\textbf{SEML}} \geq \textbf{Vcc - 0.2V} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{CE'-B'} \geq \textbf{Vcc - 0.2V} & \overline{\textbf{OCOM'L.}} & \textbf{S} \\ \hline \textbf{SEMR} = \overline{\textbf{SEML}} \geq \textbf{Vcc - 0.2V} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{SEMR} = \overline{\textbf{SEML}} \geq \textbf{Vcc - 0.2V} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{Vin} \geq \textbf{Vcc - 0.2V} & \overline{\textbf{OCM'L.}} & \textbf{S} \\ \hline \textbf{Vin} \geq \textbf{Vcc - 0.2V} & \overline{\textbf{OCM'L.}} & \textbf{S} \\ \hline \textbf{Vin} \geq \textbf{Vcc - 0.2V} & \overline{\textbf{OCM'L.}} & \textbf{S} \\ \hline \textbf{Vin} \leq \textbf{O.2V} & \overline{\textbf{OCM'L.}} & \textbf{S} \\ \hline \textbf{Vin} \leq \textbf{O.2V} & \overline{\textbf{O.2V}} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{Vin} \leq \textbf{O.2V} & \overline{\textbf{O.2V}} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{Vin} \leq \textbf{O.2V} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{Vin} \leq \textbf{O.2V} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{Vin} \leq \textbf{O.2V} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{Vin} \leq \textbf{O.2V} & \overline{\textbf{O.2V}} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{Vin} \leq \textbf{O.2V} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{Vin} \leq \textbf{O.2V} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{Vin} \leq \textbf{O.2V} & \overline{\textbf{O.2V}} & \overline{\textbf{COM'L.}} & \textbf{S} \\ \hline \textbf{Vin} \leq \textbf{O.2V} & \overline{\textbf{COM'L.}} & \textbf{O.2V} \\ \hline \textbf{Vin} \leq \textbf{O.2V} & \overline{\textbf{COM'L.}} & \textbf{O.2V} \\ \hline \textbf{Vin} \leq \textbf{O.2V} & \overline{\textbf{COM'L.}} & \textbf{O.2V} \\ \hline \textbf{Vin} \leq \textbf{O.2V} & $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{ c c c c c } \hline \textbf{Parameter} & \textbf{Condition} & \textbf{Version} & \textbf{Typ.}^{(2)} & \textbf{Max.} \\ \hline \textbf{Dynamic Operating} & \hline \textbf{CE} = \text{VIL, Outputs Open} & \text{MIL.} & \textbf{S} & \\ \hline \textbf{Current} & \hline \textbf{SEM} = \text{VIH} & \textbf{L} & \\ \hline \textbf{(Both Ports Active)} & f = f\text{Max}^{(3)} & \hline \textbf{COM'L.} & \textbf{S} & 160 & 290 \\ \hline \textbf{Standby Current} & \hline \textbf{CEL} = \overline{\textbf{CER}} = \text{VIH} & \textbf{MIL.} & \textbf{S} & \\ \hline \textbf{(Both Ports} - TTL & \hline \textbf{SEMR} = \overline{\textbf{SEML}} = \text{VIH} & \textbf{L} & \\ \hline \textbf{(Both Ports} - TTL & \hline \textbf{SEMR} = \overline{\textbf{SEML}} = \text{VIH} & \textbf{L} & \\ \hline \textbf{(Both Ports} - TTL & \hline \textbf{SEMR} = \overline{\textbf{SEML}} = \text{VIH} & \textbf{MIL.} & \textbf{S} & \\ \hline \textbf{(Com Port} - TTL & \textbf{Active Port Outputs Open} & \textbf{L} &$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Parameter

NOTES:

1. "X" in part numbers indicates power rating (S or L)

2. Vcc = 5V, TA = +25°C, and are not production tested. Icccc = 120mA(typ.)

3. At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.

4. f = 0 means no address or control lines change.

5. Port "A" may be either left or right port. Port "B" is the opposite of port "A".

OUTPUT LOADS AND AC TEST CONDITIONS

COMBINONS		
Input Pulse Levels	GND to 3.0V	
Input Rise/Fall Times	5ns Max.	
Input Timing Reference Levels	1.5V	
Output Reference Levels	1.5V	
Output Load	Figure 1 & 2	




Figure 1. AC Output Test Load

6.12

Figure 2. Output Test Load (For tLz, tHz, twz, tow) Including scope and jig.

6

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

		IDT70 COM'L	15X15 . ONLY	IDT70 COM'L		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CY	CLE		4			
tRC	Read Cycle Time	15	2	17	_	ns
taa	Address Access Time	-	15	_	17	ns
tACE	Chip Enable Access Time ⁽³⁾		₹ 15		17	ns
tAOE	Output Enable Access Time	- 4	10		10	ns
tон	Output Hold from Address Change	3 🧓	<i></i>	3	_	ns
tLZ	Output Low-Z Time ^(1, 2)	3	_	3	_	ns
tHZ	Output High-Z Time ^(1, 2)		10		10	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	_	0		ns
tPD	Chip Disable to Power Down Time ⁽²⁾		15		17	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10	_	10		ns
tsaa	Semaphore Address Access Time	44	15	_	17	ns


		IDT70	IDT7015X20		IDT7015X25		IDT7015X35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE						<u> </u>	
tRC	Read Cycle Time	20		25	_	35	_	ns
tAA	Address Access Time		20	_	25	_	35	ns
tACE	Chip Enable Access Time ⁽³⁾		20	-	25		35	ns
tAOE	Output Enable Access Time	_	12	_	13	_	20	ns
tон	Output Hold from Address Change	3	_	3		3	_	ns
tLZ	Output Low-Z Time ^(1, 2)	3		3	_	3		ns
tHZ	Output High-Z Time ^(1, 2)	_	12	_	15	_	20	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0		0	_	0	_	ns
tPD	Chip Disable to Power Down Time ⁽²⁾		20	<u> </u>	25	_	35	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10	_	10	l —	15	_	ns
tsaa	Semaphore Address Access Time	_	20	_	25	_	35	ns

NOTES:

- 1. Transition is measured $\pm 500 \text{mV}$ from low- or high-impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
 3. To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIN and SEM = VIL.

 2. This parameter is guaranteed but not tested.
- 4. "X" in part numbers indicates power rating (S or L).


WAVEFORM OF READ CYCLES(5)



NOTES:

- 1. Timing depends on which signal is asserted last, OE or CE.
- Timing depends on which signal is de-asserted first, CE or OE.
 teach delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
- 5. SEM = VIH.

TIMING OF POWER-UP / POWER-DOWN



AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾

			015X15 'L ONLY	IDT70 COM'L		
Symbol	Parameter	Min.	Max	Min.	Max.	Unit
WRITE C	YCLE					
twc	Write Cycle Time	15		17	_	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	12	<u></u>	12		ns
taw	Address Valid to End-of-Write	12	195-	12		ns
tas	Address Set-up Time ⁽³⁾	0	₹ <u></u>	0		ns
twp	Write Pulse Width	12) –	12	_	ns
twn	Write Recovery Time	2 <		2		ns
tow	Data Valid to End-of-Write	12		10		ns
tHZ	Output High-Z Time ^(1, 2)	- 3	10		10	ns
tDH	Data Hold Time ⁽⁴⁾	0 ===	_	0	_	ns
twz	Write Enable to Output in High-Z ^(1, 2)	44	10	_	10	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	3)		0		ns
tswrd	SEM Flag Write to Read Time	(5)	_	5		ns
tsps	SEM Flag Contention Window	5	_	5		ns


		IDT70	15X20	IDT70	15X25	IDT70	15X35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE							
twc	Write Cycle Time	20		25	<u> </u>	35		ns
tew	Chip Enable to End-of-Write ⁽³⁾	15		20	_	30		ns
taw	Address Valid to End-of-Write	15	_	20	_	30	—	ns
tas	Address Set-up Time ⁽³⁾	0		0	<u> </u>	0	Γ-	ns
twp	Write Pulse Width	15		20	_	25	T-	ns
twn	Write Recovery Time	2		2		2		ns
tow	Data Valid to End-of-Write	15	-	15	_	15	Γ-	ns
tHZ	Output High-Z Time ^(1, 2)		12		15	_	20	ns
tDH	Data Hold Time ⁽⁴⁾	0		0		0		ns
twz	Write Enable to Output in High-Z ^(1, 2)		12	_	15		20	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	3		3		3		ns
tswrd	SEM Flag Write to Read Time	5		5	-	5	_	ns
tsps	SEM Flag Contention Window	5	_	5	_	5	T	ns

NOTES:


- 1. Transition is measured ±500mV from low or high-impedance voltage with the output test load (Figure 2).
- 2. This parameter is guaranteed but not tested.

 3. To access RAM, CE = VIL and SEM = VIL. To access semaphore, CE = VIH and SEM = VIL. Either condition must be valid for the entire tew time.
- 4. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 5. "X" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,5,8)




TIMING WAVEFORM OF WRITE CYCLE NO. 2, TE CONTROLLED TIMING(1,5)



NOTES:

- R/W or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low \overline{CE} and a low R/\overline{W} for memory array writing cycle.
- 3. two is measured from the earlier of \overline{CE} or R/\overline{W} (or \overline{SEM} or R/\overline{W}) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the ČE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last, $\overline{\text{CE}}$ or R/\overline{W} .
- 7. This parameter is guaranteed by device characterization but is not production tested, transition is measured +/-200mV from steady state with the Output Test load (Figure 2).
- 8. If \overline{OE} is low during $R\overline{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is high during an $R\overline{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, CE = VIL and SEM = VIH. To access Semaphore, CE = VIH and SEM = VIL. tew must be met for either condition.


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



NOTE:

1. \overline{CE} = VIH for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



NOTES:

- 1. Don = Dol =VIH, $\overline{\text{CE}}_{R} = \overline{\text{CE}}_{L} = VIH$.
- 2. All timing is the same for left and right ports. Port"A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/WA or SEMA going high to R/WB or SEMB going High.
- 4. If tsps is not satisfied, there is no guarantee which side will obtain the semaphore flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾


			15X15 - ONLY	IDT7 COM		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (M/S = H)					
tBAA	BUSY Access Time from Address Match		<u>\$15</u>		17	ns
tBDA	BUSY Disable Time from Address Not Matched		17	ns		
tBAC	BUSY Access Time from Chip Enable LOW	_	15		17	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		15	_	17	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5 <	5 -	5		ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	T - 6	15	_	17	ns
BUSY TIM	// ING (M/S = L)					
twB	BUSY Input to Write ⁽⁴⁾	0	7 -	0		ns
twn	Write Hold After BUSY ⁽⁵⁾	13/ // //	T - T	13		ns
PORT-TO	-PORT DELAY TIMING	/8/ 3				
twdd	Write Pulse to Data Delay ⁽¹⁾		30		30	ns
todo	Write Data Valid to Read Data Delay ⁽¹⁾	<u> </u>	25		25	ns

		IDT70	15X20	IDT70	15X25	IDT70	15X35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit		
BUSY TIN	MING (M/S = H)							
tBAA	BUSY Access Time from Address Match		20	 	20		20	ns
tBDA	BUSY Disable Time from Address Not Matched		20	L'-	20		20	ns
tBAC	BUSY Access Time from Chip Enable LOW		20	I -	20		20	ns
tBDC	BUSY Disable Time from Chip Enable HIGH	_	17	T —	17		20	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5		5		5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	_	20	_	25	_	35	ns
BUSY TIM	IING (M/S = L)							
twB	BUSY Input to Write ⁽⁴⁾	0		0	-	0	Γ-	ns
twn	Write Hold After BUSY ⁽⁵⁾	15	_	17		25		ns
PORT-TO	PORT DELAY TIMING							
twdd	Write Pulse to Data Delay ⁽¹⁾		45		50		60	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾		30		35		45	ns

NOTES:

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Wave form of Write with Port-to-Port Read and BUSY (M/S = ViH)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, twdd twp (actual) or tddd tow (actual).
- 4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
- 5. To ensure that a write cycle is completed on port "B" after contention on port "A".6. "X" in part numbers indicates power rating (S or L).


TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}$ (M/ \overline{S} = V_{IH})



NOTES:

- 1. To ensure that the earlier of the two ports wins. tAPS is ignored for M/S=VIL
- CEL = CER = VIL
- 3. OE = VIL for the reading port.
 4. If M/S=VIL (SLAVE), the BUSY is an input (BUSY=VIH). For this example, BUSY="don't care".
- 5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".


TIMING WAVEFORM OF WRITE WITH BUSY




NOTES:

- 1. tWH must be met for both BUSY input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes High.

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING(1) (M/ \overline{S} = V_H)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾($M/\overline{S} = V_{H}$)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If tAPS is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾


		IDT70° COM'L		IDT70 COM'L		
Symbol	Parameter	Min.	Max.	Min	Max.	Unit
INTERRU	PT TIMING					
tas	Address Set-up Time	0		0		ns
twr	Write Recovery Time	0		0		ns
tins	Interrupt Set Time		15	-	17	ns
tinn	Interrupt Reset Time		15	_	17	ns


		IDT70	15X20	IDT70	15X25	IDT70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	PT TIMING							
tas	Address Set-up Time	0	-	0		0		ns
twn	Write Recovery Time	0		0	_	0	_	ns
tins	Interrupt Set Time		20		20		25	ns
tinn	Interrupt Reset Time		20		20		25	ns

NOTE:

^{1. &}quot;X" in part numbers indicates power rating (S or L).

WAVEFORM OF INTERRUPT TIMING(1)





NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal (CE or R/W) is asserted last.
- 4. Timing depends on which enable signal (CE or R/W) is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG(1)

	Le			R	ight Po	rt				
R/WL	CEL	미	A12L-A0L	ĪNĪL	R/Wn	CER	ŌĒR	A12R-A0R	iNΤ̈́́́́	Function
L	L	Х	1FFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	1FFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	1FFE	Х	Set Left INTL Flag
Х	L	L	1FFE	H ⁽²⁾	Х	Х	Х	Х	Х	Reset Left INTL Flag

NOTES:

- 1. Assumes BUSYL = BUSYR = VIH.
- If BUSYL = VIL, then no change.
 If BUSYR = VIL, then no change.

6.12

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inp	uts	Out	puts	
CEL	CER	A0L-A12L A0R-A12R	BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	Function
X	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
X	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

954 tbl 16

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT7015 are push-pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- 2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If t APS is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs can not be low simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - Da Left	Do - Ds Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "-1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7015.

2954 tbl 17

16

FUNCTIONAL DESCRIPTION

The IDT7015 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7015 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ High). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is asserted when the right port writes to memory location 1FFE where a write is defined as the $\overline{\text{CE}} = R/\overline{\text{W}} = V_{\text{IL}}$ per the Truth Table. The left port clears the interrupt by an address location 1FFE access when $\overline{\text{CE}}_{\text{R}} = \overline{\text{OE}}_{\text{R}} = V_{\text{IL}}$, $R/\overline{\text{W}}$ is a "don't care". Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is asserted when the left port writes to

memory location 1FFF and to clear the interrupt flag ($\overline{\text{INTR}}$), the right port must access memory location 1FFF. The message (9 bits) at 1FFE or 1FFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes but are still part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all

6.12




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7015 RAMs.

applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT7015 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7015 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7015 RAM the busy pin is an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse

can be initiated with the $R\overline{W}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT7015 are extremely fast Dual-Port 8Kx9 Static RAMs with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of. a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT7015 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7015's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7015 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7015 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{OE}}$, and $\overline{\text{R/W}}$) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side

until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource. the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a

resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7015's Dual-Port RAM. Say the 8K x 9 RAM was to be divided into two 4K x 9 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT7015/7016 Semaphore Logic

ORDERING INFORMATION





HIGH-SPEED 16K x 9 DUAL-PORT STATIC RAM

PRELIMINARY IDT7016S/L

FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
 - Military: 25/35ns (max.)
 - Commercial:15/17/20/25/35ns (max.)
- Low-power operation
 - IDT7016S

Active: 750mW (typ.) Standby: 5mW (typ.)

— IDT7016L

Active: 750mW (typ.) Standby: 1mW (typ.)


- IDT7016 easily expands data bus width to 18 bits or more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master M/S = L for BUSY input on Slave

- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- TTL-compatible, single 5V (±10%) power supply
- Available in ceramic 68-pin PGA, 68-pin PLCC, and an 80-pin TQFP
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

DESCRIPTION:

The IDT7016 is a high-speed 16K x 9 Dual-Port Static RAMs. The IDT7016 is designed to be used as stand-alone 144K bit Dual-Port RAMs or as a combination MASTER/SLAVE Dual-Port RAM for 18-bit-or-more word systems.

FUNCTIONAL BLOCK DIAGRAM



NOTES:

- In MASTER mode: BUSY is an output and is a push-pull driver In SLAVE mode: BUSY is input.
- 2. BUSY outputs and INT outputs are non-tristated push-pull drivers.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1995

Using the IDT MASTER/SLAVE Dual-Port RAM approach in 18-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low

standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power.

The IDT7016 is packaged in a ceramic 68-pin PGA, a 64-pin PLCC and an 80-pinTQFP (Thin Quad FlatPack). Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATIONS



PIN NAMES (7016)

Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/W̄R	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L - A13L	A0R - A13R	Address
I/OoL - I/O8L	1/Oor - 1/Osr	Data Input/Output
SEML	SEMR	Semaphore Enable
ĪNTL	ĪNTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
, N	N/S	Master or Slave Select
V	CC ⁽¹⁾	Power
Gi	ND ⁽²⁾	Ground


NOTES.

1. This text does not imply orientation of Part-Mark.

NOTES:

1. All Vcc pins must be connected to power supply.

2. All GND pins must be connected to ground supply.



11		51 A5L	50 A4L	48 A2L	46 AoL	44 BUSYL	42 M/S	40 INTR	38 A1R	36 A3R	
10	53 A7L	52 A6L	49 A3L	47 A1L	45 INTL	43 GND	41 BUSYF	39 Aor	37 A2R	35 A4R	34 A5R
09	55 A9L	54 A8L				L	L	<u> </u>		32 A7R	33 A6R
08	57 A11L	56 A10L			30 A9R	31 A8R					
07	59 VCC	58 A12L			28 A11R	29 A10R					
06	61 N/C	60 A13L			26 GND	27 A12R					
. 05	63 SEML	62 CEL			24 N/C	25 A13R					
04	65 OEL	64 R/WL								22 SEMR	23 CER
03	67 I/OoL	66 I/O8L								20 OER	21 R/WR
02	68 I/O1L	1 I/O2L	3 I/O4L	5 GND	7 I/O7L	9 GND	11 I/O1R	13 Vcc	15 I/O4R	18 I/O7R	19 I/O8R
01	1 °	2 I/O3L	4 I/O5L	6 I/O6L	8 Vcc	10 I/OoR	12 I/O2R	14 I/O3R	16 I/O5R	17 I/O6R	
INDEX	A	В	С	D	Ε	F	G	Н	J	К	L

NOTES:

3190 drw 04

This text does not imply orientation of Part-Mark.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

	Inputs ⁽¹⁾ Outputs		Outputs		
CE	R/W	Œ	SEM	I/O0-8	Mode
Н	Х	Х	Н	High-Z	Deselected: Power-Down
L	L	Х	Н	DATAIN	Write to Memory
L	Н	L	Н	DATAout	Read Memory
X	X	Н	X	High-Z	Outputs Disabled

NOTE:

1. Condition: A0L - A13L is not equal to A0R - A13R

3190 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	Inputs							
CE	R/W	ŌĒ	SEM	I/O0-8	Mode			
Н	Н	L	L	DATAout	Read Semaphore Flag Data Out			
Н	1	X	L	DATAIN	Write I/Oo into Semaphore Flag			
L	X	Х	L	- 1	Not Allowed			

3190 tbl 03

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	ပ္
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	٥V	5.0V ± 10%

3190 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2	_	6.0 ⁽²⁾	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

NOTES:

- 1. $ViL \ge -1.5V$ for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.5V.

CAPACITANCE (TA = +25°C, f = 1.0MHz, for TQFP Package)⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

3190 tbl 07

3190 tbl 06

NOTES:

- This parameter is determined by device characteristics but is not production tested.
- 2. 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

6.13

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

			7016 S		701		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
IILI	Input Leakage Current ⁽⁵⁾	Vcc = 5.5V, Vin = 0V to Vcc		10		5	μА
llLol	Output Leakage Current	CE = ViH, Vout = 0V to Vcc		10		5	μА
VoL	Output Low Voltage	IOL = 4mA		0.4		0.4	V
Vон	Output High Voltage	Ioн = -4mA	2.4	_	2.4		V

NOTES:

At Vcc = 2.0V, Input leakages are undefined.

3190 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($Vcc = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version		7010 COM'L Typ. ⁽²⁾		7010 COM'L Typ. ⁽²⁾	SX17 ONLY Max.	
Icc	Dynamic Operating Current	CE = VIL, Outputs Open SEM = VIH	MIL.	S			_	_	mΑ
	(Both Ports Active)	f = fMAX ⁽³⁾	COM'L.	S L	170 170	310 260	170 170	310 260	
ISB1	Standby Current (Both Ports — TTL	CER = CEL = VIH SEMR = SEML = VIH	MIL.	S	_			_	mA
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S L	25 25	60 50	25 25	60 50	
ISB2	Standby Current	CE"A"=VIL and CE"B" = VIH(5)	MIL.	S	_	_	_	_	mA
	(One Port — TTL	Active Port Outputs Open	l	L_					1 1
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S	105	190	105	190	
		SEMR = SEML = VIH	Ì	L	105	160	109	160	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L	1 1			_	mA
	CMOS Level Inputs)	Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V, f = $0^{(4)}$ SEMR = SEML ≥ Vcc - 0.2V	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port — All	CE'a'≤0.2V and CE'b' ≥ Vcc - 0.2V ⁽⁵⁾	MIL.	S L	_	_		_	mΑ
	CMOS Level Inputs)	$\overline{SEMR} = \overline{SEML} \ge Vcc - 0.2V$ $VIN \ge Vcc - 0.2V \text{ or VIN } \le 0.2V$ $Active Port Outputs Open,$ $f = f_{MAX}^{(3)}$	COM'L.	S L	100 100	170 140	100 100	170 140	

NOTES

- 1. "X" in part numbers indicates power rating (S or L)
- 2. Vcc = 5V, TA = +25°C, and are not production tested. Icccc = 120mA(typ.)
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the opposite of port "A".

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾(Continued) (VCC = 5.0V ± 10%)

Parameter Dynamic Operating Current (Both Ports Active)	Test Condition CE = VIL, Outputs Open SEM = VIH	Versio MIL.		Typ. ⁽²⁾	Max.	Typ. ⁽²⁾		, m		
Current		MIL.				ıyp.	Max.	Typ. ⁽²⁾	Max.	Unit
(Both Ports Active)			S L		_	155 155	340 280	150 150	300 250	mA
	$f = fMAX^{(3)}$	COM'L.	S L	160 160	290 240	155 155	265 220	150 150	250 210	
Standby Current (Both Ports — TTL	CEL = CER = VIH SEMR = SEML = VIH	MIL.	S L		=	16 16	80 65	13 13	80 65	mA
Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S L	20 20	60 50	16 16	60 50	13 13	60 50	
Standby Current (One Port — TTL	CE"A"=VIL and CE"B"=VIH ⁽⁵⁾ Active Port Outputs Open	MIL.	S L	_		90 90	215 180	85 85	190 160	mA
Level Inputs)	f = fmax ⁽³⁾ SEMR = SEML = VIH	COM'L.	S L	95 95	180 150	90 90	170 140	85 85	155 130	
Full Standby Current (Both Ports — Ali	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L	-	_	1.0 0.2	30 10	1.0 0.2	30 10	mA
CMOS Level Inputs)	VIN \geq VCC - 0.2V or VIN \leq 0.2V, f = 0 ⁽⁴⁾ $\overrightarrow{SEMR} = \overrightarrow{SEML} \geq$ VCC - 0.2V	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	
Full Standby Current (One Port — All CMOS Level Inputs)	<u>CE</u> "A"≤ 0.2V and <u>CE</u> "B" ≥ Vcc - 0.2V ⁽⁵⁾ <u>SEMR</u> = <u>SEM</u> L ≥ Vcc - 0.2V	MIL.	S L	-	_	85 85	200 170	80 80	175 150	mA
. ,	VIN ≥ VCC - 0.2V or VIN ≤ 0.2V Active Port Outputs Open,	COM'L.	S L	90 90	155 130	85 85	145 120	80 80	135 110	
() 1 S () 1 F () 0	Both Ports — TTL evel Inputs) Standby Current One Port — TTL evel Inputs) full Standby Current Both Ports — All CMOS Level Inputs) full Standby Current One Port — All	Both Ports — TTL evel Inputs) SEMR = SEML = VIH $f = fMAX^{(3)}$ Standby Current One Port — TTL Active Port Outputs Open $f = fMAX^{(3)}$ SEMR = SEML = VIH Both Ports — All CER \geq VCC - 0.2V VIN \geq VCC - 0.2V or VIN \leq 0.2V, $f = 0^{(4)}$ SEMR = SEML \geq VCC - 0.2V Full Standby Current One Port — All CER \geq VCC - 0.2V SEMR = SEML \geq VCC - 0.2V VIN \leq 0.2V and CER \geq VCC - 0.2V VIN \leq VCC - 0.2V VIN \leq VCC - 0.2V or VIN \leq 0.2V and CER \geq VCC - 0.2V VIN \leq VCC - 0.2V or VIN \leq 0.2V	Both Ports — TTL $SEMR = SEML = VIH$ $f = fMAX^{(3)}$ $COM'L$. Standby Current $CE^*A' = VIL$ and $CE^*B' = VIH^{(5)}$ MIL. Active Port Outputs Open $f = fMAX^{(3)}$ $COM'L$. SEMR = $SEML = VIH$ $COM'L$. SEMR = $SEML = VIH$ $COM'L$. SEMR = $SEML = VIH$ $COM'L$. SEMR = $COM'L$. COM'L. SEMR = $COM'L$. Both Ports — TTL	Both Ports — TTL $SEMR = \overline{SEML} = VIH$ $L - COM'L. S = 20$ $L = 20$ $Standby Current \overline{CE}'a"=VIL and \overline{CE}"B"=VIH(5) \overline{MIL}. S - \overline{COM'L}. S = 20 COM'L$	Both Ports — TTL evel Inputs)	Both Ports — TTL SEMR = SEML = VIH L — — 16 16 16 16 16 16	Both Ports — TTL $ SEMR = SEML = V H$ $ SEMR = SEM$	Both Ports — TTL SEMR = SEML = VIH L — — 16 65 13 13 14 15 14 15 14 15 15 15	Both Ports — TTL $ SEMR = SEML = VIH $ $ SE$	

NOTES:

"X" in part numbers indicates power rating (S or L)
 Vcc = 5V, TA = +25°C, and are not production tested. lccpc = 120mA(typ.)
 At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.

4. f = 0 means no address or control lines change.

5. Port "A" may be either left or right port. Port "B" is the opposite of port "A".

OUTPUT LOADS AND AC TEST CONDITIONS

CONDITIONS	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figure 1 & 2




Figure 1. AC Output Test Load

6.13

Figure 2. Output Test Load (for tLz, tHz, twz, tow) Including scope and jig.

6


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

			16X15 - ONLY	IDT70 COM'L	T	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CY	CLE					
trc	Read Cycle Time	15		17	_	ns
taa	Address Access Time		15		17	ns
tACE	Chip Enable Access Time ⁽³⁾		15	_	17	ns
tAOE	Output Enable Access Time	_	10		10	ns
tон	Output Hold from Address Change	3		3	_	ns
tLZ	Output Low-Z Time ^(1, 2)	3		3		ns
tHZ	Output High-Z Time ^(1, 2)		10		10	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	_	0	_	ns
tPD	Chip Disable to Power Down Time ⁽²⁾		15		17	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10	_	10	_	ns
tsaa	Semaphore Address Access Time		15	_	17	ns

		IDT70	16X20	IDT7016X25		IDT7016X35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
trc	Read Cycle Time	20	I —	25		35	-	ns
taa	Address Access Time		20		25		35	ns
tACE	Chip Enable Access Time ⁽³⁾		20		25	T	35	ns
tAOE	Output Enable Access Time	T —	12		13		20	ns
tон	Output Hold from Address Change	3		3		3	_	ns
tLZ	Output Low-Z Time ^(1, 2)	3		3		3		ns
tHZ	Output High-Z Time ^(1, 2)	<u> </u>	12		15		20	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0		0		0		ns
tPD	Chip Disable to Power Down Time ⁽²⁾		20	-	25		35	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10	_	10		15		ns
tsaa	Semaphore Address Access Time	_	20	_	25		35	ns

- 1. Transition is measured ±500mV from low- or high-impedance voltage with load (Figures 1 and 2).
- This parameter is guaranteed but not tested.
 To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIN and SEM = VIL.
 "X" in part numbers indicates power rating (S or L).


WAVEFORM OF READ CYCLES(5)



NOTES:

- 1. Timing depends on which signal is asserted last, $\overline{\text{OE}}$ or $\overline{\text{CE}}$.
- 2. Timing depends on which signal is de-asserted first, $\overline{\text{CE}}$ or $\overline{\text{OE}}$.
- 3. tepodelay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
- 5. $\overline{SEM} = VIH$.

TIMING OF POWER-UP / POWER-DOWN



AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾


		I	7016X15 I'L ONLY	IDT70 COM'L		
Symbol	Parameter	Min.	Max	Min.	Max.	Unit
WRITE C	YCLE					
twc	Write Cycle Time	15	_	17		ns
tEW	Chip Enable to End-of-Write ⁽³⁾	12		12	_	ns
taw	Address Valid to End-of-Write	12	T -	12	_	ns
tas	Address Set-up Time ⁽³⁾	0		0		ns
twp	Write Pulse Width	12	_	12		ns
twn	Write Recovery Time	2		2		ns
tow	Data Valid to End-of-Write	12		10		ns
tHZ	Output High-Z Time ^(1, 2)		10	_	10	ns
tDH	Data Hold Time ⁽⁴⁾	0		0		ns
twz	Write Enable to Output in High-Z ^(1, 2)		10	_	10	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	3	_	3		ns
tswrd	SEM Flag Write to Read Time	5		5	_	ns
tsps	SEM Flag Contention Window	5	_	5		ns

		IDT70	16X20	IDT70	16X25	IDT7016X35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE				_			
twc	Write Cycle Time	20	_	25	_	35		ns
tEW	Chip Enable to End-of-Write ⁽³⁾	.15	<u> </u>	20	<u> </u>	30		ns
taw	Address Valid to End-of-Write	15	_	20	I —	30		ns
tas	Address Set-up Time ⁽³⁾	0	_	0	_	0	T -	ns
twp	Write Pulse Width	15	_	20	_	25	Γ-	ns
twn	Write Recovery Time	2		2		2		ns
tow	Data Valid to End-of-Write	15		15	I —	15	I —	ns
tHZ	Output High-Z Time ^(1, 2)	T -	12		15		20	ns
tDH	Data Hold Time ⁽⁴⁾	0	_	0	_	0		ns
twz	Write Enable to Output in High-Z ^(1, 2)	_	12		15		20	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	3		3	l –	3	Ι —	ns
tswrd	SEM Flag Write to Read Time	5	_	5	_	5		ns
tsps	SEM Flag Contention Window	5		5	_	5		ns


- 1. Transition is measured ±500mV from low or high-impedance voltage with the output test load (Figure 2).
- This parameter is guaranteed but not tested.

 To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL. Either condition must be valid for the entire tew time.
- 4. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 5. "X" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1. R/W CONTROLLED TIMING(1,5,8)




TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING^(1,5)



- 1. R/W or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low $\overline{\text{CE}}$ and a low R/\overline{W} for memory array writing cycle.
- 3. twn is measured from the earlier of $\overline{\text{CE}}$ or $\overline{\text{R/W}}$ (or $\overline{\text{SEM}}$ or $\overline{\text{R/W}}$) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- Timing depends on which enable signal is asserted last, CE or R/W.
- This parameter is guaranteed by device characterization but is not production tested, transition is measured +/-200mV from steady state with the Output Test load (Figure 2).
- 8. If \overline{OE} is low during \overline{RW} controlled write cycle, the write pulse width must be the larger of t wp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is high during an \overline{RW} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t wp.
- 9. To access RAM, CE = VIL and SEM = VIH. To access Semaphore, CE = VIH and SEM = VIL. tew must be met for either condition.


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



NOTE:

1. \overline{CE} = VIH for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



- 1. DOR = DOL =VIH, CER = CEL =VIH.
- 2. All timing is the same for left and right ports. Port"A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/WA or SEMA going high to R/WB or SEMB going High.
- 4. If tsps is not satisfied, there is no guarantee which side will obtain the semaphore flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾


			16X15 L ONLY	IDT7		
Symbol	Parameter Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TIN	/ING (M/S = H)					
tBAA	BUSY Access Time from Address Match	_	15	_	17	ns
tBDA	BUSY Disable Time from Address Not Matched	_	15	_	17	ns
tBAC	BUSY Access Time from Chip Enable LOW		15	_	17	ns
tBDC	BUSY Disable Time from Chip Enable HIGH	_	15	_	17	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	_	5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾		15	_	17	ns
BUSY TIN	MING (M/S=L)					
twB	BUSY Input to Write ⁽⁴⁾	0	Τ –	0	 -	ns
twH	Write Hold After BUSY(5)	13	_	13	_	ns
PORT-TO	-PORT DELAY TIMING					
twdd	Write Pulse to Data Delay ⁽¹⁾	_	30		30	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	_	25	_	25	ns

		IDT70	16X20	IDT70	16X25	IDT70	16X35	
Symbol	Parameter	Min.	Max.	Min.	_Max.	Min.	Max.	Unit
BUSY TIM	IING (M/S = H)							
tBAA	BUSY Access Time from Address Match	_	20	_	20		20	ns
tBDA	BUSY Disable Time from Address Not Matched	_	20	_	20		20	ns
tBAC	BUSY Access Time from Chip Enable LOW	_	20		20	_	20	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		17		17		20	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	_	5		5		ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	<u> </u>	20	_	25	_	35	ns
BUSY TIM	IING (M/S = L)							
twB	BUSY Input to Write ⁽⁴⁾	0		0		0		ns
twn	Write Hold After BUSY ⁽⁵⁾	15	_	17		25	_	ns
PORT-TO	PORT DELAY TIMING							
twoD	Write Pulse to Data Delay ⁽¹⁾		45		50	_	60	ns
†DDD	Write Data Valid to Read Data Delay ⁽¹⁾		30	_	30		35	ns

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveformof Write with Port-to-Port Read and BUSY (M/S = ViH)".

 2. To ensure that the earlier of the two ports wins.
- teb is a calculated parameter and is the greater of 0, twob twp (actual) or tobb tow (actual).
 To ensure that the write cycle is inhibited on port "B" during contention on port "A".
 To ensure that a write cycle is completed on port "B" after contention on port "A".
 "X" in part numbers indicates power rating (S or L).


TIMING WAVEFORM OF READ WITH BUSY(2) (M/S = VIH)



NOTES:


- 1. To ensure that the earlier of the two ports wins. tAPS is ignored for M/S=VIL
- 2. $\overline{CE}_L = \overline{CE}_R = VIL$
- 3. OE = VIL for the reading port.
 4. If M/S=VIL (SLAVE), the BUSY is an input (BUSY=VIH). For this example, BUSY="don't care".
- 5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

TIMING WAVEFORM OF WRITE WITH BUSY




- tWH must be met for both BUSY input (SLAVE) and output (MASTER).
 BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes High.

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1) (M/S = VIH)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾($M/\overline{S} = V_{H}$)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾


		IDT70° COM'L	IDT70 COM'L			
Symbol	Parameter	Min.	Max.	Min	Max.	Unit
INTERRU	IPT TIMING					
tas	Address Set-up Time	0		0		ns
twr.	Write Recovery Time	0		0		ns
tins	Interrupt Set Time	_	15	_	17	ns
tinn	Interrupt Reset Time		15	_	17	ns


		IDT70	IDT7016X25		IDT7016X35			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	PT TIMING							
tas	Address Set-up Time	0	_	0	—	0	[-	ns
twn	Write Recovery Time	0	-	0	_	0	_	ns
tins	Interrupt Set Time		20		20		25	ns
tinn	Interrupt Reset Time		20	[- -	20		25	ns

NOTE:

1. "X" in part numbers indicates power rating (S or L).

WAVEFORM OF INTERRUPT TIMING(1)





NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- Timing depends on which enable signal (CE or R/W) is asserted last.
 Timing depends on which enable signal (CE or R/W) is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG(1)

	Le				Right Port					
R/WL	CEL	<u>OE</u> L	A13L-A0L	ĪNTL	R/W _R	CER	ŌĒR	A13R-A0R	INTR	Function
L	L	_X	3FFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	3FFF	H ⁽³⁾	Reset Right INTR Flag
X	Х	Х	Х	L ⁽³⁾	.L	L	Х	3FFE	Х	Set Left INTL Flag
X	L	L	3FFE	H ⁽²⁾	Х	Х	Х	Х	Х	Reset Left INTL Flag

NOTES:

- 1. Assumes BUSYL = BUSYR = VIH.
- 2. If BUSYL = VIL, then no change.
- 3. If BUSYR = VIL, then no change.

6.13

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inp	uts	Out	puts	
CEL	ČĒR	A0L-A13L A0R-A13R	BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	Function
X	Х	NO MATCH	Н	Н	Normal
Н	X	MATCH	Н	Н	Normal
X	Н	MATCH	Н	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT7016 are push-pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.

3190 tbl 16

- 2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If t APS is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs can not be low simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - Da Left	Do - De Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7016.

3190 tbl 17

FUNCTIONAL DESCRIPTION

The IDT7016 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7016 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ High). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is asserted when the right port writes to memory location 3FFE where a write is defined as the $\overline{\text{CE}} = R/\overline{\text{W}} = V_{\text{IL}}$ per the Truth Table. The left port clears the interrupt by an address location 3FFE access when $\overline{\text{CE}}_{\text{R}} = \overline{\text{OE}}_{\text{R}} = V_{\text{IL}}$, $R/\overline{\text{W}}$ is a "don't care". Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is asserted when the left port writes to

memory location 3FFF and to clear the interrupt flag (INTR), the right port must access memory location 3FFF. The message (9 bits) at 3FFE or 3FFF is user-defined since it is in an addressable SRAM location. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes but are still part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7016 RAMs.

applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT7016 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7016 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7016 RAM the busy pin is an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = H) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse

can be initiated with the $R\overline{W}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT7016 are extremely fast Dual-Port 16Kx9 Static RAMs with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT7016 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7016's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7016 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7016 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{OE}}$, and R/W) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side

until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a

19

resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7016's Dual-Port RAM. Say the 16K x 9 RAM was to be divided into two 8K x 9 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT7016 Semaphore Logic

ORDERING INFORMATION





CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

IDT7133SA/LA IDT7143SA/LA

FEATURES:

High-speed access

Military: 35/45/55/70/90ns (max.)

Commercial: 25/35/45/55/70/90ns (max.)

 Low-power operation — IDT7133/43SA

Active: 500 mW (typ.) Standby: 5mW (typ.)

IDT7133/43LA Active: 500mW (typ.) Standby: 1mW (typ.)

· Versatile control for write: separate write control for lower and upper byte of each port

 MASTER IDT7133 easily expands data bus width to 32 bits or more using SLAVE IDT7143

On-chip port arbitration logic (IDT7133 only)

BUSY output flag on IDT7133; BUSY input on IDT7143

Fully asynchronous operation from either port

Battery backup operation—2V data retention

TTL-compatible; single 5V (±10%) power supply

Available in 68-pin ceramic PGA, Flatpack, and PLCC

Military product compliant to MIL-STD-883, Class B

Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

DESCRIPTION:


The IDT7133/7143 are high-speed 2K x 16 Dual-Port Static RAMs. The IDT7133 is designed to be used as a stand-alone 16-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7143 "SLAVE" Dual-Port in 32-bit-ormore word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by \overline{CE} , permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 500mW of power. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 200µW for a 2V battery.


The IDT7133/7143 devices have identical pinouts. Each is packed in a 68-pin ceramic PGA, 68-pin flatpack, and 68-pin PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATIONS(1,2,3)



- Both Vcc pins must be connected to the supply to assure reliable operation.
- Both GND pins must be connected to the supply to assure reliable operation.
- 3. UB = Upper Byte, LB = Lower Byte
- 4. This text does not indicate orientation of the actual part-marking.

PIN CONFIGURATIONS (CONTINUED)(1,2,3)

		51	50	48	46	44	42	40	38	T 36	İ		
11		A ₆ L	A ₅ L	A3L	A1L	BUSYL	CER	Aon	A2R	A4R			
	53	52	49	47	45	43	41	39	37	35	34		
10	A8L	A7L	A4L	A ₂ L	AoL	CEL	BUSYR	A1R	Азя	A5R	A6R		
	55	54		l	L	L	L	L	L	32	33		
09	A10L	A9L								A8R	A7R		
	57	56								30	31		
08	R/WLLB	ŌĒL								A10R	• A9R		
	59	58								28	29		
07	Vcc(1)	R/WLUB			11	DT7133/4	13			R/Walb	ŌĒR		
	61	60				GU68-1	-			26	27		
06	I/O1L	I/OoL		PGA (4) TOP VIEW									
	63	62				OF VIE	. **			24	25		
05	I/O3L	I/O2L								I/O14R	I/O15R		
	65	64	!							22	23		
04	I/O5L	I/O4L	1							I/O12R	I/O13R		
	67	66								20	21		
03	I/O7L	I/O6L								I/O10R	I/O11R		
	68	1	3	5	7	9	11	13	15	18	19		
02	I/O ₈ L	I/O9L	I/O11L	I/O13L	I/O15L	GND(2)	I/O1R	I/O3R	I/O5R	I/O8R	I/O9R		
	L	2	4	6	8	10	12	14	16	17			
01	/*	I/O10L	I/O12L	I/O14L	Vcc(1)	I/Oor	I/O2R	I/O4R	I/O6R	I/O7R			
Pin 1/ Designat	or A	В	С	D	E	F	G	Н	J	К	L		
											2746 drw 03		

DIN NAMES

PIN NAMES					
Left Port	Right Port	Names			
CEL	CER	Chip Enable			
R/WLUB	R/WRUB	Upper Byte Read/Write Enable			
R/WLLB	R/WRLB	Lower Byte Read/Write Enable			
OEL OER		Output Enable			
A0L - A10L	A0R - A10R	Address			
I/OoL - I/O15L	I/O0R - I/O15R	Data Input/Output			
BUSYL	BUSYR	Busy Flag			
Vcc		Power			
GND		Ground			

- Both Vcc pins must be connected to the supply to assure reliable operation.
 Both GND pins must be connected to the supply to assure reliable operation.
- 3. UB = Upper Byte, LB = Lower Byte
 4. This text does not indicate orientation of the actual part-marking.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Рт ⁽³⁾	Power Dissipation	2.0	2.0	w
Ιουτ	DC Output Current	50	50	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Соит	Input/Output Capacitance	Vout = 0V	11	pF

NOTE:

2746 tbl 03

1. This parameter is determined by device characterization but is not production tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2746 thi 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

2746 tbl 05

1. VIL (min.) = -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 0.5V.

6

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Either port, Vcc = 5.0V ± 10%)

				IDT7133SA IDT7143SA		IDT7133LA IDT7143LA			
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit		
liul	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, Vin = 0V to Vcc		10		5	μА		
IILOI	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10	_	5	μА		
Vol	Output Low Voltage (I/Oo-I/O15)	IoL = 4mA		0.4		0.4	V		
VoL	Open Drain Output Low Voltage (BUSY)	IOL = 16mA	_	0.5	_	0.5	٧		
Vон	Output High Voltage	Iон = -4mA	2.4	_	2.4	I –	٧		

NOTES:

1. At Vcc < 2.0V, input leakages are undefined.

2746 tbl 06

DC ELECTRICAL CHARACTERISTICS OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾ (Vcc = $5.0V \pm 10\%$)

		Test			7133) 7143)			3X35 3X35		3X45 3X45		3X55 3X55		(70/90 (70/90	
Symbol	Parameter	Condition	Version		Тур.(2)	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Тур. ⁽²⁾	Max.	Тур.(2)	Max.	Unit
Icc	Dynamic Operating Current	CE = VIL Outputs Open	MIL.	S	250 230	330 300	240 220	325 295	230 210	320 290	230 210	315 285	230 210	310 280	mA
	(Both Ports Active)	f = fMAX ⁽⁴⁾	COM'L.	S L	250 230	300 270	240 220	295 265	230 210	290 260	230 210	285 255	230 210	280 250	
ISB1	Standby Current (Both Ports — TTL	CEL and CER = VIH f = fMAX ⁽⁴⁾	MIL.	S	25 25	90 80	25 25	85 75	25 25	80 70	25 25	80 70	25 25	75 65	mA
	Level Inputs)		COM'L.	s	25 25	80 70	25 25	75 65	25 25	75 65	25 25	70 60	25 25	70 60	
ISB2	Standby Current (One Port — TTL	\overline{CE} "A" = VIL and \overline{CE} "B" = VIH ⁽⁵⁾ ,	MIL.	s	140 120	230 210	130 110	220 200	120 100	210 190	120 100	210 190	120 100	200 180	mA
	Level Inputs)	f = fmax ⁽⁴⁾ , Active Port Outputs Open	COM'L.	S	140 120	200 180	130 110	190 170	120 100	190 170	120 100	180 160	120 100	180 160	
ISB3	Full Standby Current (Both Ports —	Both Ports CEL & CER ≥ Vcc - 0.2V	MIL.	S	1 0.2	30 10	1 0.2	30 10	1 0.2	30 10	1 0.2	30 10	1 0.2	30 10	mA
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V \text{ or } VIN \le 0.2V, f = 0^{(5)}$	COM'L.	S L	1 0.2	15 4	1 0.2	15 4	1 0.2	15 4	1 0.2	15 4	1 0.2	15 4	
ISB4	Full Standby Current (One Port — All	<u>CE</u> "A" ≤ 0.2V and <u>CE</u> "B" > Vcc - 0.2V ⁽⁶⁾	MIL.	s	140	220	130	210	120	200	120	200	120	190	mA
	CMOS Level Inputs)	ViN ≥ Vcc - 0.2V or		L	120	200	110	190	100	180	100	180	100	170	
		VIN ≤ 0.2V Active Port Outputs	COM'L.	s	140	190	130	180	120	180	120	170	120	170	
		Open, $f = fMAX^{(4)}$		L	120	170	110	160	100	160	100	150	100	150	

NOTES:

- 1. Commercial only, 0°C to +70°C temperature range.
- 2. Vcc = 5V, TA = +25°C for Typ., and are not production tested. Icccc = 180mA (Typ.)
- 3. "X" in part numbers indicates power rating (SA or LA)
- 4. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1 / tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 6. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

DATA RETENTION CHARACTERISTICS

(LA Version Only) VLC = 0.2V, VHC = VCC - 0.2V


				IDT71	33LA/IDT7	143LA	
Symbol	Parameter	Test Condit	Test Condition			Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V		2.0			V
ICCDR	Data Retention Current	CE ≥ VHC	MIL.	_	100	4000	μА
		Vin ≥ VHC or ≤ VLC	COM'L.	_	100	1500	<u> </u>
tcdR ⁽³⁾	Chip Deselect to Data Retention Time	7		0	_		ns
tn ⁽³⁾	Operation Recovery Time			trc(2)	_	_	ns

NOTES:

2746 tbl 08


- 1. Vcc = 2V, TA = +25°C, and are not production tested.
- 2. tRC = Read Cycle Time
- 3. This parameter is guaranteed but is not production tested.

DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 & 3



2746 tbl 10


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁴⁾

			3X25 ⁽²⁾		33X35 43X35	IDT7133X45 IDT7143X45				IDT7133X70/90 IDT7143X70/90		1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE											
trc	Read Cycle Time	25	T-	35	_	45	_	55	_	70/90		ns
taa	Address Access Time	_	25	_	35	_	45		55		70/90	ns
tACE	Chip Enable Access Time	<u> </u>	25		35	_	45	_	55	<u> </u>	70/90	ns
tAOE	Output Enable Access Time	T -	15	_	20	_	25		30	_	40/40	ns
tон	Output Hold from Address Change	0	_	0	_	0	_	0	_	0/0	_	ns
tLZ	Output Low-Z Time ^(1, 3)	0	_	0	_	0	_	5	- ,	5/5	_	ns
tHZ	Output High-Z Time ^(1, 3)	_	15	_	20	_	20	_	20		25/25	ns
tPU	Chip Enable to Power Up Time ⁽³⁾	0		0	_	0	_	0	_	0/0	_	ns
tPD	Chip Disable to Power Down Time ⁽³⁾		50	_	50	_	50	_	50	_	50/50	ns


NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2, and 3).
- 2. 0°C to +70°C temperature range only.
- 3. This parameter is guaranteed by device characterization, but is not production tested.
- 4. "X" in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1, 3)



- Timing depends on which signal is asserted last, OE or CE.
- 2. Timing depends on which signal is deasserted last, OE or CE.
- 3. tbbb delay is required only in a case where the opposite port is completing a write operation to the same address location. For simultaneous read operations, BUSY has no relationship to valid output data.
- 4. Start of valid data depends on which timing becomes effective last, tAOE, tACE, tAA, or tBDD.
- 5. $R/\overline{W} = V_{IH}$, and the address is valid prior to others coincidental with \overline{CE} transition Low.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁷⁾

	,	IDT713 IDT714	3x25 ⁽²⁾ 3x25 ⁽²⁾	IDT71 IDT71		IDT7133x45 IDT7143x45				IDT713 IDT714		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CY	'CLE											
twc	Write Cycle Time ⁽⁴⁾	25	<u> </u>	35	_	45		55	[—	70/90	[—]	ns
tew	Chip Enable to End-of-Write	20		25	_	30	_	40	_	50/50		ns
taw	Address Valid to End-of-Write	20	_	25	_	30	_	40		50/50	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	0	_	0/0		ns
twp	Write Pulse Width ⁽⁶⁾	20	_	25	_	30	_	40	_	50/50		ns
twr	Write Recovery Time	0	_	0	—	0		0		0/0		ns
tow	Data Valid to End-of-Write	15		20	_	20	_	25		30/30	_	ns
tHZ	Output High-Z Time ^(1, 3)	Γ-	15	_	20	_	20	_	20	_	25/25	ns
tDH	Data Hold Time ⁽⁵⁾	0	_	0	_	5	_	5		5/5		ns
twz	Write Enable to Output in High-Z ^(1, 3)		15	_	20		20		20	_	25/25	ns
tow	Output Active from End-of-Write ^(1, 3, 5)	0		0		5	-	5	_	5/5		ns

NOTES:

2746 tbl 11

- 1. Transition is measured ±500mV from Low- or High-impedance voltage with the Output Test Load (Figures 2).
- 2. 0°C to +70°C temperature range only.
- 3. This parameter is guaranteed but not tested.
- 4. For MASTER/SLAVE combination, two = tBAA + twn + twp, since R/W = VIL must occur after tBAA.
- 5. The specification for ton must be met by the device supplying write data to the RAM under all operation conditions. Although tDH and tOW values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- This parameter is determined by device characterization, but is not production tested. Transition is measured + 200mV from steady state with the Output Test Load (Figure 2).
- 7. "X" in part number indicates power rating (SA or LA).

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁷⁾

		IDT713	3x25 ⁽¹⁾	IDT71	33x35		33x45		33x55			
	•		3x25 ⁽¹⁾		43x35	IDT7143x45						1 1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (For MASTER IDT7133)											
tbaa	BUSY Access Time from Address	_	25	_	35		45	_	50		55/55	ns
tBDA	BUSY Disable Time from Address		20		30		40	1	40	I	45/45	ns
tBAC	BUSY Access Time from Chip Enable	-	20	ı	25	I	30		35		35/35	ns
tBDC	BUSY Disable Time from Chip Enable	_	20		20		25	_	30		30/30	ns
twdd	Write Pulse to Data Delay ⁽²⁾	_	50	_	60	_	80	_	80	_	90/90	ns
todo	Write Data Valid to Read Data Delay ⁽²⁾	_	35	_	45	_	55	_	55		70/70	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	_	Note 3	_	Note 3	_	Note 3		Note 3	_	Note 3	ns
taps	Arbitration Priority Set Up Time ⁽⁴⁾	5	_	5	_	5		5		5/5	_	ns
BUSY INF	PUT TIMING (For SLAVE IDT7143)											
twB	Write to BUSY ⁽⁵⁾	0	_	0	_	0	_	0		0/0		ns
twn	Write Hold After BUSY ⁽⁶⁾	20	_	25	-	30		30		30/30		ns
twdd	Write Pulse to Data Delay ⁽²⁾	_	50	1	60		80	_	80		90/90	ns
tDDD	Write Data Valid to Read Data Delay ⁽²⁾	_	35	_	45		55		55		70/70	ns


- 1. 0°C to +70°C temperature range only.
 2. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and Busy".
 3. t Bob is calculated parameter and is greater of 0, twob two (actual) or tobb tow (actual).
 4. To ensure that the earlier of the two ports wins.
 5. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
 6. To ensure that a write cycle is completed on port "B" after contention on port "A".

- "X" in part number indicates power rating (SA or LA).


2746 tbl 12

6.14 8

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)(1, 5, 8)




WRITE CYCLE NO. 2 (CE CONTROLLED TIMING)(1,5)



- 1. R/W or CE must be high during all address transitions.
- A write occurs during the overlap (tew or twp) of a CE = VIL and a R/W = VIL.
 twn is measured from the earlier of CE or R/W going High to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal (CE or R/W) is asserted last.
- This parameter is determined by device characterization, but is not production tested. Transition is measured ± 200mV from steady state with the Output
- 8. If \overline{OE} is low during a $\overline{R/W}$ controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an PW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. R/W for either upper or lower byte.


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY (1, 2, 3)



NOTES:


- 1. To ensure that the earlier of the two ports wins, taps is ignored for Slave (IDT7143).
- 2. CEL = CER = VIL
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

TIMING WAVEFORM OF WRITE WITH BUSY (M/S = VIL)




- 1. twH must be met for both BUSY input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on port "B" blocking R/W "B", until BUSY "B" goes High.
- 3. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{\text{CE}}$ TIMING (1)



TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESSES (1)



- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. If tAPS is not satisfied, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (IDT7133 only).

FUNCTIONAL DESCRIPTION:

The IDT7133/43 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7133/43 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted. Non-contention READ/WRITE conditions are illustrated in Table 1.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by using the IDT7143 (SLAVE). In the IDT7143, the busy pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low. The busy outputs on the IDT7133 RAM are open drain and require pull-up resistors.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7133/43 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7133 RAM the busy pin is an output and on the IDT7143 RAM, the busy pin is an input (see Figure 3).




Figure 4. Busy and chip enable routing for both width and depth expansion with the IDT7133 (MASTER) and the IDT7143 (SLAVE).

Expanding the data bus width to 32 bits or more in a Dual-Port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will await indefinately for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding Dual-Port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the \overline{BUSY} input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past \overline{BUSY} to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all Dual-Port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

6

2746 tbl 13

TRUTH TABLE I - NON-CONTENTION READ/WRITE CONTROL⁽⁴⁾

	LEF	T OR RIC	HT PO	RT ⁽¹⁾		
R/WLB	R/Wub	CE	ŌĒ	I/O ₀₋₇	I/O8-15	Function
Х	Х	Н	Х	Z	Z	Port Disabled and in Power Down Mode, ISB2, ISB4
X	Х	Н	Х	Z	Z	CER = CEL = VIH, Power Down Mode, ISB1 or ISB3
L	L	L	Х	DATAIN	DATAIN	Data on Lower Byte and Upper Byte Written into Memory ⁽²⁾
L	Н	L	L	DATAIN	DATAOUT	Data on Lower Byte Written into Memory ⁽²⁾ , Data in Memory Output on Upper Byte ⁽³⁾
Н	L	r.	L	DATAout	DATAIN	Data in Memory Output on Lower Byte ⁽³⁾ , Data on Upper Byte Written into Memory ⁽²⁾
L	Н	L	Н	DATAIN	Z	Data on Lower Byte Written into Memory ⁽²⁾
Н	L	L	Н	Z	DATAIN	Data on Upper Byte Written into Memory ⁽²⁾
Н	Н	L	L	DATAOUT	DATAout	Data in Memory Output on Lower Byte and Upper Byte
Н	Н	L	Н	Z	Z	High Impedance Outputs

NOTES:

1. AOL - A10L ≠ AOR - A10R

- 2. If BUSY = LOW, data is not written.
- 3. If BUSY = LOW, data may not be valid, see twop and topp timing.
- 4. "H" = HIGH, "L" = LOW, "X" = Don't Care, "Z" = High Impedance, "LB" = Lower Byte, "UB" = Upper Byte

TRUTH TABLE I I — ADDRESS BUSY ARBITRATION

	Inp	uts	Out		
CEL	CER	AoL-A10L AoR-A10R	BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	Function
X	Х	NO MATCH	Н	Н	Normal
H	Х	MATCH	Н	Н	Normal
X	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾


NOTES:

2746 tbl 14

- Pins BUSYL and BUSYR are both outputs on the IDT7133 (MASTER). Both are inputs on the IDT7143 (SLAVE). On Slaves the BUSY input internally inhibits writes.
- 2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If the inputs of this port. If the inputs of this port. If the inputs of this port. BUSYL or BUSYL or BUSYL and BUSYL and BUSYL outputs can not be LOW simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

6.14

ORDERING INFORMATION



2746 drw 15



HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM

IDT7024S/L

FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
 - Military: 25/35/55/70ns (max.)
 - Commercial: 17/20/25/35/55ns (max.)
- Low-power operation
 - IDT7024S

Active: 750mW (typ.)

Standby: 5mW (typ.)


- IDT7024L

Active: 750mW (typ.) Standby: 1mW (typ.)

- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT7024 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading

more than one device

- M/S = H for BUSY output flag on Master M/S = L for BUSY input on Slave
- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Devices are capable of withstanding greater than 2001V electrostatic discharge.
- · Fully asynchronous operation from either port
- · Battery backup operation—2V data retention
- TTL-compatible, single 5V (±10%) power supply
- Available in 84-pin PGA, quad flatpack, PLCC, and 100pin Thin Quad Plastic Flatpack
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications



1

DESCRIPTION:

The IDT7024 is a high-speed 4K x 16 Dual-Port Static RAM. The IDT7024 is designed to be used as a stand-alone 64K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit or more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in

PIN CONFIGURATIONS

memory. An automatic power down feature controlled by chip enable (\overline{CE}) permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of $500\mu W$ from a 2V battery.

The IDT7024 is packaged in a ceramic 84-pin PGA, an 84-pin quad flatpack and PLCC, and a 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.



NOTE:

^{1.} This text does not indicate orientation of the actual part-marking.

	63	61	60	58	55	54	51	48	46	45	42
11	I/O7L	I/O ₅ L	I/O4L	I/O2L	I/OoL	ŌĒL	SEML	ĪĒL	A11L	A10L	A7L
	66	64	62	59	56	49	50	47	44	43	40
10	I/O10L.	I/O8L	I/O6L	I/O3L	I/O1L	ŪBL	CEL	N/C	A9L	A8L	A5L
	67	65			57	53	52			41	39
09	I/O11L	I/O9L			GND	Vcc	R/WL			A6L	A4L
	69	68	1					1		38	37
80	I/O13L	I/O12L								AзL	A2L
	72	71	73						33	35	34
07	I/O15L	I/O14L	Vcc			BUSYL	AoL	ĪNTL			
	75	70	74			IDT7024 G84-3		32	31	36	
06	I/OoR	GND	GND			4-PIN PO			GND	M/S	A1L
	76	77	78				. ,		28	29	30
05	I/O1R	I/O2R	Vcc						Aor	ĪNTR	BUSY
	79	80								26	27
04	I/O3R	I/O4R								A2R	A1R
	81	83			7	11	12	}		23	25
03	I/O5R	I/O7R			GND	GND	SEMR			A5R	A3R
	82	1	2	5	8	10	14	17	20	22	24
02	I/O6R	I/O9R	I/O10R	I/O13R	I/O15R	R/WR	ŪBR	A11R	A8R	A6R	A4R
	84	3	4	6	9	15	13	16	18	19	21
01	I/OsR	I/O11R	I/O12R	I/O14R	ŌĒR	LBR	CER	N/C	A10R	A9R	A7R
1	Α Α	В	С	D	E	F	G	H	J	K	L
dex											

2740 drw 04

PIN NAMES

PIN NAMES		
Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L - A11L	A0R - A11R	Address
I/O0L - I/O15L	I/O0R - I/O15R	Data Input/Output
SEML	SEMR	Semaphore Enable
ÜBL	UBR	Upper Byte Select
LBL	LBR	Lower Byte Select
ĪNTL	ĪNTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
N	I/S	Master or Slave Select
V	cc	Power
G	ND	Ground

NOTES:

- 1. All Vcc pins must be connected to power supply.
 2. All GND pins must be connected to ground supply.
 3. This text does not indicate orientation of the actual part-marking.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts ⁽¹⁾			Out	puts	
CE	R/W	Œ	ŪB	<u>ГВ</u>	SEM	I/O8-15	I/O ₀₋₇	Mode
Н	Х	Х	Х	Х	Н	High-Z	High-Z	Deselected: Power-Down
X	Х	Х	Н	. Н	Н	High-Z	High-Z	Both Bytes Deselected
L	L	Х	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAout	High-Z	Read Upper Byte Only
L	Н	L	I	L	Н	High-Z	DATAOUT	Read Lower Byte Only
L	Н	L	L	L	Н	DATAOUT	DATAout	Read Both Bytes
X	Х	Н	Х	Х	X	High-Z	High-Z	Outputs Disabled

NOTE:

1. AOL - A11L are not equal to AOR - A11R

2740 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	Inputs					Outp	outs	
CE	R/W	ŌĒ	ŪB	LB	SEM	I/O8-15	I/O ₀₋₇	Mode
Н	Н	L	Х	X	L	DATAout	DATAOUT	Read Semaphore Flag Data Out
Х	Н	L	Н	Н	L	DATAout	DATAout	Read Semaphore Flag Data Out
Н	ſ	Х	Х	Х	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
Х	1	Х	Н	Н	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
L	Х	Х	L	Х	L	-		Not Allowed
L	Х	Х	Х	L	L	T -		Not Allowed

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	့
lout	DC Output Current	50	50	mA

NOTE:

740 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc +0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤20ma for the period over VTERM ≥ Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2740 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0 ⁽²⁾	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	<u> </u>	0.8	٧

OTE:

1. VIL≥ -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 0.5V.

CAPACITANCE (TA = +25°C, F = 1.0MHZ) (1)

Symbol	Parameter	Condition ⁽²⁾	Max.	Unit
CIN	Input Capacitance	Vin = 3dV	9	рF
Соит	Output Capacitance	Vout = 3dV	10	pF

Note:

2740 tbl 07

2740 tbl 06

- This parameter are determined by device characterization, but is not production tested. TQFP Package only.
- 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

6.15

6

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 10\%$)

			IDT7024S			024L	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
IIul	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, VIN = 0V to Vcc		10		5	μА
IILOI	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10		5	μА
Vol	Output Low Voltage	IoL = 4mA	_	0.4		0.4	V
Vон	Output High Voltage	Iон = -4mA	2.4	_	2.4	_	V

2740 tbl 08

NOTE:

1. At Vcc = 2.0V input leakages are undefined.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (Vcc = $5.0V \pm 10\%$)

		Test			7024 COM'L	ONLY	COM'L	X20 ONLY	1	IX25	
Symbol	Parameter	Condition	Versi	on	Typ.(2)	Max.	Tvp. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current	CE = VIL, Outputs Open SEM = VIH	MIL	S L	_			1	155 155	340 280	mA
	(Both Ports Active)	f = fMAX ⁽³⁾	СОМ	S L	170 170	310 260	160 160	290 240	155 155	265 220	
ISB1	Standby Current (Both Ports — TTL	CER = CEL = VIH SEMR = SEML = VIH	MIL	S L	_			_	16 16	80 65	mA
	Level Inputs)	f = fMAX ⁽³⁾	сом	S L	20 20	60 50_	20 20	60 50	16 16	60 50	
ISB2	Standby Current (One Port — TTL	CE"A"=VIL and CE"B"=VIH ⁽⁵⁾ Active Port Outputs Open	MIL	S	_	<u>-</u>	_		90 90	215 180	mA
	Level Inputs)	$f = f_{MAX}^{(3)}$ $\overline{SEMR} = \overline{SEML} = V_{IH}$	сом	S L	105 105	190 160	95 95	180 150	90 90	170 140	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥Vcc - 0.2V	MIL	S L	_		_		1.0 0.2	30 10	mA
	CMOS Level Inputs)	$\begin{array}{l} \text{Vin} \geq \text{Vcc} - 0.2\text{V or} \\ \text{Vin} \leq 0.2\text{V, f} = 0^{(4)} \\ \hline \overline{\text{SEMR}} = \overline{\text{SEML}} \geq \text{Vcc-}0.2\text{V} \end{array}$	СОМ	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port — All	<u>CE</u> "A" ≤ 0.2 and <u>CE</u> "B" ≥ VCC - 0.2V ⁽⁵⁾	MIL	S L	_	_	_	=	85 85	200 170	mA
	CMOS Level Inputs)	$ \overline{\text{SEMR}} = \overline{\text{SEML}} \ge \text{Vcc-0.2V} $ VIN ≥ Vcc - 0.2V or VIN ≤ 0.2V, Active Port Outputs Open, $ f = \text{fMax}^{(3)} $	СОМ	S L	100	170 140	90 90	155 130	85 85	145 120	

MOTES

- 1. 'X' in part numbers indicates power rating (S or L)
- 2. Vcc = 5V, TA = +25°C, and are not production tested. Icc pc = 120mA (TYP.)
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the oppOsite from port "A".

DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾(Continued)** (Vcc = 5.0V ± 10%)

		Test			1	1X35		4X55	7024 MIL C	NLY	\Box
Symbol	Parameter	Condition	Versio	n	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current	CE = VIL, Outputs Open SEM = VIH	MIL.	S	150 150	300 250	150 150	300 250	140 140	300 250	mA
	(Both Ports Active)	$f = fMAX^{(3)}$	COM'L.	S L	150 150	250 210	150 150	250 210	=		1
ISB1	Standby Current (Both Ports — TTL	CEL = CER = VIH SEMR = SEML = VIH	MIL.	S L	13 13	80 65	13 13	80 65	10 10	80 65	mA
	Level Inputs)	f = fMAX ⁽³⁾	COM'L.	S L	13 13	60 50	13 13	60 50	_	=	
ISB2	Standby Current	CE"A"=VIL and CE"B"=VIH(5)	MIL.	s	85	190	85	190	80	190	mA
1	(One Port — TTL	Active Port Outputs Open	ł	L	85	160	85	160	80	160	
]	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S	85	155	85	155	-		1
'		SEMR = SEML = VIH	l	L	85	130	85	130	<u> </u>	_	1 1
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs)		COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5		_	
ISB4	Full Standby Current (One Port — All	<u>CE</u> "A" ≤ 0.2 and <u>CE</u> "B" ≥ Vcc - 0.2V ⁽⁵⁾	MIL.	S	80 80	175 150	80 80	175 150	75 75	175 150	mA
}	CMOS Level Inputs)	SEMR = SEML ≥ VCC - 0.2V	1								
		Vin ≥ Vcc - 0.2V or	COM'L.	S	80	135	80	135		_	1 1
		VIN ≤ 0.2V,	ł	L	80	110	80	110) —	_	
		Active Port Outputs Open, f = fMAX ⁽³⁾									

NOTES:

"X" in part numbers indicates power rating (S or L)

Vcc = 5V, TA = +25°C, and are not production tested.

At f = fwx, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.

4. f = 0 means no address or control lines change.

5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only) $(V_1 C - 0.2) / V_{HC} - V_{CC} - 0.2 / (4)$

VLC = 0.21	V_1 , VHC = VCC - $0.2V_1^{4/3}$						
Symbol	Parameter	Test Condition		Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V		2.0			V
ICCDR	Data Retention Current	CE ≥ VHC	MIL.		100	4000	μА
		VIN ≥ VHC or ≤ VLC	COM'L.		100	1500	
tcdR ⁽³⁾	Chip Deselect to Data Retention Time	SEM ≥ VHC		0_			ns
tR ⁽³⁾	Operation Recovery Time			trc(2)	_	_	ns

NOTES:


TA = +25°C, Vcc = 2V, and are guaranted by characterization but are not production tested.

tRC = Read Cycle Time

This parameter is guaranteed but not tested.

4. At Vcc = 2.0V, input leakages are not defined.

DATA RETENTION WAVEFORM



2740 tbl 11

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
	2740 tbl 12




Figure 1. AC Output Test Load

2740 drw 06 Figure 2. Output Test Load (for tLZ, tHZ, tWZ, tOW) Including scope and Jig

1250Ω


5pF

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

Symbol	Parameter		IDT7024X17 COM'L ONLY		IDT7024X20 COM'L ONLY		IDT7024X25	
		Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
trc	Read Cycle Time	17	_	20	-	25	_	ns
taa	Address Access Time	_	17		20	_	25	ns
tACE	Chip Enable Access Time ⁽³⁾		17	_	20	_	25	ns
tabe	Byte Enable Access Time ⁽³⁾		17	_	20		25	ns
taoe	Output Enable Access Time	_	10	_	12	<u> </u>	13	ns
toн	Output Hold from Address Change	3	_	3		3		ns
tız	Output Low-Z Time ^(1, 2)	3	_	3	—	3		ns
tHZ	Output High-Z Time ^(1, 2)	_	10	—	12		15	ns
tPU	Chip Enable to Power Up Time ^(1,2)	0	_	0	_	0		ns
tPD	Chip Disable to Power Down Time ^(1,2)		17	_	20		25	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10	_	10	l –	10	_	ns
tsaa	Semaphore Address Access ⁽³⁾		17		20		25	ns

Symbol	Parameter	IDT70	IDT7024X35		IDT7024X55		IDT7024X70 MIL ONLY	
		Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
trc	Read Cycle Time	35	—	55	Γ-	70	_	ns
taa	Address Access Time		35	I —	55		70	ns
tACE	Chip Enable Access Time ⁽³⁾	1 –	35	-	55		70	ns
tabe	Byte Enable Access Time ⁽³⁾		35	-	55		70	ns
taoe	Output Enable Access Time	- I	20	1 —	30	_	35	ns
toн	Output Hold from Address Change	3	_	3	T —	3	=	ns
tLZ	Output Low-Z Time ^(1, 2)	3	<u> </u>	3		3	T -	ns
tHZ	Output High-Z Time ^(1, 2)		15	T-	25		30	ns
tPU	Chip Enable to Power Up Time ^(1,2)	0		0	T —	0	_	ns
tPD	Chip Disable to Power Down Time ^(1,2)		35	_	50		50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15	T —	15	T =	ns
tsaa	Semaphore Address Access ⁽³⁾		35		55		70	ns
NOTES:	Semaphore Address Access**/		35	L <u>-</u>	55	<u> </u>	1 /0	


- 1. Transition is measured ±500mV from low or high impedance voltage with the Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM, CE = VIL, UB or LB = VIL, and SEM = VIH. To access semaphore, CE = VIH or UB & LB = VIH, and SEM = VIL.
- 4. "X" in part numbers indicates power rating (S or L).



NOTES:

- Timing depends on which signal is asserted last, CE, OE, LB, or UB.
 Timing depends on which signal is de-asserted first, CE, OE, LB, or UB.
- 3. tabb delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tABE, tAOE, tACE, tAA or tBDD.
- 5. SEM = VIH.

TIMING OF POWER-UP POWER-DOWN




AC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE (5)**

		IDT7024X17 COM'L ONLY		IDT7024X20 COM'L ONLY		IDT7024X25			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
WRITE C	WRITE CYCLE								
twc	Write Cycle Time	17		20	_	25	_	ns	
tew	Chip Enable to End-of-Write ⁽³⁾	12		15	-	20	_	ns	
taw	Address Valid to End-of-Write	12	_	15		20	_	ns	
tas	Address Set-up Time ⁽³⁾	0	_	0	_	0	_	ns	
twp	Write Pulse Width	12		15	_	20		ns	
twn	Write Recovery Time	0		0		0		ns	
tow	Data Valid to End-of-Write	10	_	15		15	_	ns	
tHZ	Output High-Z Time ^(1, 2)		10		12		15	ns	
tDH	Data Hold Time ⁽⁴⁾	0	_	0		0		ns	
twz	Write Enable to Output in High-Z ^(1, 2)	_	10		12	_	15	ns	
tow	Output Active from End-of-Write ^(1, 2, 4)	0	_	0	T —	0		ns	
tswrd	SEM Flag Write to Read Time	- 5		5		5	_	ns	
tsps	SEM Flag Contention Window	5		5	_	5	_	ns	


	Parameter	IDT70	IDT7024X35		IDT7024X55		IDT7024X70 MIL. ONLY	
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE							
twc	Write Cycle Time	35	-	55	_	70	_	ns
tew	Chip Enable to End-of-Write ⁽³⁾	30	T —	45		50	_	ns
taw	Address Valid to End-of-Write	30		45		50		ns
tas	Address Set-up Time ⁽³⁾	0	_	0	_	0	_	ns
twp	Write Pulse Width	25	_	40	_	50		ns
twn	Write Recovery Time	0		0	—	0	_	ns
tow	Data Valid to End-of-Write	15	-	30	-	40	_	ns
tHZ	Output High-Z Time ^(1, 2)		15	Τ=-	25	_	30	ns
tDH	Data Hold Time ⁽⁴⁾	0		0		0	_	ns
twz	Write Enable to Output in High-Z ^(1, 2)		15	<u> </u>	25		30	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0	[0	<u> </u>	0	_	ns
tswrd	SEM Flag Write to Read Time	5		5		5	_	ns
tsps	SEM Flag Contention Window	5		5		5		ns

- 1. Transition is measured ±500mV from low or high impedance voltage with the Output Test Load (Figure 2).
- This parameter is guaranteed by device characterization, but is not production tested.
 To access RAM, CE = VIL, UB or LB = VIL, SEM = VIH. To access semaphore, CE = VIH or UB & LB = VIH, and SEM = VIL. Either condition must be valid for the entire t Ew time.
- 4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW.
- 5. "X" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,5,8)




TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} , \overline{UB} , \overline{LB} CONTROLLED TIMING^(1,5)



NOTES:

- R/W or CE or UB & LB must be high during all address transitions.
- 2. A write occurs during the overlap (tEW or tWP) of a low \overline{UB} or \overline{LB} and a low \overline{CE} and a low R/\overline{W} for memory array writing cycle.
- 3. two is measured from the earlier of $\overline{\text{CE}}$ or $\overline{\text{R/W}}$ (or $\overline{\text{SEM}}$ or $\overline{\text{R/W}}$) going high to the end-of-write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the RVW low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last, CE, R/W, UB, or LB.
- 7. This parameter is guaranted by device characterization, but is not production tested. Transition is measured +/- 500mV steady state with the Output Test Load (Figure 2).
- 8. If \overline{OE} is low during R/W controlled write cycle, the write pulse width must be the larger of twp for (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If \overline{OE} is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, $\overline{CE} = VIL$, \overline{UB} or $\overline{LB} = VIL$, and $\overline{SEM} = VIH$. To access Semephore, $\overline{CE} = VIH$ or $\overline{UB} \& \overline{LB} = VIH$, and $\overline{SEM} = VIL$. tEW must be met for either condition.


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



NOTE:

1. $\overline{CE} = VIH \text{ or } \overline{UB} \& \overline{LB} = VIH \text{ for the duration of the above timing (both write and read cycle).}$

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



NOTES:

- 1. Don = Dol = VIL, $\overline{\text{CEn}} = \overline{\text{CEL}} = \text{VIH}$, or both $\overline{\text{UB}} \& \overline{\text{LB}} = \text{VIH}$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- All timing is the same for left and rift ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
 This parameter is measured from R/WA or SEMA going High to R/WB or SEMB going High.
- 4. If tsps is not satisfied, there is no guarantee which side will obtain the Semephore flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

			24X17 - ONLY		24X20 . ONLY	IDT70	24X25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	IING (M/S= H)							
tbaa	BUSY Access Time from Address Match		17	L_ -	20	<u> </u>	20	ns
tBDA	BUSY Disable Time from Address Not Matched		17		20_	_	20	ns
tBAC	BUSY Access Time from Chip Enable LOW		17		20		20	ns
tBDC	BUSY Disable Time from Chip Enable HIGH	_	17		17		17	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5		5	_	5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾		17		20		25	ns
BUSY TIM	IING (M/S = L)							
twB	BUSY Input to Write ⁽⁴⁾	0		0	_	0	_	ns
twn	Write Hold After BUSY ⁽⁵⁾	13		15		17		ns
PORT-TO	-PORT DELAY TIMING							
twoo	Write Pulse to Data Delay ⁽¹⁾	_	30		45		50	ns
todo	Write Data Valid to Read Data Delay ⁽¹⁾		25		30		35	ns

		IDT70	IDT70	24X55	IDT70 MIL.	24X70 ONLY		
Symbol	Parameter Parameter	Min.	Max.	Min.	Max.	Min.	_Max.	Unit
BUSY TIM	IING (M/S = H)							
tbaa	BUSY Access Time from Address Match		20		45		45	ns
tBDA	BUSY Disable Time from Address Not Matched		20		40		40	ns
tBAC	BUSY Access Time from Chip Enable LOW	_	20	_	40	_	40	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		20	<u> </u>	35		35	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5		5	_	5		ns
tBDD	BUSY Disable to Valid Data (3)		_ 35	_	55	l –	70	ns
BUSY TIM	IING (M/S = L)							
twB	BUSY Input to Write ⁽⁴⁾	0	_	0	I —	0		ns
twn	Write Hold After BUSY ⁽⁵⁾	25	_	25		25		ns
PORT-TO	-PORT DELAY TIMING							
twdd	Write Pulse to Data Delay ⁽¹⁾		60	_	80	_	95	ns
todo	Write Data Valid to Read Data Delay ⁽¹⁾		45	_	65	_	80	ns

NOTES:

2740 tbl 15

2. To ensure that the earlier of the two ports wins.

^{1.} Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M / S = H)" or "Timing Waveform of Write With Port-To-Port Delay (M / S = L)".


^{3.} tBDD is a calculated parameter and is the greater of 0ns, tWDD - tWP (actual) or tDDD - tDW (actual).

^{4.} To ensure that the write cycle is inhibited on port 'B' during contention with port 'A'.

^{5.} To ensure that a write cycle is completed on port 'B' after contention with port 'A'.

^{6. &}quot;X" in part numbers indicates power rating (S or L).


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY (2,5) (M/S = VIH)



NOTES:

- 1. To ensure that the earlier of the two ports wins. tAPS is ignored for $M/\overline{S} = VIL$ (SLAVE).
- $\overline{CEL} = \overline{CER} = VIL.$
- 3. OE = VIL for the reading port.
- 4. If M/S = VIL(slave) then BUSY is an input BUSY'A' = VIL and BUSY'B' = don't care, for this example.
- 5. All timing is the same for both left and right ports. Port "A" may be either the left or right Port. Port "B" is the port opposite from port "A".


TIMING WAVEFORM OF WRITE WITH BUSY




Note:

- 1. tWH must be met for both BUSY input (slave) and output (master).
- 2. Busy is asserted on port "B" Blocking R/W"B", until BUSY"B" goes High.

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ (M/ \overline{S} = H)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $TIMING^{(1)}(M/\overline{S} = H)$



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾


			IDT7024X17 COM'L ONLY		24X20 . ONLY	IDT70]	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	PT TIMING							
tas	Address Set-up Time	0	–	0		0		ns
twn	Write Recovery Time	0		0		0	_	ns
tins	Interrupt Set Time	_	15		20	_	20	ns
tinn	Interrupt Reset Time		15	T-	20	_	20	ns20

		IDT7024X35			24X55	IDT7024X70 MIL. ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	PT TIMING							
tas	Address Set-up Time	0	-	0	_	0	l —	ns
twn	Write Recovery Time	0		0		0		ns
tins	Interrupt Set Time	T	25		40		50	ns
tinn	Interrupt Reset Time	T	25		40		50	ns

NOTE:

1. "X" in part numbers indicates power rating (S or L).

WAVEFORM OF INTERRUPT TIMING(1)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- Timing depends on which enable signal (CE or RW) is asserted last.
 Timing depends on which enable signal (CE or RW) is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG(1)

	Le	ft Port				R	light Po	rt		
R/WL	CEL	ŌĒL	A11L-A0L	ĪNTL	R/WR	CER	ŌĒR	A11R-A0R	ĪNTR	Function
L	L	Х	FFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
X	X	Х	X	Х	X	L	L	FFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	FFE	X	Set Left INTL Flag
Х	L	L	FFE	H ⁽²⁾	Х	X	X	X	Х	Reset Left INTL Flag

NOTES:

- 1. Assumes $\overline{BUSY}L = \overline{BUSY}R = VIH$.
- 2. If BUSYL = VIL, then no change.
- 3. If BUSYR = VIL, then no change.

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	lnį	outs	Ou	tputs	
CEL	CER	A0L-A11L A0R-A11R	BUSYL(1)	BUSYR ⁽¹⁾	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2740 tbl 16

- Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT7024 are push pull, not open drain outputs. On slaves, the BUSY asserted input internally inhibits write.
- 2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1 7	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7024.

2740 tbl 19

FUNCTIONAL DESCRIPTION

The IDT7024 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7024 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INTL}) is asserted when the right port writes to memory location FFE (HEX), where a write is defined as the $\overline{CE} = R/\overline{W} = V_{IL}$ per the Truth Table. The left port clears the interrupt by access address location FFE access when $\overline{CER} = \overline{OER} = V_{IL}$, R/\overline{W} is a "don't care". Likewise, the right port interrupt flag (\overline{INTR}) is asserted when the left port writes to

memory location FFF (HEX) and to clear the interrupt flag ($\overline{\text{INTR}}$), the right port must access the memory location FFF. The message (16 bits) at FFE or FFF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations FFE and FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7024 RAMs.

applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7024 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7024 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7024 RAM the busy pin is an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse

can be initiated with either the R/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT7024 is an extremely fast Dual-Port 4K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT7024 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7024's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the

maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7024 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7024 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, OE, and RIW) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side

until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a

resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7024's Dual-Port RAM. Say the 4K x 16 RAM was to be divided into two 2K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 2K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 2K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 2K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT7024 Semaphore Logic

2740 drw 20

19

ORDERING INFORMATION



2740 drw 21



HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM

IDT7025S/L


FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Military: 25/35/55/70ns (max.)
 - Commercial: 17/20/25/35/55ns (max.)
- Low-power operation
 - IDT7025S
 - Active: 750mW (typ.)
 - Standby: 5mW (typ.)
 - IDT7025L
 - Active: 750mW (typ.)
 - Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT7025 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading

more than one device

- M/S = H for BUSY output flag on Master M/S = L for BUSY input on Slave
- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- · Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible, single 5V (±10%) power supply
- Available in 84-pin PGA, quad flatpack, PLCC, and 100pin Thin Quad Plastic Flatpack
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

FUNCTIONAL BLOCK DIAGRAM



DESCRIPTION:

The IDT7025 is a high-speed 8K x 16 Dual-Port Static RAM. The IDT7025 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit or more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by Chip

PIN CONFIGURATIONS

Enable (\overline{CE}) permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500μ W from a 2V battery.

The IDT7025 is packaged in a ceramic 84-pin PGA, an 84-pin quad flatpack, PLCC, and a 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.



NOTE:

^{1.} This text does not indicate orientation of the actual part- marking

	63	61	60	58	55	54	51	48	46	45	42
11	I/O7L	I/O5L	I/O4L	1/O2L	I/OoL	ŌĒL.	SEML	LBL	A11L	A10L	A7L
	66	64	62	59	56	49	50	47	44	43	40
10	I/O10L	I/O8L	I/O6L	I/O3L	I/O1L	UBL	CEL	A12L	A 9L	. A 8L	A ₅ L
	67	65	1		57	53	52			41	39
09	I/O11L	I/O9L			GND	Vcc	R/WL			A ₆ L	A4L
	69	68	1					1		38	37
80	I/O13L	I/O12L								АзL	A2L
	72	71	73						33	35	34
07	I/O15L	I/O14L	Vcc			IDT7025	5		BUSYL	AoL	ĪNTL
	75	70	74			G84-3			32	31	36
06	I/Oor	GND	GND			4-PIN PO OP VIEW			GND	M/S	A1L
	76	77	78						28	29	30
05	I/O1R	I/O2R	Vcc						Aor	ĪNTR	BUSYR
	79	80								26	27
04	I/O3R	I/O4R								A2R	A1R
	81	83	1		7	11	12	l		23	25
03	I/O5R	I/O7R			GND	GND	SEMR			A5R	Азп
	82	1	2	5	8	10	14	17	20	22	24
02	I/O6R	I/O9R	I/O10R	I/O13R	I/O15R	R/WR	ŪBR	A11R	A8R	A6R	A4R
	84	3	4	6	9	15	13	16	18	19	21
01	I/O8R	I/O11R	I/O12R	I/O14R	ŌĒR	LBR	CER	A12R	A10R	A9R	A7R
	A	В	С	D	E	F	G	Н	J	K	L
/ ndex											2683 dn

PIN NAMES

LIM IMMINES		
Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L - A12L	A0R - A12R	Address
I/O0L - I/O15L	I/O0R - I/O15R	Data Input/Output
SEML	SEMR	Semaphore Enable
ÜBL	UBR	Upper Byte Select
<u>LB</u> L	LBR	Lower Byte Select
ĪNTL	INTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
N	I/S	Master or Slave Select
V	cc	Power
G	ND	Ground

NOTES:

- 2683 tbl 01

- All Vcc pins must be connected to power supply.
 All GND pins must be connected to ground supply.
 This text does not indicate orientation of the actual part-marking.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts ⁽¹⁾			Out	outs	
CE	R/W	Œ	ŪB	ĹВ	SEM	I/O8-15	I/O0-7	Mode
Н	X	Х	Х	Χ	Н	High-Z	High-Z	Deselected:
X	Х	Х	Η	Н	Н	High-Z	High-Z	Both Bytes Deselected
L	L	Х	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	H	L	Ή	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	H	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High-Z	DATAOUT	Read Lower Byte Only
L	H	L	L	L	Н	DATAout	DATAOUT	Read Both Bytes
Х	X	Н	Х	Х	Х	High-Z	High-Z	Outputs Disabled

NOTE:

1. AoL - A12L are not equal to AOR - A12R

2683 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

		Inp	uts			Out	outs	
CE	R/W	ŌĒ	ŪB	LΒ	SEM	I/O8-15	I/O ₀₋₇	Mode
Н	Н	L	Х	Х	L.	DATAOUT	DATAOUT	Read Semaphore Flag Data Out
Х	Н	L	Н	Н	L	DATAOUT	DATAOUT	Read Semaphore Flag Data Out
Н	1	Х	Х	Х	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
X	1	Х	Н	Н	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
L	Х	Х	. L	Х	L	T -		Not Allowed
L	Х	Х	Х	L	L	_	_	Not Allowed

2683 tbl 03

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20 mA for the period over VTERM ≥ Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	OV	5.0V ± 10%

2683 thi 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2	_	6.0 ⁽²⁾	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	٧

NOTES:

1. ViL ≥ -1.5V for pulse width less than 10ns.

2683 tbl 06

2. VTERM must not exceed Vcc + 0.5V.

CAPACITANCE (TA = +25°C, f = 1.0MHz) (1)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTE:

- This parameter is determined by device characterization but is not production tested. For TQFP Package Only.
- 2. 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

6

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 10\%$)

			IDT7	IDT7025S		25L	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
llul	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, Vin = 0V to Vcc	_	10	_	5	μА
llLol	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10		5	μА
VoL	Output Low Voltage	IOL = 4mA	_	0.4	_	0.4	V
Vон	Output High Voltage	Iон = -4mA	2.4	_	2.4		V

2683 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (Vcc = $5.0V \pm 10\%$)

	_	Test				ONLY	COM'L	X20 ONLY	7025		
Symbol	Parameter	Condition	Version	n	Typ.	²⁾ Max.	Typ. ⁽²⁾	мах.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current	CE = VIL, Outputs Open SEM = VIH	MIL.	S L				_	155 155	340 280	mA
!	(Both Ports Active)	$f = fMAX^{(3)}$	сом.	S L	170 170	310 260	160 160	290 240	155 155	265 220	
ISB1	Standby Current (Both Ports — TTL	CER = CEL = VIH SEMR = SEML = VIH	MIL	S L	_	_	_	_	16 16	80 65	mA
	Level Inputs)	$f = fMAX^{(3)}$	СОМ	S L	20 20	60 50	20 20	60 50	16 16	60 50	
ISB2	Standby Current (One Port — TTL	CE"A"=VIL and CE"B"=VIH ^(5,) Active Port Outputs Open	MIL	S L	_	_	_ _	_	90 90	215 180	mA
	Level Inputs)	f = fMAX ⁽³⁾ SEMR = SEML = VIH	СОМ	S L	105 105	190 160	95 95	180 150	90 90	170 140	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL	S L	_	_	-	-	1.0 0.2	30 10	mA
	CMOS Level Inputs)	VIN ≥ VCC - 0.2V or VIN ≤ 0.2V, f = 0 ⁽⁴⁾ SEMR = SEML ≥ VCC-0.2V	СОМ	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port CE"A" ≤ 0.2 and CE"B" ≥ Vcc - 0.2V SEMR = SEML ≥ Vcc-0.2V	MIL	S L		_	_	_	85 85	200 170	mA
	, ,	VIN ≥ Vcc - 0.2V or VIN ≤ 0.2V Active Port Outputs	СОМ	S	100	170 140	90 90	155 130	85 85	145 120	
		$f = f_{MAX}^{(3)}$		_	100	140	90	130	65	120	

NOTES:

- 1. 'X' in part numbers indicates power rating (S or L)
- 2. Vcc = 5V, Ta = +25°C, and are not production tested. Icc dc = 120mA (TYP)
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/ RC, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

NOTE:

^{1.} At Vcc = 2.0V input leakages are undefined.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾(Continued) (Vcc = 5.0V ± 10%)

		Test				1X35		4X55	7024 MIL (ONLY	
Symbol	Parameter	Condition	Versio	n	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current	CE = VIL, Outputs Open SEM = VIH	MIL.	S L	150 150	300 250	150 150	300 250	140 140	300 250	mA
	(Both Ports Active)	$f = fMAX^{(3)}$	COM'L.	S L	150 150	250 210	150 150	250 210	_	1 1	
ISB1	Standby Current (Both Ports — TTL	CEL = CER = VIH SEMR = SEML = VIH	MIL.	S L	13 13	80 65	13 13	80 65	10 10	80 65	mA
	Level Inputs)	f = fmax ⁽³⁾	COM'L.	S L	13 13	60 50	13 13	60 50	_		
ISB2	Standby Current	CE"A"=VIL and CE"B"=VIH ⁽⁵⁾	MIL.	s	85	190	85	190	80	190	mΑ
ļ	(One Port — TTL	Active Port Outputs Open	\	L	85	160	85	160	80	160	İ
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S	85	155	85	155			1
		SEMR = SEML = VIH		L	85	130	85	130	l_ — [_]
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs)	VIN \geq Vcc - 0.2V or VIN \leq 0.2V, f = 0 ⁽⁴⁾ $\overline{SEMR} = \overline{SEML} \geq$ Vcc - 0.2V	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	_		
ISB4	Full Standby Current (One Port — All	CE*A" ≤ 0.2 and CE*B* ≥ Vcc - 0.2V ⁽⁵⁾	MIL.	S	80 80	175 150	80 80	175 150	75 75	175 150	mA
	CMOS Level Inputs)	SEMR = SEML ≥ Vcc - 0.2V	Ĺ								1
		Vin ≥ Vcc - 0.2V or	COM'L.	S	80	135	80	135	_	_	1
		VIN \leq 0.2V, Active Port Outputs Open, $f = f_{MAX}^{(3)}$		L	80	110	80	110		_	

NOTES:

"X" in part numbers indicates power rating (S or L)
Vcc = 5V, Ta = +25°C, and are not production tested.
At I = fwxx, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.

4. f = 0 means no address or control lines change.

5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only) $(VLC = 0.2V, VHC = VCC - 0.2V)^{(4)}$

Symbol	Parameter	Test Condition		Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V		2.0	_		V
ICCDR	Data Retention Current	CE ≥ VHC	MIL.	_	100	4000	μА
		VIN ≥ VHC or ≤ VLC	COM'L.	_	100	1500	1
tcdR ⁽³⁾	Chip Deselect to Data Retention Time	SEM ≥ VHC		0			ns
tR ⁽³⁾	Operation Recovery Time	7		tRC ⁽²⁾			ns

NOTES:


1. TA = +25°C, Vcc = 2V, and are guaranted by characterization, but are not production tested.

2. trc = Read Cycle Time

3. This parameter is guaranteed but not tested.

4. At Vcc = 2.0V input leakages are undefined.

DATA RETENTION WAVEFORM




6.16

2683 thi 11

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
	2683 thi 1






Figure 1. AC Output Test Load

Figure 2. Output Test Load (for tLZ, tHZ, tWZ, tOW)

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

			25X17 - ONLY	IDT7025X20 COM'L ONLY		IDT7025X25		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
tRC	Read Cycle Time	17	_	20	[<u>_</u>	25	_	ns
taa	Address Access Time		17		20		25	ns
tACE	Chip Enable Access Time ⁽³⁾		17.	_	20		25	ns
tabe	Byte Enable Access Time ⁽³⁾		17		20		25	ns
tAOE	Output Enable Access Time	_	10		12	_	13	ns
toн	Output Hold from Address Change	3	_	3		3	_	ns
tız	Output Low-Z Time ^(1, 2)	3	_	3	_	3	_	ns
tHZ	Output High-Z Time ^(1, 2)		10	_	12		15	ns
tPU	Chip Enable to Power Up Time ^(1,2)	0	_	0		0		ns
tPD	Chip Disable to Power Down Time ^(1,2)		17		20	_	25	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10		10		10		ns
tsaa	Semaphore Address Access Time ⁽³⁾		17		20		25	ns

		IDT70	IDT7025X35		25X55		25X70 ONLY	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
tRC	Read Cycle Time	35_		55	<u></u> _	70	<u> </u>	ns
taa	Address Access Time		35		55		70	ns
tACE	Chip Enable Access Time ⁽³⁾		35	L	_55	L	70	ns
tabe	Byte Enable Access Time ⁽³⁾		35		55		70	ns
tAOE	Output Enable Access Time		20		30		35	ns
tон	Output Hold from Address Change	3		3		3		ns
tLZ	Output Low-Z Time ^(1, 2)	3		3		3	L	ns
tHZ	Output High-Z Time ^(1, 2)		15		25		_30	ns
tPU	Chip Enable to Power Up Time ^(1,2)	0		0		0		ns
tPD	Chip Disable to Power Down Time ^(1,2)		35		50	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15		15		15		ns
tsaa	Semaphore Address Access Time ⁽³⁾		<u>3</u> 5		55	_	70	ns

NOTES:


- Transition is measured ±500mV from low or high impedance voltage with Output Test Load (Figure 2). This parameter is guaranteed by device characterazation, but is not production tested.

 To access RAM, CE = VIL, UB or LB = VIL, and SEM = VIH. To access semephore, CE = VIH or UB & LB = VIH, and SEM = VIL.

 "X" in part numbers indicates power rating (S or L).

^{*} including scope and jig.


WAVEFORM OF READ CYCLES(5)



NOTES:

- Timing depends on which signal is asserted last, OE, CE, LB, or UB.
 Timing depends on which signal is de-asserted first, CE, OE, LB, or UB.
- 3. tepp delay is required only in case where opposite port is completing a write operation to the same address location for simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tABE, tAOE, tACE, tAA or tBDD.
- SEM = VIH.

TIMING OF POWER-UP POWER-DOWN




AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾

Ī		IDT7025X17 COM'L ONLY		IDT7025X20 COM'L ONLY		IDT7025X25			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
WRITE C	YCLE								
twc .	Write Cycle Time	17		20	_	25	1	ns	
tew	Chip Enable to End-of-Write ⁽³⁾	12	_	15		20	_	ns	
taw	Address Valid to End-of-Write	12	_	15		20	T —	ns	
tas	Address Set-up Time ⁽³⁾	0	_	0	_	0	_	ns	
twp	Write Pulse Width	12		15	_	20		ns	
twn	Write Recovery Time	0	_	0		0	_	ns	
tDW	Data Valid to End-of-Write	10	_	15	<u> </u>	15		ns	
tHZ	Output High-Z Time ^(1, 2)		10		12	_	15	ns	
tDH	Data Hold Time ⁽⁴⁾	0	_	0	_	0	_	ns	
twz	Write Enable to Output in High-Z ^(1, 2)	_	10	_	12		15	ns	
tow	Output Active from End-of-Write ^(1, 2, 4)	0		0	_	0		ns	
tswrd	SEM Flag Write to Read Time	5	_	5	_	5	_	ns	
tsps	SEM Flag Contention Window	5		5	_	5	_	ns	


		IDT70	25X35	IDT70	25X55		25X70 ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
WRITE C	YCLE								
twc	Write Cycle Time	35	_	55	_	70		ns	
tEW	Chip Enable to End-of-Write ⁽³⁾	30		45		50	_	ns	
taw	Address Valid to End-of-Write	30	_	45	l —	50	T	ns	
tas	Address Set-up Time ⁽³⁾	0		0		0		ns	
twp	Write Pulse Width	25	_	40	_	50		ns	
twn	Write Recovery Time	0	_	0		0		ns	
tow	Data Valid to End-of-Write	15	_	30		40	_	ns	
tHZ	Output High-Z Time ^(1, 2)	_	15	<u> </u>	25		30	ns	
tDH	Data Hold Time ⁽⁴⁾	0		0		0		ns	
twz	Write Enable to Output in High-Z ^(1, 2)	1 -	15	T-	25		30	ns	
tow	Output Active from End-of-Write ^(1, 2, 4)	0	_	0		0		ns	
tswrd	SEM Flag Write to Read Time	5	_	5	_	5	_	ns	
tsps	SEM Flag Contention Window	5	_	5		5	<u> </u>	ns	

- 1. Transition is measured ±500mV from low or high impedance voltage with the Output Test Load (Figure 2).
- This parameter is guaranteed by device characterization, but is not production tested.
 To access RAM, CE = VIL, UB or LB = VIL, SEM = VIH. To access semaphore, CE = VIH or UB & LB = VIH, and SEM = VIL. Either condition must be
- 4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW.
- 5. "X" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,5,8)



TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE, UB, LB CONTROLLED TIMING(1,5)




NOTES:

- 1. R/W or CE or UB & LB must be High during all address transitions.
- 2. A write occurs during the overlap (TEW or tWP) of a low \overline{UB} or \overline{LB} and a low \overline{CE} and a low R/\overline{W} for memory array writing cycle.
- 3. twn is measured from the earlier of $\overline{\text{CE}}$ or $\overline{\text{R/W}}$ (or $\overline{\text{SEM}}$ or $\overline{\text{R/W}}$) going high to the end-of-write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the RW low transition, the outputs remain in the high impedance state.

 6. Timing depends on which enable signal is asserted last, CE, RW, or byte control.
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured +/- 500mV from steady state with Output
- 8. If \overrightarrow{OE} is low during R/W controlled write cycle, the write pulse width must be the larger of tWP or (tWZ + tDW) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If \overline{OE} is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP.
- 9. To access RAM, $\overrightarrow{CE} = VIL$, \overrightarrow{UB} or $\overrightarrow{LB} = VIL$, and $\overrightarrow{SEM} = VIH$. To access Semephore, $\overrightarrow{CE} = VIH$ or $\overrightarrow{UB} \& \overrightarrow{LB} = VIL$, and $\overrightarrow{SEM} = VIL$. tew must be met for either condition.


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



NOTE:

1. $\overrightarrow{CE} = VIH \text{ or } \overrightarrow{UB} \& \overrightarrow{LB} = VIH \text{ for the duration of the above timing (both write and read cycle).}$

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



NOTES:

- 1. Don = Dol = VIL, $\overline{CER} = \overline{CEL} = VIH$, or both $\overline{UB} \& \overline{LB} = VIH$.
- 2. All timing is the same for left and right port. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 3. This parameter is measured from R/W"a* or SEM"a* going High to R/W"b* or SEM"b* going High.
- 4. If tsps is not satisfied, there is no guarantee which side will obtain the semaphore flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

			025X17 L ONLY		25X20 . ONLY	IDT70	25X25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	IING (M/S= H)							
tBAA	BUSY Access Time from Address Match	-	17	_	20	—	20	ns
tBDA	BUSY Disable Time from Address Not Matched	_	17	_	20		20	ns
tBAC	BUSY Access Time from Chip Enable LOW	_	17	_	20	_	20	ns
tBDC	BUSY Disable Time from Chip Enable HIGH	- 	17	_	17		17	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	_	5	_	5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	-	17		20	T	25	ns
BUSY TIM	IING (M/S = L)							
twB	BUSY Input to Write ⁽⁴⁾	0	_	0	_	0	_	ns
twн	Write Hold After BUSY ⁽⁵⁾	13	_	15	-	17		ns
PORT-TO	-PORT DELAY TIMING						•	
twdd	Write Pulse to Data Delay ⁽¹⁾		30	_	45		50	ns
tDDD	Write Data Valid to Read Data Delay(1)	_	25		30	_	35	ns

		IDT70	25X35	IDT70	25X55		25X70 ONLY	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (M/S= H)							
tBAA	BUSY Access Time from Address Match	_	20		45	_	45	ns
tBDA	BUSY Disable Time from Address Not Matched		20	_	40		40	ns
tBAC	BUSY Access Time from Chip Enable LOW	_	20	T —	40	-	40	ns
tBDC	BUSY Disable Time from Chip Enable HIGH	T -	20	T -	35		35	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	_	5		5		ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	_	35	_	55	_	70	ns
BUSY TIM	IING (M/S = L)							
twB	BUSY Input to Write ⁽⁴⁾	0	_	0	I —	0	I —	ns
twn	Write Hold After BUSY ⁽⁵⁾	25		25		25		ns
PORT-TO	-PORT DELAY TIMING		·			·	·	
twod	Write Pulse to Data Delay ⁽¹⁾	T =	60	Γ-	80	-	95	ns
todo	Write Data Valid to Read Data Delay(1)		45		65	_	80	ns

NOTES:

^{1.} Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/S = H)" or "Timing Waveform of Write With Port-To-Port Delay (M/S = H)".

2. To ensure that the earlier of the two ports wins.


^{3.} tBDD is a calculated parameter and is the greater of Ons, tWDD - tWP (actual) or tDDD - tDW (actual).

^{4.} To ensure that the write cycle is inhibited pn Port "B" during contention with Port "A".

^{5.} To ensure that a write cycle is completed on Port "B" after contention with Port "A".

^{6. &}quot;X" in part numbers indicates power rating (S or L).


TIMING WAVEFORM OF WRITE PORT-TO-PORT READ AND BUSY(2,5) (M/S = Vih)



NOTES:

- 1. To ensure that the earlier of the two ports wins. tAPSis ignored for M/S = VIL (slave).
- 2. CEL = CER = VIL.
- 3. $\overline{OE} = VIL$ for the reading port.
- 4. If M/S = VIL (SLAVE) then BUSY is an input BUSY"A" = VIL and BUSY"B" = 'don't care'
- 5. All timing is the same for left and right ports. Port "A" may be either the left of right port. Port "B" is the opposite Port from Port "A".


TIMING WAVEFORM OF WRITE WITH BUSY




NOTES:

- 1. tWH must be met for both BUSY input (slave) output master.
- 2. Busy is asserted on port "B" Blocking R/WB, until BUSYB goes High

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ (M/ \overline{S} = H)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾($M/\overline{S} = H$)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾


			025X17 L ONLY		25X20 ONLY	IDT70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	IPT TIMING				_			
tas	Address Set-up Time	0	_	0		0		ns
twn	Write Recovery Time	0	_	0	T -	0		ns
tins	Interrupt Set Time		15		20		20	ns
tinn	Interrupt Reset Time		15	_	20		20	ns


		IDT7025X35		IDT7025X55		IDT7025X70 MIL. ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	PT TIMING							
tas	Address Set-up Time	0	_	0	_	0	I —	ns
twr	Write Recovery Time	0	_	0		0	_	ns
tins	Interrupt Set Time	_	25		40		50	ns
tinn	Interrupt Reset Time		25		40		50	ns

NOTE:

1. "X" in part numbers indicates power rating (S or L).

WAVEFORM OF INTERRUPT TIMING(1)





NOTES:

2683 drw 19

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt Flag truth table.
- 3. Timing depends on which enable signal ($\overline{\text{CE}}$ or $\overline{\text{RW}}$) is asserted last.

 4. Timing depends on which enable signal ($\overline{\text{CE}}$ or $\overline{\text{RW}}$) is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG(1)

	Left Port Right Port									
R∕W∟	CEL	<u>OE</u> L	AOL-A12L	ĪNTL	R/WR	CER	ŌĒR	Aor-A12R	ĪNTR	Function
L	L	Х	1FFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	X	Х	X	L	L	1FFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	X	L ⁽³⁾	L	L.	X	1FFE	Х	Set Left INTL Flag
Х	L	Ĺ	1FFE	H ⁽²⁾	X	X	Х	Х	Х	Reset Left INTL Flag

1. Assumes BUSYL = BUSYR = VIH.

- 2. If $\overline{BUSY}L = VIL$, then no change.
- 3. If BUSYR = VIL, then no change.

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	lng	outs	Ou	tputs	
CEL	CER	A0L-A12L A0R-A12R	BUSYL(1)	BUSYR ⁽¹⁾	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2683 tbl 18

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. BUSY are inputs when configured as a slave. BUSYx outputs on the IDT7025 are push pull, not open drain outputs. On slaves the BUSY asserted internally inhibits write.
- 2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE

2683 tbl 19

FUNCTIONAL DESCRIPTION

The IDT7025 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7025 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is asserted when the right port writes to memory location FFE (HEX), where a write is defined as the $\overline{\text{CER}} = R/\overline{\text{WR}} = V_{\text{IL}}$ per the Truth Table. The left port clears the interrupt by an address location FFE access when $\overline{\text{CEL}} = \overline{\text{OEL}} = V_{\text{IL}}$, $R/\overline{\text{WL}}$ is a "don't care". Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is asserted when the left port writes to

memory location FFF (HEX) and to clear the interrupt flag (INTR), the right port must access the memory location FFF. The message (16 bits) at FFE or FFF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all

6.16

^{1.} This table denotes a sequence of events for only one of the eight semaphores on the IDT7025.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7025 RAMs.

applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7025 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7025 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7025 RAM the busy pin is an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/\overline{W} signal or the byte enables.

Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT7025 is an extremely fast Dual-Port 8K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT7025 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7025's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources

to be allocated in varying configurations. The IDT7025 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7025 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{OE}}$, and $\overline{\text{R/W}}$) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (Athorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ($\overline{\text{SEM}}$) and output enable ($\overline{\text{OE}}$) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ($\overline{\text{SEM}}$ or $\overline{\text{OE}}$) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a

6

resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7025's Dual-Port RAM. Say the 8K x 16 RAM was to be divided into two 4K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT7025 Semaphore Logic

ORDERING INFORMATION



2683 drw 21



HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM


IDT7026S/L

FEATURES:

- · True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Military: 25/35/55ns (max.)
 - Commercial: 20/25/35/55ns (max.)
- Low-power operation
 - IDT7026S
 - Active: 750mW (typ.)
 - Standby: 5mW (typ.)
 - IDT7026L
 - Active: 750mW (typ.) Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for

multiplexed bus compatibility

- IDT7026 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master. $M/\overline{S} = L$ for \overline{BUSY} input on Slave
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single 5V (±10%) power supply
- Available in 84-pin PGA, and PLCC
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications



NOTES:

- (MASTER): BUSY is output; (SLAVE): BUSY is input.
- 2. BUSY outputs are non-tri-stated push-pull.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

MARCH 1995

DESCRIPTION:

The IDT7026 is a high-speed 16K x 16 Dual-Port Static RAM. The IDT7026 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in

memory. An automatic power down feature controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power.

The IDT7026 is packaged in a ceramic 84-pin PGA, an 84-pin quad flatpack, and PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATIONS



NOTE:

^{1.} This text does not indicate orientation of the actual part-marking.

	63	61	60	58	55	54	51	48	46	45	42
11	I/O7L	I/O5L	I/O4L	I/O2L	I/Ool.	ŌĒL	SEML	<u>LB</u> L	A12L	A11L	AsL
	66	64	62	59	56	49	50	47	44	43	40
10	I/O10L	I/O8L	I/O6L	I/O3L	I/O1L	UB L	CEL	A13L	A10L	A9L	A6L
	67	65			57	53	52		1	41	39
09	I/O11L	I/O9L			GND	Vcc	R/WL			A7L	A ₅ L
	69	68	1					J		38	37
80	I/O13L	I/O12L								A4L	Азь
	72	71	73						33	35	34
07	I/O15L	I/O14L	Vcc			IDT7026	3		BUSYL	A1L	AoL
	75	70	74			G84-3			32	31	36
06	I/Oor	GND	GND		٤	GND	м/ड	A2L			
	76	77	78						28	29	30
05	I/O1R	I/O2R	Vcc						A1R	Aor	BUSY
	79	80							L	26	27
04	I/O3R	I/O4R								Азп	A2R
	81	83	!		7	11	12]		23	25
03	I/O5R	I/O7R			GND	GND	SEMR			A6R	A4R
	82	1	2	5	8	10	14	17	20	22	24
02	I/O6R	1/O9R	I/O10R	I/O13R	I/O15R	R/WR	UBR	A12R	A9R	A7R	A5R
	84	3	4	6	9	15	13	16	18	19	21
01	I/O8R	I/O11R	I/O12R	I/O14R	ŌĒR	LBR	CER	A13R	A11R	A10R	A8R
1	Α	В	С	D	E.	F	G	Н	J	К	L
<u>/</u>											2939 drw

PIN NAMES

PIN NAMES		
Left Port	Right Port	Names
CEL.	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L - A13L	A0R - A13R	Address
I/O0L I/O15L	I/O0R - I/O15R	Data Input/Output
SEML	SEMR	Semaphore Enable
UB L	UB R	Upper Byte Select
LB _L	LBR	Lower Byte Select
BUSYL	BUSYR	Busy Flag
N	1/S	Master or Slave Select
V	'cc	Power
G	ND	Ground
		2939 tb

NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate orientation of the actual part-marking.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts ⁽¹⁾			Out	puts	
CE	R/W	<u>oe</u>	ÜB	<u>ГВ</u>	SEM	I/O8-15	I/O ₀₋₇	Mode
Н	Х	X	X	Х	Н	High-Z	High-Z	Deselected: Power-Down
Х	Х	Х	Н	Н	Н	High-Z	High-Z	Both Bytes Deselected
L	L	Х	_	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Ξ	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAout	High-Z	Read Upper Byte Only
L	Н	L	Н	Ĺ	Н	High-Z	DATAOUT	Read Lower Byte Only
L	Н	L	L	L	Н	DATAOUT	DATAOUT	Read Both Bytes
Х	Х	H	Х	Х	Х	High-Z	High-Z	Outputs Disabled

NOTE:

1. AOL — A13L ≠ AOR — A13R

2939 thi 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	Inputs		Outputs					
CE	R/W	ŌĒ	ŪB	LB	SEM	I/O8-15	I/O ₀₋₇	Mode
Н	Н	L	Х	Х	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Н	£	Х	Х	Х	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
X	4	X	Н	Н	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
L	Х	Х	L	Х	L	T -		Not Allowed
L	X	Х	Х	L	L			Not Allowed

2939 tbl 03

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Іоит	DC Output Current	50	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc		
Military	-55°C to +125°C	ov	5.0V ± 10%		
Commercial	0°C to +70°C	0V	5.0V ± 10%		

RECOMMENDED DC OPERATING CONDITIONS

2939 tbl 05

Symbol	Parameter	Min.	Тур.	Max.	Unit	
Vcc	Supply Voltage	4.5	5.0	5.5	V	
GND	Supply Voltage	0	0	0	٧	
ViH	Input High Voltage	2.2	_	6.0 ⁽²⁾	V	
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	V	

NOTE:

2939 tbl 04

1. VIL≥ -1.5V for pulse width less than 10ns.

2939 tbl 06

2. VTERM must not exceed Vcc + 0.5V.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit	
Cin	Input Capacitance	VIN = 3dv	9	pF	
Соит	Output Capacitance	Vout = 3dv	10	рF	

NOTE:

2939 tbl 07

- This parameter is determined by device characterization but is not production tested.
- 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

6.17

6

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 10\%$)

			IDT7026S		IDT7026L		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
IIul	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, Vin = 0V to Vcc		10		5	μА
lirol	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10		5	μА
Vol	Output Low Voltage	IoL = 4mA	_	0.4	_	0.4	٧
Vон	Output High Voltage	Iон = -4mA	2.4	_	2.4		V

NOTE:

1. At Vcc = 2.0V, input leakages are undefined.

2939 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (Vcc = 5.0V ± 10%)

		Test			7026 COM'L	ONLY			
Symbol	Parameter	Condition	Version	on	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current	CE = VIL, Outputs Open SEM = VIH	MIL.	S L	_		170 170	345 305	mA
	(Both Ports Active)	$f = f_{MAX}^{(3)}$	COM'L.	S L	180 180	315 275	170 170	305 265	
ISB1	Standby Current (Both Ports — TTL	CER = CEL = VIH SEMR = SEML = VIH	MIL.	S L	_		25 25	100 80	mΑ
	Level Inputs)	f = fmax ⁽³⁾	COM'L.	S L	30 30	85 60	25 25	85 60	1
ISB2	Standby Current (One Port — TTL	CE"A" = VIL and CE"B" = VIH ⁽⁵⁾ Active Port Outputs Open,	MIL.	S L			105 105	230 200	mA
	Level Inputs)	$\frac{f = f_{MAX}^{(3)}}{SEMR} = \frac{SEML}{SEML} = V_{IH}$	COM'L.	S L	115 115	210 180	105 105	200 170	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	SL	-		1.0 0.2	30 10	mA
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V$ or $VIN \le 0.2V$, $f = 0^{(4)}$ $\overline{SEMR} = \overline{SEML} \ge VCC - 0.2V$	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	CE'A' ≤ 0.2V and CE'B' ≥ Vcc - 0.2V ⁽⁵⁾ SEMR = SEML ≥ Vcc - 0.2V	MIL.	SL			100 100	200 175	mA
	omee zero, mpale,	VIN ≥ VCC - 0.2V or	COM'L.	S	110	185	100	170	1
		$ \begin{array}{l} \text{VIN} \leq 0.2 \text{V} \\ \text{Active Port Outputs Open,} \\ \text{f} = \text{fMAX}^{(3)} \end{array} $		L	110	160	100	145	

NOTES:

- 1. "X" in part numbers indicates power rating (S or L)
- 2. Vcc = 5V, TA = +25°C, and are not production tested. lccbc = 120mA (Typ.)
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1 / tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾(Continued)** (Vcc = 5.0V ± 10%)


		Test				X35	7026	X55	
Symbol	Parameter	Condition	Vers	ion	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
lcc	Dynamic Operating Current	CE = VIL, Outputs Open SEM = VIH	MIL.	S L	160 160	335 295	150 150	310 270	mA
	(Both Ports Active)	f = fMAX ⁽³⁾	COM'L.	S L	160 160	295 255	150 150	270 230	
ISB1	Standby Current (Both Ports — TTL	CEL = CER = VIH SEMR = SEML = VIH	MIL.	S L	20 20	100 80	13 13	100 80	mA
	Level Inputs)	f = fMAX ⁽³⁾	COM'L.	S L	20 20	85 60	13 13	85 60	
ISB2	Standby Current (One Port — TTL	CE"A"=VIL and CE"B"=VIH ⁽⁵⁾ Active Port Outputs Open,	MIL.	S L	95 95	215 185	85 85	195 165	mA
	Level Inputs)	$\frac{f = f_{MAX}^{(3)}}{SEMR = SEML} = V_{IH}$	COM'L.	S L	95 95	185 155	85 85	165 135	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs)	$\begin{array}{l} \text{Vin} \geq \text{Vcc} - 0.2\text{V or} \\ \text{Vin} \leq 0.2\text{V, f} = 0^{(4)} \\ \hline \text{SEMR} = \overline{\text{SEML}} \geq \text{Vcc} - 0.2\text{V} \end{array}$	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	CE'A' ≤ 0.2V and CE'B' ≥ Vcc - 0.2V ⁽⁵⁾ SEMR = SEML ≥ Vcc - 0.2V	MIL.	S L	90 90	190 165	80 80	165 140	mA
		$VIN \ge VCC - 0.2V$ or $VIN \le 0.2V$ Active Port Outputs Open, $f = fMax^{(3)}$	COM'L.	S L	90 90	160 135	80 80	135 110	mA

NOTES: 2939 tbl 10

"X" in part numbers indicates power rating (S or L)
 Vcc = 5V, TA = +25°C, and are not production tested. Icccc = 120mA (Typ.)
 At f = f_{MAX}, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/ tRC, and using "AC Test Conditions" of input levels of GND to 3V.
 f = 0 means no address or control lines change.
 Port "A" may be either left or right port. Port "B" is the opposite from port "A".

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
	2939 tbl 11






Figure 1. AC Output Load

Figure 2. Output Test Load (for tLz, tHz, twz, tow) * Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾


			26X20 . ONLY	IDT70	ļ	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CY	CLE					
trc	Read Cycle Time	20		25	· —	ns
taa	Address Access Time		20		25	ns
tACE	Chip Enable Access Time ⁽³⁾	—	20		25	ns
tabe	Byte Enable Access Time ⁽³⁾		20		25	ns
tAOE	Output Enable Access Time		12		13	ns
tон	Output Hold from Address Change	3	_	3		ns
tLZ	Output Low-Z Time ^(1, 2)	3	_	3		ns
tHZ	Output High-Z Time ^(1, 2)	_	12		15	ns
tpu	Chip Enable to Power Up Time ⁽²⁾	0	_	0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾		20		25	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10		12		ns
tsaa	Semaphore Address Access Time	_	20	_	25	ns

		IDT70	26X35	IDT70	26X55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CY	CLE					
trc	Read Cycle Time	35	_	55		ns
taa	Address Access Time		35		55	ns
tace	Chip Enable Access Time ⁽³⁾		35		55	ns
tabe	Byte Enable Access Time ⁽³⁾		35		55	ns
taoe	Output Enable Access Time		20		30	ns
ton	Output Hold from Address Change	3		3		ns
tLZ	Output Low-Z Time ^(1, 2)	3		3		ns
tHZ	Output High-Z Time ^(1, 2)	_	15	_	25	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	_	0		ns
tPD	Chip Disable to Power Down Time ⁽²⁾		35	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15		15	Γ	ns
tsaa	Semaphore Address Access Time		35		55	ns
OTES:					- 2	2939 tbl 12

- 1. Transition is measured ±200mV from low- or high-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
 3. To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL.

 2. This parameter is guaranteed by device characterization, but is not production tested.
- 4. "X" in part numbers indicates power rating (S or L).


WAVEFORM OF READ CYCLES(5)



NOTES:

- Timing depends on which signal is asserted last, OE, CE, LB, or UB.
 Timing depends on which signal is de-asserted first CE, OE, LB, or UB.
- tepp delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- Start of valid data depends on which timing becomes effective last tage, tage, tage it tage.
- SEM = VIH.

TIMING OF POWER-UP POWER-DOWN



AC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE (5)**

			7026X20 I'L ONLY	IDT70	IDT7026X05	
Symbol	Parameter	Min	Max.	Min.	Max.	Unit
WRITE C	/CLE					
twc	Write Cycle Time	20	_	25	_	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	15		20		ns
taw	Address Valid to End-of-Write	15	T -	20	I —	ns
tas	Address Set-up Time ⁽³⁾	0	1 -	0	<u> </u>	ns
twp	Write Pulse Width	15	T -	20	I —	ns
twr	Write Recovery Time	0		0		ns
tow	Data Valid to End-of-Write	15		15		ns
tHZ	Output High-Z Time ^(1, 2)		12	_	15	ns
tDH	Data Hold Time ⁽⁴⁾	0		0		ns
twz	Write Enable to Output in High-Z ^(1, 2)] —	12	-	15	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0	1=	0		ns
tswrd	SEM Flag Write to Read Time	5	1 -	5		ns
tsps	SEM Flag Contention Window	5	1 -	5	_	ns


		IDT70	26X35	IDT7026X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE C'	YCLE					
twc	Write Cycle Time	35		55		ns
tEW	Chip Enable to End-of-Write ⁽³⁾	30	T —	45		ns
taw	Address Valid to End-of-Write	30	_	45	_	ns
tas	Address Set-up Time ⁽³⁾	0	T -	0	_	ns
twp	Write Pulse Width	25	_	40	_	ns
twn	Write Recovery Time	0	T -	0	_	ns
tDW	Data Valid to End-of-Write	15	I —	30	_	ns
tHZ	Output High-Z Time ^(1, 2)		15		25	ns
tDH	Data Hold Time ⁽⁴⁾	0		0	_	ns
twz	Write Enable to Output in High-Z ^(1, 2)	_	15	_	25	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0	1 -	0	_	ns
tswrd	SEM Flag Write to Read Time	5	1 -	5	_	ns
tsps	SEM Flag Contention Window	5	T -	5	_	ns

NOTES:


- 1. Transition is measured ±200mV from low- or high-impedance voltage with Output Test Load (Figure 2).
- This parameter is guaranteed by device characterization, but is not production tested.

 To access RAM, $\overrightarrow{CE} = VIL$ and $\overrightarrow{SEM} = VIL$. To access semaphore, $\overrightarrow{CE} = VIH$ and $\overrightarrow{SEM} = VIL$. Either condition must be valid for the entire tew time.
- 4. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 5. "X" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,5,8)




TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} , \overline{UB} , \overline{LB} CONTROLLED TIMING^(1,5)




- 1. R/W or CE or UB and LB must be HIGH during all address transitions.
- A write occurs during the overlap (tew or twp) of a LOW CE and a LOW R/W for memory array writing cycle.
 twn is measured from the earlier of CE or R/W (or SEM or R/W) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM LOW transition occurs simultaneously with or after the P/W LOW transition, the outputs remain in the high-impedance state.
- 6. Timing depends on which enable signal is asserted last, $\overline{\text{CE}}$ or R/\overline{W} .
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured ± 200mV from steady state with the Output Test Load (Figure 2).
- 8. If OE is LOW during P/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during an RIW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, $\overrightarrow{CE} = V_{IL}$ and $\overrightarrow{SEM} = V_{IH}$. To access semaphore, $\overrightarrow{CE} = V_{IH}$ and $\overrightarrow{SEM} = V_{IL}$. tew must be met for either condition.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



1. $\overrightarrow{CE} = V_{IH}$ or \overrightarrow{UB} and $\overrightarrow{LB} = V_{IH}$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



- 1. Dor = Dol = VIL, $\overline{CER} = \overline{CEL} = VIH$, or both $\overline{UB} \& \overline{LB} = VIH$.
- 2. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

 3. This parameter is measured from R/W"a" or SEM"a going HIGH to R/W"b" or SEM"b going HIGH.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾


			26X20 . ONLY	IDT70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TIM	IING (M/S = H)				·	,
tBAA	BUSY Access Time from Address Match		20		20	ns
tBDA	BUSY Disable Time from Address Not Matched		20	_	20	ns
tBAC	BUSY Access Time from Chip Enable LOW		20	_	20	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		17	_	17	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	-5		5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	<u> </u>	20	_	25	ns
BUSY TIM	IING (M/ \overline{S} = L)					
twB	BUSY Input to Write ⁽⁴⁾	0		0	_	ns
twn	Write Hold After BUSY ⁽⁵⁾	15	_	17	_	ns
PORT-TO	-PORT DELAY TIMING					
twdd	Write Pulse to Data Delay ⁽¹⁾	<u> </u>	45	_	50	ns
todo	Write Data Valid to Read Data Delay ⁽¹⁾	_	30	_	35	ns

		IDT70	26X35	IDT7026X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TIM	NING (M/S= H)					
tBAA	BUSY. Access Time from Address Match	_	20		45	ns
tBDA	BUSY Disable Time from Address Not Matched		20	_	40	ns
tBAC	BUSY Access Time from Chip Enable LOW		20		40	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		20	_	35	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5		5	—	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	1 –	35	-	55	ns
BUSY TIM	NING (M/S = L)					
twB	BUSY Input to Write ⁽⁴⁾	. 0	_	0	_	ns
twn	Write Hold After BUSY ⁽⁵⁾	25	<u> </u>	25	-	ns
PORT-TO	-PORT DELAY TIMING					
twdd	Write Pulse to Data Delay ⁽¹⁾	-	60	-	80	ns
4DDD	Write Data Valid to Read Data Delay ⁽¹⁾		45		65	ns

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY (M/S = VIH)".
- 2. To ensure that the earlier of the two ports wins.
- tbdd is a calculated parameter and is the greater of 0, twdd twp (actual) or tbdd tow (actual).
 To ensure that the write cycle is inhibited on port "B" during contention on port "A".
- 5. To ensure that a write cycle is completed on port "B" after contention on port "A".
- 6. "X" in part numbers indicates power rating (S or L).

2939 drw 12

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND $\overline{BUSY}^{(2,5)}$ (M/ \overline{S} = VIH)



NOTES:


- 1. To ensure that the earlier of the two ports wins. taps is ignored for $M/\overline{S} = V_{IL}$ (SLAVE).
- 2. CEL = CER = VIL

3. $\overline{OE} = Vil.$ for the reading port.

4. If $M/\overline{S} = VIL$ (SLAVE), then \overline{BUSY} is an input ($\overline{BUSY}A^* = VIH$ and $\overline{BUSY}B^* = "don't care", for this example).$


5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

TIMING WAVEFORM OF WRITE WITH BUSY (M/S = VIL)




- 1. twn must be met for both BUSY input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes High.

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ (M/ \overline{S} = H)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $TIMING^{(1)}(M/\overline{S} = H)$



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If tAPS is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

TRUTH TABLE I — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7026.

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inp	outs	Out		
CEL	CER	A0L-A13L A0R-A13R	BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
X	Н	матсн	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2683 tbl 17

- Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT7026 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- LOW if the inputs to the opposite port were stable prior to the address and
 enable inputs of this port. HIGH if the inputs to the opposite port became
 stable after the address and enable inputs of this port. If tAPS is not met,
 either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs
 cannot be LOW simultaneously.
- Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

FUNCTIONAL DESCRIPTION

The IDT7026 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7026 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ HIGH). When a port is enabled, access to the entire memory array is permitted.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins HIGH. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port LOW.

The busy outputs on the IDT 7026 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7026 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7026 RAM the busy pin is an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = L) as shown in Figure 3.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7026 RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT7026 is an extremely fast Dual-Port 16K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard

CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\text{CE}}$, the Dual-Port RAM enable, and $\overline{\text{SEM}}$, the semaphore enable. The $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ are both HIGH.

Systems which can best use the IDT7026 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7026's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7026 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7026 in a separate memory space from the Dual-Port RAM. This

address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, OE, and R/W) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a




Figure 4. IDT7026 Semaphore Logic

one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7026's Dual-Port RAM. Say the 16K x 16 RAM was to be divided into two 8K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of

Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.


The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

ORDERING INFORMATION



2939 drw 18



HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM

IDT70261S/L

FEATURES:


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
 - -- Commercial: 20/25/35/55ns (max.)
- Low-power operation
- IDT70261S
 - Active: 750mW (typ.)
 - Standby: 5mW (typ.)
 - IDT70261L
 - Active: 750mW (typ.) Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70261 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- M/S = H for BUSY output flag on Master, M/S = L for BUSY input on Slave
- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- TTL-compatible, single 5V (±10%) power supply
- Available in 100-pin Thin Quad Plastic Flatpack

DESCRIPTION:

The IDT70261 is a high-speed 16K x 16 Dual-Port Static RAM. The IDT70261 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-

FUNCTIONAL BLOCK DIAGRAM



- 1. (MASTER): BUSY is output; (SLAVE): BUSY is input.
- 2. BUSY and INT outputs are non-tri-stated push-pull.


speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in

memory. An automatic power down feature controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power. The IDT70261 is packaged in a 100-pin TQFP.

PIN CONFIGURATIONS



DIN NAMES (1,2)

Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L A13L	A0R - A13R	Address
I/O0L - I/O15L	I/O0R - I/O15R	Data Input/Output
SEML	SEMR	Semaphore Enable
ÜBL	UB R	Upper Byte Select
LBL	LBR	Lower Byte Select
ĪNTL	ĪNTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
N	1/S	Master or Slave Select
V	cc	Power
G	ND	Ground

NOTES:

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. This text does not indicate orientation of the actual part-marking.

3039 tbl-01

6

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts ⁽¹⁾			Out	outs	
CE	R/W	ŌĒ	ŪB	ĽΒ	SEM	I/O8-15	I/O ₀₋₇	Mode
Н	Х	Х	Х	. X	Н	High-Z	High-Z	Deselected: Power-Down
X	Х	X	Н	Н	Н	High-Z	High-Z	Both Bytes Deselected
L	L	Х	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAout	High-Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High-Z	DATAout	Read Lower Byte Only
L	Н	L	L	L	Н	DATAOUT	DATAout	Read Both Bytes
Х	X	Н	Х	Х	Х	High-Z	High-Z	Outputs Disabled

NOTE:

1. AOL - A13L ≠ AOR - A13R

3039 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

		Inp	uts			Out	puts	
CE	R/W	ŌĒ	UB	LB	SEM	I/O8-15	I/O ₀₋₇	Mode
н	Н	L	, X	Х	L	DATAOUT	DATAout	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Н	£	Х	Х	Х	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
Х	₹	X	Н	Н	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
L	Х	X	L	Х	L	-	_	Not Allowed
L	Х	Х	Х	L	L	_	_	Not Allowed

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Ta	Operating Temperature	0 to +70	ပ့
TBIAS	Temperature Under Bias	-55 to +125	ů
Тѕтс	Storage Temperature	-55 to +125	ů
lout	DC Output Current	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating

conditions for extended periods may affect reliability.

 VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

3039 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

QQIIDIII	<u> </u>				
Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0_	0	0	>
Vıн	Input High Voltage	2.2		6.0 ⁽²⁾	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

NOTE:

VIL ≥ -1.5V for pulse width less than 10ns.
 VTERM must not exceed Vcc + 0.5V.

3039 tbl 06

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	Vin = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTE

- This parameter is determined by device characterization but is not production tested. TQFP package only.
- 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 10\%$)

			IDT70261S		IDT70261L			
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit	
IIul	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, Vin = 0V to Vcc	_	10	_	5	μА	
llLOI	Output Leakage Current	CE = VIH, VOUT = 0V to Vcc	_	10	_	5	μА	
Vol	Output Low Voltage	IOL = 4mA	_	0.4	_	0.4	V	
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4		V	

NOTE:

3039 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (Vcc = 5.0V ± 10%)

		Test			7026	1X20	7026	1X25	
Symbol	Parameter	Condition	Version	n	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE = ViL, Outputs Open SEM = ViH f = fmax ⁽³⁾	COM'L.	S L	180 180	315 275	170 170	305 265	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	CER = CEL = VIH SEMR = SEML = VIH f = fmax ⁽³⁾	COM'L.	S	30 30	85 60	25 25	85 60	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	CE'a' = VIL and CE'B' = VIH ⁽⁵⁾ Active Port Outputs Open, f = fMax ⁽³⁾ SEMR = SEML = VIH	COM'L.	S L	115 115	210 180	105 105	200 170	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports CEL and CER ≥ Vcc - 0.2V Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V, f = 0 ⁽⁴⁾ SEMR = SEML ≥ Vcc - 0.2V	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)		COM'L.	SL	110 110	185 160	100	170 145	mA

NOTES:

1. "X" in part numbers indicates power rating (S or L)

2. Vcc = 5V, Ta = +25°C, and are not production tested. Iccoc = 120mA (Typ.)

3. At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1 / tnc, and using "AC Test Conditions" of input levels of GND to 3V.

f = 0 means no address or control lines change.

5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

^{1.} At Vcc = 2.0V, input leakages are undefined.

DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾** (Vcc = 5.0V ± 10%)


		T			7026	1X35	7026	31X55	
Symbol	Parameter	Test Condition	Version	on	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	<u>CE</u> = VIL, Outputs Open <u>SEM</u> = VIH f = fMAX ⁽³⁾	COM'L.	S L	160 160	295 255	150 150	270 230	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	CER = CEL = VIH SEMR = SEML = VIH f = fmax ⁽³⁾	COM'L.	S L	20 20	85 60	13 13	85 60	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	CE'A' = VIL and CE'B' = VIH ⁽⁵⁾ Active Port Outputs Open, f = fMAX ⁽³⁾ SEMR = SEML = VIH	COM'L.	S L	95 95	185 155	85 85	165 135	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports $\overline{\text{CE}}$ L and $\overline{\text{CER}} \ge \text{Vcc} - 0.2\text{V}$ VIN $\ge \text{Vcc} - 0.2\text{V}$ or $\overline{\text{Vin}} \le 0.2\text{V}$, $f = 0^{(4)}$ $\overline{\text{SEMR}} = \overline{\text{SEML}} \ge \text{Vcc} - 0.2\text{V}$	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	$\begin{tabular}{ c c c c c }\hline \hline $	COM'L.	S L	90 90	160 135	90 80	135 110	mA

NOTES:

- "X" in part numbers indicates power rating (S or L)
 Vcc = 5V, TA = +25°C, and are not production tested. Icccc = 120mA (Typ.)
 At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/ tRC, and using "AC Test Conditions" of input levels of GND to 3V.
 f = 0 means no address or control lines change.
 Port "A" may be either left or right port. Port "B" is the opposite from port "A".

AC TEST CONDITIONS

GND to 3.0V
5ns Max.
1.5V
1.5V
See Figures 1 & 2






Figure 1. AC Output Load

Figure 2. Output Test Load (for tLz, tHz, twz, tow) Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾


		IDT70	IDT70261X20 IDT70261X25			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CY	CLE					
trc	Read Cycle Time	20	_	25	 	ns
taa	Address Access Time	_	20	_	25	ns
tACE	Chip Enable Access Time ⁽³⁾	I —	20	_	25	ns
tabe	Byte Enable Access Time ⁽³⁾	—	20		25	ns
tAOE	Output Enable Access Time	<u> </u>	12	_	13	ns
tон	Output Hold from Address Change	3	_	3	_	ns
tLZ	Output Low-Z Time ^(1, 2)	3		3	_	ns
tHZ	Output High-Z Time ^(1, 2)	_	12	_	15	ns
tpu	Chip Enable to Power Up Time ⁽²⁾	0		0		ns
tPD	Chip Disable to Power Down Time ⁽²⁾	T-	20		25	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10	_	12		ns
tsaa	Semaphore Address Access Time	_	20	—	25	ns

		IDT70	IDT70261X35		IDT70261X55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CY	/CLE		Min. Max. Min. Max. Unit 35 — 55 — ns — 35 — 55 ns — 35 — 55 ns — 35 — 55 ns — 20 — 30 ns 3 — 3 — ns 3 — 3 — ns — 15 — 25 ns 0 — 0 — ns — 35 — 55 ns			
tRC	Read Cycle Time	35	_	55		ns
†AA	Address Access Time		35	_	55	ns
tACE	Chip Enable Access Time ⁽³⁾	_	35	_	55	ns
tabe	Byte Enable Access Time ⁽³⁾	-	35	_	55	ns
tAOE	Output Enable Access Time		20		30	ns
toн	Output Hold from Address Change	3		3	_	ns
tLZ	Output Low-Z Time ^(1, 2)	3		3	_	ns
tHZ	Output High-Z Time ^(1, 2)		15	_	25	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0		0	_	ns
tPD	Chip Disable to Power Down Time ⁽²⁾		35	_	55	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15	_	ns
tsaa	Semaphore Address Access Time		35	_	55	ns

NOTES:

- 1. Transition is measured ±200mV from low- or high-impedance voltage with Output Test Load (Figure 2).
- This parameter is guaranteed by device characterization, but is not production tested.
 To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL.
- "X" in part numbers indicates power rating (S or L).

WAVEFORM OF READ CYCLES(5)




NOTES:

- 1. Timing depends on which signal is asserted last, \overline{OE} , \overline{CE} , \overline{UE} , or \overline{UB} .

 2. Timing depends on which signal is de-asserted first \overline{CE} , \overline{OE} , \overline{UB} , or \overline{UB} .

 3. teop delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
- 5. SEM = Vін.

TIMING OF POWER-UP POWER-DOWN



AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (5)

		IDT702	IDT70261X20 IDT70261X25			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE C	/CLE					
twc	Write Cycle Time	20		25	—	ns
tew	Chip Enable to End-of-Write ⁽³⁾	15		20		ns
taw	Address Valid to End-of-Write	15		20	<u> </u>	ns
tas	Address Set-up Time ⁽³⁾	0	_	0	_	ns
twp	Write Pulse Width	15		20		ns
twn	Write Recovery Time	0	_	0		ns
tow	Data Valid to End-of-Write	15	_	15		ns
tHZ	Output High-Z Time ^(1, 2)		12	-	15	ns
tDH	Data Hold Time ⁽⁴⁾	0		0	_	ns
twz	Write Enable to Output in High-Z ^(1, 2)	_	12		15	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0		0	_	ns
tswrd	SEM Flag Write to Read Time	5		5	_	ns
tsps	SEM Flag Contention Window	5		5		ns


		IDT70261X35				
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE C	/CLE					
twc	Write Cycle Time	35		55		ns
tew	Chip Enable to End-of-Write ⁽³⁾	30	_	45	_	ns
taw	Address Valid to End-of-Write	30	_	45	_	ns
tas	Address Set-up Time ⁽³⁾	0		0	_	ns
twp	Write Pulse Width	25		40	— T	ns
twn	Write Recovery Time	0		0	_	ns
tow	Data Valid to End-of-Write	15	_	30	_	ns
tHZ	Output High-Z Time ^(1, 2)		15		25	ns
tDH	Data Hold Time ⁽⁴⁾	0		0	_	ns
twz	Write Enable to Output in High-Z ^(1, 2)	I —	15	<u> </u>	25	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0		0	_	ns
tswrd	SEM Flag Write to Read Time	5	_	5		ns
tsps	SEM Flag Contention Window	5		5		ns

NOTES:


- 1. Transition is measured ±200mV from low- or high-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.

 3. To access RAM, $\overrightarrow{CE} = VIL$ and $\overrightarrow{SEM} = VIL$. To access semaphore, $\overrightarrow{CE} = VIH$ and $\overrightarrow{SEM} = VIL$. Either condition must be valid for the entire tew time.
- 4. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 5. "X" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,5,8)




TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} , \overline{UB} , \overline{LB} CONTROLLED TIMING^(1,5)




- 1. R/\overline{W} or \overline{CE} or \overline{UB} and \overline{LB} must be HIGH during all address transitions.
- A write occurs during the overlap (tew or twp) of a LOW \(\overline{CE}\) and a LOW R\(\overline{W}\) for memory array writing cycle.
 twn is measured from the earlier of \(\overline{CE}\) or R\(\overline{W}\) (or \(\overline{SEM}\) or R\(\overline{W}\)) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM LOW transition occurs simultaneously with or after the PVW LOW transition, the outputs remain in the high-impedance state.
- 6. Timing depends on which enable signal is asserted last, CE or R/W.
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured ± 200mV from steady state with the Output Test Load (Figure 2).
- If OE is LOW during R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during an RIW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, $\overrightarrow{CE} = V_{IL}$ and $\overrightarrow{SEM} = V_{IH}$. To access semaphore, $\overrightarrow{CE} = V_{IH}$ and $\overrightarrow{SEM} = V_{IL}$. tew must be met for either condition.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



1. $\overline{CE} = VIH \text{ or } \overline{UB} \text{ and } \overline{LB} = VIH \text{ for the duration of the above timing (both write and read cycle).}$

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



- 1. DOR = DOL = VIL, $\overline{CER} = \overline{CEL} = VIH$, or both $\overline{UB} \& \overline{LB} = VIH$.

- 2. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

 3. This parameter is measured from P/W"a* or SEM"a* going HIGH to P/W"a* or SEM"a* going HIGH.

 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

		IDT702	261X20	IDT70261X25		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (M/S = H)					
tBAA	BUSY Access Time from Address Match		20		20	ns
tBDA	BUSY Disable Time from Address Not Matched	_	20		20	ns
tBAC	BUSY Access Time from Chip Enable LOW		20	_	20	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		17		17	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5		5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾		20		25	ns
BUSY TIN	MING (M/S = L)					
twB	BUSY Input to Write ⁽⁴⁾	0	_	0	_	ns
twn	Write Hold After BUSY ⁽⁵⁾	15	_	17		ns
PORT-TO	-PORT DELAY TIMING					
twon	Write Pulse to Data Delay ⁽¹⁾		45	_	50	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	. –	30	_	30	ns

		IDT70261X35		IDT702	261X55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TIM	IING (M/S = H)					
tbaa	BUSY Access Time from Address Match	_	20		45	ns
tBDA	BUSY Disable Time from Address Not Matched		20	_	40	ns
tBAC	BUSY Access Time from Chip Enable LOW		20	_	40	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		20	_	35	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	-	5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾		35	—	55	ns
BUSY TIM	IING (M/S = L)	_		_		
twB	BUSY Input to Write ⁽⁴⁾	0	_	0	_	ns
twn	Write Hold After BUSY ⁽⁵⁾	25	_	25	_	ns
PORT-TO	-PORT DELAY TIMING					
twdd	Write Pulse to Data Delay ⁽¹⁾	_	60	_	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	_	35		55	ns

- 3039 tbl 14
- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Wave form of Write with Port-to-Port Read and BUSY (M/S = VIH)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, twbd twp (actual) or tbbd tbw (actual).
- 4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
- 5. To ensure that a write cycle is completed on port "B" after contention on port "A".6. "X" in part numbers indicates power rating (S or L).


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY (2,5) (M/S = VIH)



NOTES:

- 1. To ensure that the earlier of the two ports wins. taps is ignored for $M/\overline{S} = VIL$ (SLAVE).
- 2. CEL = CER = VIL
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. If $M/\overline{S} = V_{IL}$ (SLAVE), then \overline{BUSY} is an input $(\overline{BUSY}^*A^* = V_{IH})$ and $\overline{BUSY}^*B^* = "don't care"$, for this example).
- 5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".


TIMING WAVEFORM OF WRITE WITH BUSY (M/S = VIL)




- 1. twn must be met for both BUSY input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes High.

6

WAVEFORM OF $\overline{\text{BUSY}}$ ARBITRATION CONTROLLED BY $\overline{\text{CE}}$ TIMING⁽¹⁾ (M/ $\overline{\text{S}}$ = H)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾($M/\overline{S} = H$)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾


		IDT70	25X20	IDT70	25X25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
INTERRU	PT TIMING					
tas	Address Set-up Time	0		0		ns
twn	Write Recovery Time	0	_	0	_	ns
tins	Interrupt Set Time		20		20	ns
tinn	Interrupt Reset Time		20		20	ns
		IDT7025X35		IDT7025X55		
		ייין ועו	23833	ו ווטו	25X55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
	Parameter PT TIMING					Unit
						Unit
INTERRU	PT TIMING	Min.		Min.		
INTERRU tas	PT TIMING Address Set-up Time	Min.		Min. 0		ns

NOTE:

^{1. &}quot;X" in part numbers indicates power rating (S or L).

WAVEFORM OF INTERRUPT TIMING(1)





NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal (CE or RW) is asserted last.
 4. Timing depends on which enable signal (CE or RW) is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG(1)

	Le	ft Port				Right Port				
R/WL	CEL	OEL	A13L-A0L	ĪNTL	R/WR	CER	ŌĒR	A13R-A0R	ĪNTR	Function
L	L	Х	3FFF	Х	Х	X	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	3FFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	X	L ⁽³⁾	L	L	X	3FFE	Х	Set Left INTL Flag
X	L	L	3FFE	H ⁽²⁾	X	Х	Х	Х	Х	Reset Left INTL Flag

NOTES:

- 1. Assumes BUSYL = BUSYR =VIH.
- 2. If $\overline{BUSY}L = VIL$, then no change.
- 3. If BUSYR = VIL, then no change.

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inp	uts	Out	puts	
CEL	CER	A0L-A13L A0R-A13R	BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	Function
X	Х	NO MATCH	H	Н	Normal
Н	Х	MATCH	Н	Н	Normal
X	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2683 tbl 17

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY outputs on the IDT70261 are push-pull, not open drain outputs. On slaves the BUSY input internally inhibits writes.
- "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable
 after the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs can not be LOW
 simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1.	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70261.

2683 tbl 18

FUNCTIONAL DESCRIPTION

The IDT70261 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70261 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ HIGH). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is asserted when the right port writes to memory location 3FFE (HEX), where a write is defined as $\overline{\text{CE}} = R/\overline{\text{W}} = \text{VIL}$ per the Truth Table. The left port clears the interrupt through access of address location 3FFE when $\overline{\text{CER}} = \overline{\text{OER}} = \text{VIL}$, $R/\overline{\text{W}}$ is a "don't care". Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is asserted when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag ($\overline{\text{INTR}}$), the right port must read the memory

location 3FFF. The message (16 bits) at 3FFE or 3FFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not

desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70261 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70261 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70261 RAM the busy pin




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70261 RAMs.

is an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT70261 is an extremely fast Dual-Port 16K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either

processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT70261 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70261's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70261 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this processor then verifies its success in setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that

6.18

3039 dry 18

semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70261 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{OE}}$, and $\overline{\text{R/W}}$) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read.

Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into




Figure 4. IDT70261 Semaphore Logic

the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource. the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70261's Dual-Port RAM. Say the 16K x 16 RAM was to be divided into two 8K

x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared


resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

ORDERING INFORMATION



3039 drw 19



HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM

ADVANCED IDT7027S/L


FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
 - Military: 35/55ns (max.)
 - Commercial: 25/35/55ns (max.)
- Low-power operation
- IDT7027S
 - Active: 750mW (typ.)
 - Standby: 5mW (typ.)
- IDT7027L
 - Active: 750mW (typ.)
 - Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT7027 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- M/S = H for BUSY output flag on Master,
 M/S = L for BUSY input on Slave
- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- TTL-compatible, single 5V (±10%) power supply Available in an 108-pin PGA and a 100-pin Thin Quad Plastic Flatpack TQFP
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

DESCRIPTION:

The IDT7027 is a high-speed 32K x 16 Dual-Port Static RAM. The IDT7027 is designed to be used as a stand-alone 512K-bit Dual-Port RAM or as a combination MASTER/SLAVE



- 1. (MASTER): BUSY is output; (SLAVE): BUSY is input.
- 2. BUSY and INT outputs are non-tri-stated push-pull.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGES

APRIL 1995

Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power.

The IDT7027 is packaged in a 100-pin TQFP and a 108-pin PGA. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Clas B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN NAMES (1,2)


Left Port	Right Port	Names		
CEL	CER	Chip Enable		
R/WL	R/WR	Read/Write Enable		
ŌĒL	ŌĒR	Output Enable		
A0L - A13L	A0R - A13R	Address		
I/O0L - I/O15L	I/O0R - I/O15R	Data Input/Output		
SEML	SEMR	Semaphore Enable		
ŪBL.	ÜBR	Upper Byte Select		
LBL	LBR	Lower Byte Select		
ÎNTL	ĪNTR	Interrupt Flag		
BUSYL	BUSYR	Busy Flag		
M	/\$	Master or Slave Select		
V	cc	Power		
GI	ND .	Ground		

NOTES:

3199 tbl 01

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. This text does not indicate orientation of the actual part-marking.

ORDERING INFORMATION





HIGH-SPEED 36K (4K x 9-BIT) SYNCHRONOUS DUAL-PORT RAM

IDT7099S

FEATURES:

- · High-speed clock-to-data output times
 - Military: 20/25/30ns (max.)Commercial: 15/20/25ns (max.)
- · Low-power operation
 - IDT7099S
 - Active: 900 mW (typ.) Standby: 50 mW (typ.)
- 4K X 9 bits
- · Architecture based on Dual-Port RAM cells
 - Allows full simultaneous access from both ports
 - Independent bit/byte Read and Write inputs for control functions
- Synchronous operation
 - 4ns setup to clock, 1ns hold on all control, data, and address inputs
 - Data input, address, and control registers
 - Fast 15ns clock to data out
 - Self-timed write allows fast write cycle
 - 20ns cycle times, 50MHz operation
- · Clock enable feature
- · Guaranteed data output hold times
- · Available in 68-pin PGA, PLCC, and 80-pin TQFP
- Military product compliant to MIL-STD-883, Class B


DESCRIPTION:

The IDT7099 is a high-speed 4K x 9 bit synchronous Dual-Port RAM. The memory array is based on Dual-Port memory cells to allow simultaneous access from both ports. Registers on control, data, and address inputs provide low set-up and hold times. The timing latitude provided by this approach allow systems to be designed with very short realized cycle times. With an input data register, this device has been optimized for applications having unidirectional data flow or bi-directional data flow in bursts. Changing data direction from reading to writing normally requires one dead cycle.

Fabricated using IDT's BiCMOS high-performance technology, these Dual-Ports typically operate on only 900mW of power at maximum high-speed clock-to-data output times as fast as 15ns. An automatic power down feature, controlled by \overline{CE} , permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT7099 is packaged in a 68-pin PGA, 68-pin PLCC, and a 80-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


FUNCTIONAL BLOCK DIAGRAM



NOTE:


1. Self-timed write generator.

PIN CONFIGURATIONS



		51	50	48	46	44	42	40	38	36	
		A5L	A4L	A2L	AoL	CLKL	CLKENR	A1R	A3R	A5R	
ĺ	53	52	49	47	45	43	41	39	37	35	34
	A7L	A6L	AзL	A1L	CLKENL	CLKR	Aor	A2R	A4R	A6R	A7R
	55	54			32	33					
	A9L	AsL			A9R	A8R					
	57	56	1		30	31					
	A11L	A10L			A11R	A10R					
	59	58								28	29
	DEL OEL	BYTE OEL				IDT70	99			BIT OER	BYTE OER
ļ	61	60				G68-	1			26	27
	BYTE R/WL	Vcc				68-Pin F Top Vie	PGA w (3)			GND	GND
	63	62 DIT								24	25 BYTE
	NC	BIT R/WL								BIT R/WR	R/WR
	65	64	i							22	23
	GND	CEL								CER	NC
	67	66	1							20	21
	I/O7L	I/O8L								I/O8R	GND
	68	1	3	5	7	9	11	13	15	18	19
	I/O ₆ L	NC	Vcc	I/O3L	I/O1L	GND	I/Oor	I/O2R	Vcc	1/O6R	I/O7R
		2	4	6	8	10	12	14	16	17	
	/•	I/OsL	I/O4L	I/O2L	I/OoL	GND	I/O1R	I/O3R	1/O4R	I/O5R	3007 drw 02
Pin 1/ Designate	or A	В	С	D	E	F	G	Н	J	к	L

- 1. All VCC pins must be connected to power supply.
- 2. All ground pins must be connected to ground supply.
- This text does not indicate orientation of the actual part-marking.



NOTES:

- 1. All VCC pins must be connected to power supply.
- 2. All ground pins must be connected to ground supply.
- 3. This text does not indicate the orientaion of the actual part-marking.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

3007 tbl 02

3007 tht 03

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM ⁽³⁾	Terminal Voltage	-0.5 to VCC	-0.5 to VCC	٧
Ta	Operating Temperature	0 to +70	-55 to +125	ô
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Tstg	Storage Temperature	-55 to +125	-65 to +150	ç
lout	DC Output Current	50	50	mA

NOTES:

3007 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2		6.0 ⁽²⁾	٧
VIL	Input Low Voltage	-0.5(1)		0.8	V

NOTE:

1. $VIL \ge -1.5V$ for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 0.5V.

CAPACITANCE (TA = +25°C, F = 1.0MHz) TQFP ONLY

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
COUT	Output Capacitance	VOUT = 3dV	10	pF
NOTES: 3007				07 tbl 04

- These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($Vcc = 5.0V \pm 10\%$)

			IDT7	099S	
Symbol	Parameter	Test Condition	.Min.	Max.	Unit
Hul	Input Leakage Current (1)	Vcc = 5.5V, Vin = 0V to Vcc		10	μА
llLOI	Output Leakage Current	CE = ViH, VOUT = 0V to Vcc	_	10	μА
VoL	Output Low Voltage	IOL = 4mA		0.4	V
Voн	Output High Voltage	IoL = -4mA	2.4	_	V

3007 tbl 05

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾ (Vcc = $5V \pm 10\%$)

				IDT70	99S15	IDT70	99S20	IDT70	99S25	IDT70	99530	
				Com'	Only					Mil Only		
Symbol	Parameter	Test Conditions	Version	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic Operating	CE = VIL Outputs Open	Mil.	_	_	170	310	160	290	160	270	mA
	Current (Both Ports Active)	f = fmax ⁽¹⁾	Com'l.	180	300	170	290	160	270	_	-	
ISB1	Standby Current (Both	CEL and CER = VIH	Mil.	_	-	85	140	80	130	80	110	mA
Ports—TTL Level Inputs)	f = fmax ⁽¹⁾	Com'l.	90	140	85	130	80	110	_	-		
ISB2	Standby Current (One	CE'A' = VIL and CE'B' = VIH (3) Active Port	Mil.	_	_	150	210	140	200	140	180	mA
	Port—TTL Level Inputs)	Outputs Open, f = fmax ⁽¹⁾	Com'l.	160	210	150	200	140	180	_	_	
ISB3	Full Standby	Both Ports CER and CEL ≥ Vcc – 0.2V	Mil.		_	10	20	10	20	10	20	mA
Ports—CMOS	Ports—CMOS Level Inputs)	VIN ≥ VCC − 0.2V or VIN ≤ 0.2V, $f = 0^{(2)}$	Com'l.	10	15	10		10	_	_		
ISB4	Full Standby Current (One	CE'A'≤0.2V and CE'B '≥ Vcc -0.2V ⁽³⁾ . VIN ≥ Vcc – 0.2V or	Mil.	_	_	145	200	135	190	135	170	mA
	Port—CMOS Level Inputs)	VIN ≤ 0.2V, Active Port Outputs Open, f = fmax ⁽¹⁾	Com'l.	155	200	145	190	135	170	-	_	

NOTES:

3007 tbl 06

- 1.- At f = fmax, address and control lines (except Output Enable) are cycleing at the maximum frequency clock cycle of the 1/tCLK, using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. Vcc = 5V, TA = 25°C for Typ, and are not production tested. lcc pc = 150mA (Typ).

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2, and 3




Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGE — (READ AND WRITE CYCLE TIMING)

(Commercial: Vcc = 5V ± 10%, TA = 0°C to +70°C; Military: Vcc = 5V ± 10%, TA = -55°C to +125°C)


ŀ				Comr	nercial					Mili	tary			
	İ	709	9S15	709	99520	7099	S25	7099	7099S20 70		7099S25 7099S30			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc	Clock Cycle Time	20	_	20		25	_	20		25		30		ns
tcH	Clock High Time	6	_	8	_	10	_	8		10		12	_	ns
tCL	Clock Low Time	6	_	8	_	10	_	8	_	10	_	12	_	ns
tCD	Clock High to Output Valid		15	_	20	_	25	_	20		25	_	30	ns
ts	Registered Signal Set-up Time	4	_	5	_	6		5	_	6	_	7	_	ns
tн	Registered Signal Hold Time	1		1	_	1	_	2	_	2		2	_	ns
tDC	Data Output Hold After Clock High	3		3	_	3	_	3		3	_	3	_	ns
tckLz	Clock High to Output Low-Z(1,2)	2	_	2	_	2	_	2		2	_	2	_	ns
tckHz	Clock High to Output High-Z(1,2)	_	7	_	9	_	12	_	9	_	12	_	15	ns
toE	Output Enable to Output Valid	_	8	.· —	10	_	12		10	_	12	\Box	15	ns
toLZ	Output Enable to Output Low-Z(1,2)	0		0		0	_	0	_	0		0	_	ns
tonz	Output Disable to Output High-Z(1,2)	_	7	_	9	_	11	_	9		11	_	14	ns
tsck	Clock Enable, Disable Set-up Time	4		5	_	6	_	5	_	6	_	7		ns
tHCK	Clock Enable, Disable Hold Time	2	_	2	-	2	_	3		3	_	3	_	ns
Port-to-F	Port Delay													
tCWDD	Write Port Clock High to Read Data Delay	_	30	-	35	_	45	-	35	_	45	-	55	ns

NOTES:

- 1. Transition is measured +/-200mV from Low or High impedance voltage with the Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.

3007 101 00


TIMING WAVEFORM OF READ CYCLE, EITHER SIDE



1. Transition is measured +/-200mV from Low or High-impedance voltage with the Output Test Load (Figure 2).

3007 drw 08

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ (1,2,3)




1. CEL = CER = VIL, CLKENL = CLKENR = VIL

2. \overline{OE} = V_{IL} for the reading port, port 'B'.

3. All timing is the same for left and right ports. Ports "A" may be either the left or right port. Port "B" is opposite from port "A".

4. R/WA' was active (VIL) during the previous CLK'A', when enabled the write path.


TIMING WAVEFORM OF READ-TO-WRITE CYCLE NO. 1, \overline{CE} = VIH (1)



NOTE:

- 1. OE low throughout.
- 2. Transition is measured +/-200mV from Low or High impedance voltage with the Output Test Load (Figure 2).

TIMING WAVEFORM OF READ-TO-WRITE CYCLE NO. 2, $\overline{CE} = VIL^{(2)}$



- 1. During dead cycle, if $\overline{CE} = V_{IL}$, then invalid data will be written into array. The An+1 is rewritten on the following cycle.
- 2. OE low throughout.
- 3. Transition is measured +/-200mV from Low or High impedance voltage with the Output Test Load (Figure 2).

FUNCTIONAL DESCRIPTION

The IDT7099 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide very short set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal. An asynchronous output enable is provided to ease asynchronous bus interfacing.

The internal write pulse width is independent of the high and low periods of the clock. This allows the shortest possible realized cycle times. Clock enable inputs are provided to stall the operation of the address and data input registers without introducing clock skew for very fast interleaved memory applications.

The data inputs are gated to control on-chip noise in bussed applications. The user must guarantee that the BYTE R/\overline{W} and BIT R/\overline{W} pins are low for at least one clock cycle before any write is attempted. A high on the \overline{CE} input for one clock cycle will power down the internal circuitry to reduce static power consumption.

The device has separate bit write, byte write, bit enable, and byte enable pins to allow for independent control.

TRUTH TABLE I: READ/WRITE CONTROL(1)

	Inputs							
	Sy	/nchronous	3	Asynch	ronous	Out	puts	
CLK	CE	Byte R/W	Bit R/W	Byte OE	Bit OE	I/O0-7	1/08	Mode
£	h	h	h	Х	Х	High-Z	High-Z	Deselected, Power Down, Data I/O Disabled
£	h	1	h	Х	X	DATAIN	High-Z	Deselected, Power Down, Byte Data Input Enabled
5	h	h	I	Х	Х	High-Z	DATAIN	Deselected, Power Down, Bit Data Input Enabled
5	h	I	1	Х	Х	DATAIN	DATAIN	Deselected, Power Down, Data Input Enabled
£	I	1	h	Х	L	DATAIN	DATAout	Write Byte, Read Bit
<i>F</i>	_		h	Х	H	DATAIN	High-Z	Write Byte Only
5	. 1	h	ı	L	Х	DATAOUT	DATAIN	Read Byte, Write Bit
F		h	ı	Н	Х	High-Z	DATAIN	Write Bit Only
£	1	l	i i	Х	Х	DATAIN	DATAIN	Write Byte, Write Bit
£	1	h	h	L	L	DATAout	DATAout	Read Byte, Read Bit
£	1	h	h	Н	L	High-Z	DATAouT	Read Bit Only
£	I	h	h	L.	Н	DATAout	High-Z	Read Byte Only
£	1	h	h	Н	Н	High-Z	High-Z	Data I/O Disabled

3007 tbl 09

TRUTH TABLE II: CLOCK ENABLE FUNCTION TABLE(1)

	In	puts	Regist	er Inputs	Register Outputs		
Operating Mode	CLK	CLKEN ⁽²⁾	ADDR	DATAIN	ADDR	DATAOUT	
Load "1"	<u></u>	1	h	h	Н	Н	
Load "0"	<u></u>	1	1	1	L	L	
Hold (do nothing)	<u></u>	h	X	Х	NC	NC	
Ţ	Х	Н	X	X	NC	NC	

NOTE:

3007 tb! 10


2. CLKEN = VIL must be clocked in during Power-Up.

6.20

^{1. &#}x27;H' = High voltage level steady state, 'h' = High voltage level one set-up time prior to the low-to-high clock transition, 'L' = Low voltage level steady state "I' = Low voltage level one set-up time prior to the Low-to-High clock transition, 'X' = Don't care, 'NC' = No change

6

ORDERING INFORMATION



HIGH-SPEED 512K (64K x 8) SYNCHRONOUS DUAL-PORT RAM

ADVANCED IDT70908S/L

FEATURES:

· High-speed clock-to-data output times

Military: 35/55ns (max.)Commercial: 25/35/55ns (max.)

Low-power operation

- IDT70908S

Active: 900mW (typ.) Standby: 5mW (typ.)

- IDT70908L

Active: 900mW (typ.) Standby: 1mW (typ.)

64K X 8 bits Synchronous Operation

· Architecture based on Dual-Port RAM cells

- Allows full simultaneous access from both ports

Synchronous operation

- Data input, address, and control registers

- Fast 25ns clock to data out

- Self-timed write allows fast write cycle

- 30ns cycle times, 33MHz operation


 On-Chip counter provides burst capability for any size burst or direct address access controlled by ADS

- This part is available in a Flow-Through mode, with a Pipe-lined version available soon
- · Clock enable feature
- Chip Select Feature allows power savings by allowing control of the memory array's power usage
- Two Chip Select pins allows for either high or low activation of the memory array
- · Guaranteed data output hold times
- Available in 84-pin PGA, PLCC, and 100-pin TQFP
- · Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT70908 is a high-speed 64K x 8 bit synchronous Dual-Port RAM. The memory array is based on Dual-Port memory cells to allow simultaneous access from both ports. Registers on control, data, and address inputs provide low setup and hold times. The timing latitude provided by this approach allow systems to be designed with very short realized cycle times. With an input data register, this device has been optimized for applications having unidirectional data flow in bursts.

FUNCTIONAL BLOCK DIAGRAM




Fabricated using IDT's CMOS high-performance technology, these Dual-Ports typically operate on only 900mW of power at maximum high-speed clock-to-data output times as fast as 25ns. An automatic power down feature, controlled by $\overline{\text{CS}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70908 is packaged in a 84-pin PGA, 84-pin PLCC, and a 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN NAMES AND FUNCTIONS

Left Port	Left Port Right Port Names		Usage				
Aol - A15L	- A15L A0R - A15R Address		Separate Address and Data lines allow for parallel Address and Data use.				
I/O0L — I/O7L	oL — I/O7L I/O0R — I/O7R Data Input/Output		Data that is read and written via these lines.				
R/WL	R/W _R	Read/Write Contol	Clocked control for Reading and Writing to Memory.				
ŌĒL	OE n	Output Enable	Internally disables output, removing Data from the Bus.				
CSol CS1L CSon CS1n Chip Select Selects or "power		Chip Select	Selects or "powers up" the memory array. is active low and CS is				
			active high. The unused pin should be tied to the active mode.				
ĀDS _L	ADSL ADSR Address Input		When Low, loads the current address into the register, used to access				
			the array. When high, isolates the address bus from the register using the				
			value in the register to access the array.				
CLKL	CLKR	Clock	Clock or strobe for synchronous operation.				
SRSTL	SRSTR	Counter Reset	Sets Counter=0 in the read mode, with CS active.				
CNTENL	CNTENR	Count Advance Enable	Synchronously advances the counter when active low.				
V	cc	Power	Common Power.				
GI	ND .	Ground	Common Ground.				

ORDERING INFORMATION





HIGH-SPEED 512K (32K x 16) SYNCHRONOUS DUAL-PORT RAM

ADVANCED IDT70927S/L

FEATURES:


- · High-speed clock-to-data output times
 - Military: 35/55ns (max.)
 - Commercial: 25/35/55ns (max.)
- Low-power operation
 - IDT70927S
 - Active: 900mW (typ.) Standby: 5mW (typ.)
 - IDT70927L
 - Active: 900mW (typ.) Standby: 1mW (typ.)
- · 32K X 16 bits Synchronous Operation
- · Architecture based on Dual-Port RAM cells
 - Allows full simultaneous access from both ports
- · Synchronous operation
 - Data input, address, and control registers
 - Fast 25ns clock to data out
 - Self-timed write allows fast write cycle
 - 30ns cycle times, 33MHz operation
- On-Chip counter provides burst capability for any size burst or direct address access controlled by ADS

- This part is available in a Flow-Through mode, with a Pipe-lined version available soon
- Upper and lower byte accessability
- · Clock enable feature
- Chip Select Feature allows power savings by allowing control of the memory array's power usage
- Two Chip Select pins allows for either high or low activation of the memory array
- · Guaranteed data output hold times
- Available in 108-pin PGA and 100-pin TQFP
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT70927 is a high-speed 32K x 16 bit synchronous Dual-Port RAM. The memory array is based on Dual-Port memory cells to allow simultaneous access from both ports. Registers on control, data, and address inputs provide low setup and hold times. The timing latitude provided by this approach allow systems to be designed with very short realized cycle times. With an input data register, this device has been optimized for applications having unidirectional data flow or bidirectional data flow in bursts.

FUNCTIONAL BLOCK DIAGRAM




Fabricated using IDT's CMOS high-performance technology, these Dual-Ports typically operate on only 900mW of power at maximum high-speed clock-to-data output times as fast as 25ns. An automatic power down feature, controlled by $\overline{\text{CS}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70927 is packaged in a 108-pin PGA and a 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN NAMES AND FUNCTIONS

Left Port	Right Port	Names	Usage			
Aol — A14L	A0R A14R	Address	Separate Address and Data lines allow for parallel Address and Data use.			
I/O0L — I/O15L	I/O0R — I/O15R	Data Input/Output	Data that is read and written via these lines.			
R/WL	R/W _R	Read/Write Contol	Clocked control for Reading and Writing to Memory.			
ŌĒ.	ŌĒR	Output Enable	Internally disables output, removing Data from the Bus.			
CSol CS1L	CSor CS1R	Chip Select	Selects or "powers up" the memory array. is active low and CS is			
			active high. The unused pin should be tied to the active mode.			
ADSL	ADSR	Address Input Strobe	When Low, loads the current address into the register, used to access			
			the array. When high, isolates the address bus from the register using the			
			value in the register to access the array.			
CLKL	CLKR	Clock	Clock or strobe for synchronous operation.			
SRSTL	SRSTR	Counter Reset	Sets Counter=0 in the read mode, with CS active.			
CNTENL	CNTENR	Count Advance Enable	Synchronously advances the counter when active low.			
UB L	UBR	Upper Byte Select	Selects the high order byte at the given address.			
LBL	LBR	Lower Byte Select	Selects the Low order byte at the given address.			
Vo	cc	Power	Common Power.			
GN	ID .	Ground	Common Ground.			

ORDERING INFORMATION



6.22

HIGH-SPEED 2K X 8 FOURPORT™ STATIC RAM

FEATURES:

· High-speed access

— Military: 35/45ns (max.)

Commercial: 25/35/45ns (max.)

· Low-power operation

- IDT7052S

Active: 750mW (typ.) Standby: 10mW (typ.)

— IDT7052L

Active: 750mW (typ.) Standby: 1.5mW (typ.)

 True Four-Port memory cells which allow simultaneous reads of the same memory locations

 Fully asynchronous operation from each of the four ports: P1, P2, P3, P4

 Versatile control for write-inhibit: separate BUSY input to control write-inhibit for each of the four ports

· Battery backup operation—2V data retention

TTL-compatible; single 5V (±10%) power supply

 Available in several popular hermetic and plastic packages for both through-hole and surface mount

Military product compliant to MIL-STD-883, Class B

Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications


DESCRIPTION:

The IDT7052 is a high-speed 2K x 8 FourPort Static RAM designed to be used in systems where multiple access into a common RAM is required. This FourPort Static RAM offers increased system performance in multiprocessor systems that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.

The IDT7052 is also designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same FourPort RAM location.

The IDT7052 provides four independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location

FUNCTIONAL BLOCK DIAGRAM



The IDT logo and FourPort are trademarks of Integrated Device Technology, Inc.

2674 arw 01

6

from all ports. An automatic power down feature, controlled by $\overline{\text{CE}}$, permits the on-chip circuitry of each port to enter a very low power standby power mode.

Fabricated using IDT's CMOS high-performance technology, this four port RAM typically operates on only 750mW of power. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 50µW

from a 2V battery.


The IDT7052 is packaged in a ceramic 108-pin PGA, a plastic 132-pin quad flatpack, and a 120-pin thin quad flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATIONS

_	54	57	60	63	65	68	69	72	74	77	80	81
	R/W P3	NC	A7 P3	Æ P3	A3 P3	Ao P3	Ao P2	A3 P2	A ₆ P2	A7 P2	NC	R∕₩ P2
_	53	56	59	61	64	67	70	73	76	78	83	84
	BUSY P3	OE P3	As P3	A ₁₀ P3	A4 P3	Aı P3	Ai P2	A4 P2	A10 P2	As P2	OE P2	BUSY P2
_	50	51	55	58	62	66	71	75	79	82	86	87
	Æ P4	A1 P4	CE P3	A ₉ P3	A6 P3	A2 P3	A2 P2	A6 P2	Ae P2	CE P2	Aı P1	A2 P1
	47	49	52							85	88	90
	A ₆ P4	A ₃ P4	Ao P4							Ao P1	A3 P1	A6 P1
_	45	46	48						1	89	91	92
	A ₁₀ P4	A ₆ P4	A ₄ P4							A4 P1	A6 P1	A10 P1
	42	43	44							93	94	95
	As P4	A 7 P4	GND			7052 08-1	IDT G1			Vcc	A7 P1	As P1
_	41	40	39				۵.			98	97	96
	Ae P4	NC	CE P4		108-Pin PGA ^(1,2,3)						NC	A9 P1
_	38	37	35			View	Тор		1	102	100	99
	R/W P4	ŌĒ P4	GND							I/O ₀ P1	OE P1	R∕W P1
_	36	34	31						1	106	103	101
	BUSY P4	I/O ₇ P4	GND							GND	I/O1 P1	BUSY P1
-	33	32	28	25	21	17	12	8	4	1	105	104
	I/Os P4	I/O₅ P4	I/O₂ P4	Vcc	GND	Vcc	Vcc	GND	Vcc	I/O ₆ P1	I/O ₃ P1	1/0₂ P1
_	30	29	24	22	19	16	13	10	7	5	2	107
	I/O ₄ P4	I/Os P4	I/O7 P3	I/O₅ P3	I/Os P3	1/O ₁ P3	I/O₅ P2	I/O ₄ P2	I/O ₂ P2	I/O ₀ P2	I/O7 P1	I/O ₄ P1
	27	26	23	20	18	15	14	11	9	6	3	108
	I/O ₁	1/O ₀ P4	I/Os P3	I/O ₄ P3	I/O₂ P3	I/O ₀ P3	I/O ₇ P2	I/Os P2	I/O ₃ P2	I/O ₁ P2	NC	I/O₅ P1
	"											
	M	L	К	J	Н	G	F	E	D	С	В	Α


- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. This text does not indicate orientation of the actual part-marking.

PIN CONFIGURATIONS (CONT'D.)



- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. This text does not indicate orientation of the actual part-marking.

PIN CONFIGURATIONS (CONT'D.)



- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. This text does not indicate orientation of the actual part-marking.

PIN CONFIGURATIONS(1,2)

Symbol	Pin Name
Ao P1 - A10 P1	Address Lines - Port 1
Ao P2 - A10 P2	Address Lines – Port 2
Ao P3 – A10 P3	Address Lines - Port 3
Ao P4 – A10 P4	Address Lines - Port 4
I/O ₀ P1 – I/O ₇ P1	Data I/O Port 1
I/Oo P2 - I/O7 P2	Data I/O Port 2
I/O ₀ P3 – I/O ₇ P3	Data I/O – Port 3
I/Oo P4 - I/O7 P4	Data I/O - Port 4
R/W P1	Read/Write – Port 1
R∕W P2	Read/Write - Port 2
R∕W P3	Read/Write - Port 3
R/W P4	Read/Write Port 4
GND	Ground
CE P1	Chip Enable – Port 1
CE P2	Chip Enable – Port 2
CE P3	Chip Enable – Port 3
CE P4	Chip Enable – Port 4
OE P1	Output Enable - Port 1
OE P2	Output Enable - Port 2
OE P3	Output Enable Port 3
OE P4	Output Enable - Port 4
BUSY P1	Write Disable – Port 1
BUSY P2	Write Disable - Port 2
BUSY P3	Write Disable - Port 3
BUSY P4	Write Disable - Port 4
Vcc	Power
NOTES:	2674 tbl 0

NOTES:

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	ပ္
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ပ္
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ô
Іоит	DC Output Current	50	50	mA

NOTE:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ VCC + 0.5V.

CAPACITANCE (TQFP Package Only)

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	9	pF
Соит	Output Capacitance	Vout = 0V	10	pF

NOTE:

2674 tbl 03

- 1. This parameter is determined by device characterization but is not production tested.
- 3dV references the interpolated capacitance when the input and the output signals switch from 0V to 3V or from 3V to 0V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2674 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

		,			
Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_ ^	6.0 ⁽²⁾	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	V

NOTE:

2674 tbl 05

- 1. VIL ≥ -1.5V for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.5V.

6.23 5

ß

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ($Vcc = 5.0V \pm 10\%$)

			IDT7	052S	IDT70		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
IILII	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, Vin = 0V to Vcc		10	_	5	μА
llLol	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10		5	μА
Vol	Output Low Voltage	IOL = 4mA	_	0.4	_	0.4	V
Voн	Output High Voltage	IOH = -4mA	2.4	_	2.4		V

NOTES:

2674 tbl 06

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1, 5) (Vcc = $5.0V \pm 10\%$)

					IDT7052X25 COM'L. ONLY		NLY		IDT7052X45		
Symbol	Parameter	Condition	Version	n	Typ.(2)	Max.	Typ.(2)	Max.	Typ(2)	Max.	Unit
ICC1	Operating Power Supply Current	CE = VIL Outputs Open	MIL.	S L	_	_	150 150	360 300	150 150	-360 300	mA
	(All Ports Active)	$f = 0^{(4)}$	COM'L.	S L	150 150	300 250	150 150	300 250	150 150	300 250	
ICC2	Dynamic Operating Current	CE = VIL Outputs Open	MIL.	S L	_	_	210 180	395 330	195 170	390 325	mA
	(All Ports Active)	$f = fMAX^{(5)}$	COM'L.	S	225 195	350 305	210 180	335 290	195 170	330 285	
ISB	Standby Current (All Ports — TTL	CE = VIH f = fMAX ⁽⁵⁾	MIL.	S L	_	_	40 35	110 80	35 30	105 75	mA
	Level Inputs)		COM'L.	S L	60 50	85 70	40 35	75 60	35 30	70 55	
ISB1	Full Standby Current (All Ports — All	All Ports CE ≥ Vcc - 0.2V	MIL.	S L	_	_	1.5 .3	30 4.5	1.5 .3	30 4.5	mA
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V \text{ or } VIN \le 0.2V, f = 0^{(4)}$	COM'L.	S L	1.5 .3	15 1.5	1.5 .3	15 1.5	1.5 .3	15 1.5	

NOTES:

- 1. "X" in part number indicates power rating (S or L).
- 2. Vcc = 5V, TA = +25°C and are not production tested.
- 3. f = 0 means no address or control lines change.
- 4. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 5. For the case of one port, divide the appropriate current above by four.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

Symbol	Parameter	Test Cond	Min.	Typ. ⁽¹⁾	Max.	Unit	
VDR	Vcc for Data Retention	Vcc = 2V	Vcc = 2V			_	V
ICCDR	Data Retention Current	CE ≥ VHC	MIL.	_	25	1800	μΑ
		Vin ≥ VHC or ≤ VLC	COM'L.	_	25	600	
tcdr ⁽³⁾	Chip Deselect to Data Retention Time]		0		_	ns
tR ⁽³⁾	Operation Recovery Time			tRC ⁽²⁾			ns


NOTES:

- 1. Vcc = 2V, Ta = +25°C
- 2. tRc = Read Cycle Time
- 3. This parameter is guaranteed but not production tested.

2674 tbl 08

^{1.} At Vcc≤2.0V input leakages are undefined.

LOW Vcc DATA RETENTION WAVEFORM



AC TEST CONDITIONS Input Pulse Levels GND to 3.0V Input Rise/Fall Times 5ns Input Timing Reference Levels 1.5V Output Reference Levels 1.5V




Figure 1. Output Test Load (for tLz, tHz, twz, tow)

Figure 2. Output Test Load (for tLz, tHz, twz, tow) *Including scope and jig

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽³⁾

			52X25 nercial	IDT7052X35		IDT7052X45		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	/CLE							
tRC	Read Cycle Time	25	_	35	l –	45	_	ns
taa	Address Access Time	-	25	_	35	_	45	ns
tACE	Chip Enable Access Time	-	25	_	35	-	45	ns
tAOE	Output Enable Access Time	-	15	—	25	I —	30	ns
toн	Output Hold from Address Change	0	_	0	_	0		ns
tız	Output Low-Z Time ^(1, 2)	5	_	5	_	5		ns
tHZ	Output High-Z Time ^(1, 2)		15 .	-	15	_	20	ns
tpu	Chip Enable to Power Up Time ⁽²⁾	0		0	_	0		ns
tPD	Chip Disable to Power Down Time ⁽²⁾	-	25	_	35		45	ns

NOTES:

Output Load

2674 tbl 10


1. Transition is measured ±200mV from low or high impedance voltage with the Output Test Load (Figures 1 and 2).

See Figure 1

2674 tbl 09

- 2. This parameter is guaranteed but is not production tested.
- 3. "X" in part number indicates power rating (S or L).


TIMING WAVEFORM OF READ CYCLE NO. 1, ANY PORT(1)



NOTE:

1. $R/\overline{W} = V_{IH}$, $\overline{OE} = V_{IL}$, and $\overline{CC} = V_{IL}$

TIMING WAVEFORM OF READ CYCLE NO. 2, ANY PORT(1, 3)



NOTES:


- 1. $R/\overline{W} = V_{IH}$ for Read Cycles.
- 2. Addresses valid prior to or coincident with CE transition LOW.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE


			52X25 ONLY	IDT70	52X35	IDT7052X45		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE							
twc	Write Cycle Time	25	_	35	_	45	_	ns
tEW	Chip Enable to End-of-Write	20	_	30	_	35		ns
taw	Address Valid to End-of-Write	20	_	30	_	35	_	ns
tas	Address Set-up Time	0	_	0	_	0		ns
twp	Write Pulse Width ⁽³⁾	20	_	30		35		ns
twn	Write Recovery Time	0		0		0		ns
tDW	Data Valid to End-of-Write	15	_	20		20		ns
tHZ	Output High-Z Time ^(1, 2)		15	_	15		20	ns
tDH	Data Hold Time	0		0	_	0		ns
twz	Write Enabled to Output in High-Z ^(1, 2)		15	_	15	_	20	ns
tow	Output Active from End-of-Write ^(1, 2)	0		0	_	0		ns
twdd	Write Pulse to Data Delay(4)		45	_	55	_	65	ns
tDDD	Write Data Valid to Read Data Delay(4)	<u> </u>	35		45	_	55	ns
BUSY INF	PUT TIMING		·			·		
twB	Write to BUSY ⁽⁵⁾	0	-	0	_	0		ns
twH	Write Hold After BUSY ⁽⁶⁾	15	_	20	_	20		ns
OTES:								2674 tbl 1

- 1. Transition is measured ±200mV from low or high impedance voltage with the Output Test Load (Figure 2).
- 2. This parameter is guaranteed but is not production tested.
- 3. If \overrightarrow{OE} is LOW during a $\overrightarrow{R/W}$ controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp .Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7).
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read".
- To ensure that the write cycle is inhibited on port "A" during contention from Port "B". Port "A" may be any of the four ports and Port "B" is any other port.
- To ensure that a write cycle is completed on port "A" after contention from Port "B". Port "A" may be any of the four ports and Port "B" is any other port.
- 7. "X" in part number indicates power rating.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(5,8)




TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING^(1, 5)



- 1. R/W or CE must be HIGH during all address transitions.
- A write occurs during the overlap (tew or twr) of a low CE and a low R/W.
 twn is measured from the earlier of CE or R/W going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- Timing depends on which enable signal is asserted last, CE or R/W.
- Transition is measured ±200mV from low or high impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed but is not production tested.
- 8. If \overline{OE} is LOW during a R/ \overline{W} controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If \overline{OE} is HIGH during an R/ \overline{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, $\overline{CE} = V_{IL}$ and $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$ and $\overline{SEM} = V_{IL}$. tew must be met for either condition.


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ(1, 2, 3)



NOTES:

- 1. Assume \overline{BUSY} input = ViH and \overline{CE} = ViL for the writing port.
- 2. $\overline{OE} = V_{IL}$ for the reading ports.
- 3. All timing is the same for left and right ports. Port a may be either of the four ports and Port a is any other port.

TIMING WAVEFORM OF WRITE WITH BUSY INPUT



NOTES:

1. BUSY is aserted on Port 'B' blocking R/W'B' until BUSY 'B' goes HIGH.

FUNCTIONAL DESCRIPTION

The IDT7052 provides four ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected ($\overline{\text{CE}}$ HIGH). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ($\overline{\text{OE}}$). In the read mode, the port's $\overline{\text{OE}}$ turns on the output drivers when set LOW. READ/WRITE conditions are illustrated in the table below.


TABLE I - READ/WRITE CONTROL

	Any	Port ⁽¹)	
R/W	CE	Œ	D0-7	Function
Х	I	Х	Z	Port Deselected: Power-Down
Х	Н	X	Z	CEP1 = CEP2 = CEP3 = CEP4 =VIH Power Down Mode, ISB or ISB1
L	٦	Х	DATAIN	Data on port written into memory ^(2, 3)
Н	L	L	DATAOUT	Data in memory output on por
Х	Х	Н	Z	Outputs Disabled

NOTES:

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care, "Z "= High Impedance
- 2. If BUSY = VIL, write is blocked.
- For valid write operation, no more than one port can write to the same address location at the same time.

ORDERING INFORMATION



2674 drw 13



HIGH SPEED 64K (4K X 16 BIT) SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM™)

IDT70824S/L

FEATURES:

- 4K x 16 Sequential Access Random Access Memory (SARAM™)
 - Sequential Access from one port and standard Random Access from the other port
 - Separate upper-byte and lower-byte control of the Random Access Port
- High speed operation
 - 20ns taa for random access port
 - 20ns tcp for sequential port
 - 25ns clock cycle time
- Architecture based on Dual-Port RAM cells
- Electrostatic discharge ≥ 2001V, Class II
- Compatible with Intel BMIC and 82430 PCI Set
- Width and Depth Expandable
- Sequential side
 - Address based flags for buffer control
 - Pointer logic supports up to two internal buffers
- Battery backup operation 2V data retention
- TTL-compatible, single 5V (±10%) power supply
- Available in 80-pin TQFP and 84-pin PGA
- Military product compliant to MIL-STD-883.
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications.


DESCRIPTION:

The IDT70824 is a high-speed 4K x 16-bit Sequential Access Random Access Memory (SARAM). The SARAM offers a single-chip solution to buffer data sequentially on one port, and be accessed randomly (asynchronously) through the other port. The device has a Dual-Port RAM based architecture with a standard SRAM interface for the random (asynchronous) access port, and a clocked interface with counter sequencing for the sequential (synchronous) access port.

Fabricated using CMOS high-performance technology, this memory device typically operates on less than 900mW of power at maximum high-speed clock-to-data and Random Access. An automatic power down feature, controlled by $\overline{\text{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70824 is packaged in a 80-pin Thin Plastic Quad Flatpack (TQFP) or 84-pin Ceramic Pin Grid Array (PGA). Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



3099 dry 01


The IDT logo is a registered trademark and SARAM is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGE

©1995 Integrated Device Technology, Inc.

APRIL 1995

PIN CONFIGURATIONS



	63 DQ1	61 Vcc	60 EOB1	58 GND	55 CNTEN	54 GND	51 SSTRT2	48 SR/W	46 NC	45 GND	42 NC	11
	66 DQ2	64 NC	62 DQ0	59 EOB2	56 SOE	49 RST	50 SLD	47 SCE	44 SDQ0	43 SDQ1	40 SDQ3	10
	67 DQ3	65 GND			57 SCLK	53 GND	52 SSTRT1			41 SDQ2	39 Vcc	09
,	69 DQ4	68 Vcc							38 SDQ4	37 SDQ5	80	
	72 DQ7	71 DQ6	73 GND			T7082	4	33 SDQ8	35 SDQ7	34 GND	07	
	75 DQ9	70 DQ5	74 DQ8		G84-3 84-PIN PGA					31 SDQ10	36 SDQ6	06
	76 DQ10	77 DQ11	78 Vcc		10	OP VIE			28 SDQ12	²⁹ Vcc	30 SDQ11	05
	79 DQ12	80 DQ13								26 SDQ15	27 SDQ13	04
	81 DQ14	83 NC			7 CMD	11 Vcc	12 A 2			23 NC	25 SDQ14	03
	82 DQ15	1 GND	² ŌĒ	5 LB	8 A o	10 Vcc	14 A4	17 A 7	20 A 10	22 GND	24 GND	02
	NC NC	3 R/W	⁴ UB	6 CE	9 A1	15 A 5	13 A 3	16 A 6	18 A 8	19 A 9	21 A11	01
Pin Desig		В	С	D	E	F	G	н	J	К	L 3099	drw 03

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. This text does not indicate orientation of the actual part-marking.

6

PIN DESCRIPTIONS: RANDOM ACCESS PORT

SYMBOL	NAME	ľO	DESCRIPTION
A0-A11	Address Lines	1	Address inputs to access the 4096-word (16 bit) memory array.
DQ0-DQ15	Inputs/Outputs	1	Random access data inputs/outputs for 16-bit wide data.
띵	Chip Enable		When $\overline{\text{CE}}$ is LOW, the random access port is enabled. When $\overline{\text{CE}}$ is HIGH, the random access port is disabled into power-down mode and the DQ outputs are in the high-impedance state. All data is retained during $\overline{\text{CE}} = \text{VIH}$, unless it is altered by the sequential port. $\overline{\text{CE}}$ and $\overline{\text{CMD}}$ may not be LOW at the same time.
CMD	Control Register Enable		When $\overline{\text{CMD}}$ is LOW, Address lines A0-A2, R/W, and inputs/outputs DQ0-DQ11, are used to access the control register, the flag register, and the start and end of buffer registers. $\overline{\text{CMD}}$ and $\overline{\text{CE}}$ may not be LOW at the same time.
R/W	Read/Write Enable	_	If $\overline{\text{CE}}$ is LOW and $\overline{\text{CMD}}$ is HIGH, data is written into the array when $\overline{\text{R/W}}$ is LOW and read out of the array when $\overline{\text{R/W}}$ is HIGH. If $\overline{\text{CE}}$ is HIGH and $\overline{\text{CMD}}$ is LOW, $\overline{\text{R/W}}$ is used to access the buffer command registers. $\overline{\text{CE}}$ and $\overline{\text{CMD}}$ may not be LOW at the same time.
ŌĒ	Output Enable	1	When $\overline{\text{OE}}$ is LOW and R $\overline{\text{W}}$ is HIGH, DQ0-DQ15 outputs are enabled. When $\overline{\text{OE}}$ is HIGH, the DQ outputs are in the high-impedance state.
LB,UB	Lower Byte, Upper Byte Enables	_	When $\overline{\text{LB}}$ is LOW, DQ0-DQ7 are accessible for read and write operations. When $\overline{\text{LB}}$ is HIGH, DQ0-DQ7 are tri-stated and blocked during read and write operations. $\overline{\text{UB}}$ controls access for DQ8-DQ15 in the same manner and is asynchronous from $\overline{\text{LB}}$.
VCC	Power Supply		Seven +5V power supply pins. All Vcc pins must be connected to the same +5V VCC supply.
GND	Ground		Ten Ground pins. All Ground pins must be connected to the same Ground supply.

PIN DESCRIPTIONS: SEQUENTIAL ACCESS PORT

3099 tbl 01

3

SYMBOL	NAME	1/0	DESCRIPTION
SDQ0- SDQ15	Inputs	1/0	Sequential data inputs/outputs for 16-bit wide data.
SCLK	Clock	1	SDQo-SDQ15, SCE, SRW, and SLD are registered on the LOW-to-HIGH transition of SCLK. Also, the sequential access port address pointer increments by 1 on each LOW-to-HIGH transition of SCLK when CNTEN is LOW.
SCE	Chip Enable	1	When SCE is LOW, the sequential access port is enabled on the LOW-to-HIGH transition of SCLK. When SCE is HIGH, the sequential access port is disabled into powered-down mode on the LOW-to-HIGH transition of SCLK, and the SDQ outputs are in the high-impedance state. All data is retained, unless altered by the random access port.
CNTEN	Counter Enable	1	When CNTEN is LOW, the address pointer increments on the LOW-to-HIGH transition of SCLK.
SR/W	Read/Write Enable	1	When SR/W and SCE are LOW, a write cycle is initiated on the LOW-to-HIGH transition of SCLK. When SR/W is HIGH, and SCE and SOE are LOW, a read cycle is initiated on the LOW-to-HIGH transition of SCLK.
SLD	Address Pointer Load Control	_	When SLD is sampled LOW, there is an internal delay of one cycle before the address pointer changes. When SLD is LOW, data on the inputs SDQ0-SDQ11 is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following SLD, the address pointer changes to the address location contained in the data-in register. SSTRT1 and SSTRT2 may not be LOW while SLD is LOW or during the cycle following SLD.
SSTRT1, SSTRT2	Load Start of Address Register	_	When SSTRT1 or SSTRT2 is LOW, the start of address register #1 or #2 is loaded into the address pointer on the LOW-to-HIGH transition of SCLK. The start addresses are stored in internal registers. SSTRT1 and SSTRT2 may not be LOW while SLD is LOW or during the cycle following SLD.
EOB1, EOB2	End of Buffer Flag	0	EOB1 or EOB2 is output LOW when the address pointer is incremented to match the address stored in the end of buffer registers. The flags can be cleared by either asserting RST LOW or by writing zero into bit 0 and/or bit 1 of the control register at address 101. EOB1 and EOB2 are dependent on separate internal registers, and therefore separate match addresses.
SOE	Output Enable	I	SOE controls the data outputs and is independent of SCLK. When SOE is LOW, output buffers and the sequentially addressed data is output. When SOE is HIGH, the SDQ output bus is in the high-impedance state. SOE is asynchronous to SCLK.
RST	Reset	I	When RST is LOW, all internal registers are set to their default state, the address pointer is set to zero and the EOB1 and EOB2 flags are set HIGH. RST is asynchronous to SCLK.

Note: "I/O" is bidirectional Input and Output. "I" is Input and "O" is Output.

6.24

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ပ္
TSTG	Storage Temperature	-55 to +125	-65 to +150	ç
IOUT	DC Output Current	50	50	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

RECOMMENDED OPERATING **TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	vcc		
Military	-55°C to +125°C	0V	5.0V ± 10%		
Commercial	0°C to +70°C	0V	5.0V ± 10%		

3099 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0 ⁽²⁾	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

- 1. $V_{IL} \ge -1.5V$ for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.5V.

3099 tbl 05

CAPACITANCE (TA = $+25^{\circ}$ C, F = 1.0MHz, TQFP only)

Symbol	Parameter ⁽¹⁾	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
COUT	Output Capacitance	VOUT = 3dV	10	ρF

NOTE:

3099 tbl 06

- 1. This parameter is determined by device characterization, but is not production tested.
- 2. 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 10\%$)

			IDT70824S		IDT7	0824L	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
IILII	Input Leakage Current	VCC = Max. VIN = GND to VCC	_	5.0	_	1.0	μА
IILOI	Output Leakage Current	VCC = Max. CE and SCE = VIH VOUT = GND to VCC	_	5.0	_	1.0	μА
VOL	Output Low Voltage	IOL = 4mA, VCC = Min.	_	0.4		0.4	V
Voн	Output High Voltage	IOH = -4mA, VCC = Min.	2.4	_	2.4	_	٧

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (VCC = $5.0V \pm 10\%$)

			COMIL	70824X20 COM'L ONLY			70824		7082			
Symbol	Parameter	Condition	Version	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾ Max.		Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
ICC	Dynamic Operating Current	CE = VIL, Outputs Open, SCE = VIL ⁽⁵⁾	MIL. S L	_	_	_	_	160 160	400 340	155 155	400 340	mA
	(Both Ports Active)	f = fMAX ⁽³⁾	COM'L. S L	180 180	380 330	170 170	360 310	160 160	340 290	155 155	340 290	
ISB1	Standby Current (Both Ports - TTL Level	$\frac{\overline{SCE} \text{ and } \overline{CE} \ge VIH^{(7)}}{\overline{CMD}} = VIH$	MIL. S L	=	_	-	_	20 20	85 65	16 16	85 65	mA
	Inputs)	f = fMAX ⁽³⁾	COM'L. S L	25 25	70 50	25 25	70 50	20 20	70 50	16 16	70 50	
ISB2	Standby Current (One Port - TTL Level	CE or SCE = VIH Active Port Outputs	MIL. S	-	_	_	=	95 95	290 250	90 90	290 250	mA
	Input)	Open, f = fMAX ⁽³⁾	COM'L. S L	115 115	260 230	105 105	250 220	95 95	240 210	90 90	240 210	
ISB3	Full Standby Current (Both Ports - CMOS	Both Ports CE and SCE ≥ VCC - 0.2V ⁽⁶⁾	MIL. S		=		_	1.0 0.2	30 10	1.0 0.2	30 10	mΑ
	Level Inputs)	$VIN \ge VCC - 0.2V$ or $VIN \le 0.2V$, $f = 0^{(4)}$	COM'L. S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	One Port \overline{CE} or $\overline{SCE} \ge VCC - 0.2V^{(6,7)}$ Outputs Open	MIL. S L	_	_	_	_	90 90	260 215	85 85	260 215	mA
		(Active port), $f = f_{MAX}^{(3)}$ VIN \geq VCC - 0.2V or	COM'L. S		240	100	230	90	220	85	220	
		VIN ≤ 0.2V	L	110	200	100	190	90	180	85	180	

NOTES:

- 1. 'X' in part number indicates power rating (S or L).
- 2. Vcc = 5V, Ta = +25°C; guaranteed by device characterization but not production tested.
- 3. At f = fMAX, address, control lines (except Output Enable), and SCLK are cycling at the maximum frequency read cycle of 1/tRC.
- 4. f = 0 means no address or control lines change.
- 5. SCE may transition, but is Low (SCE=VIL) when clocked in by SCLK.
- 6. SCE may be ≤ 0.2V, after it is clocked in, since SCLK=VIH must be clocked in prior to powerdown.
- If one port is enabled (either CE or SCE = Low) then the other port is disabled (SCE or CE = High, respectively). CMOS High ≥ Vcc 0.2V and Low ≤ 0.2V, and TTL High = VIH and Low = VIL.


DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L VERSION ONLY) (VIG < 0.2V VHC > VCC - 0.2V)

Symbol	Parameter	Test Condition	n	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VCC for Data Retention	Vcc = 2V		2.0			V
ICCDR	Data Retention Current	CE = VHC	MIL.		100	4000	μА
		VIN = VHC or = VLC	COM'L.		100	1500	
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	$\overline{SCE} = VHC^{(4)}$ when S	CLK= J	0	_		ns
tR ⁽³⁾	Operation Recovery Time	CMD ≥ VHC		tRC ⁽²⁾			ns

NOTES:

- 1. $T_A = +25^{\circ}C$, $V_{CC} = 2V$; guaranteed by device characterization but not production tested.
- 2. trc = Read Cycle Time
- 3. This parameter is guaranteed by device characterization, but is not production tested.
- 4. To initiate data retention, SCE = VIH must be clocked in.

DATA RETENTION POWER DOWN/UP WAVEFORM (RANDOM AND SEQUENTIAL PORT)(1, 2)



1. SCE is synchronized to the sequential clock input.

2. CMD ≥ Vcc - 0.2V.

5y

893Ω

DATAOUT
BUSY
1NT
347Ω
347Ω
347Ω
30pF

Figure 1. AC Output Test Load

3099 drw 05





Figure 2. Output Test Load (for tCLZ, tBLZ, tOLZ, tCHZ, tBHZ,tOHZ,tWHZ, tCKHZ, and tCKLZ)
Including scope and jig.



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 & 2
	3000 thi 10

Figure 1A. Lumped Capacitance Load Typical Derating Curve

TRUTH TABLE: RANDOM ACCESS READ AND WRITE (1,2)

		Inp	uts/O	ıtputs	;			MODE
CE	CMD	R/W	ŌĒ	LB	UB	DQ0-DQ7	DQ8-DQ15	
L	Н	Н	L	L	L	DATAOUT	DATAOUT	Read both Bytes.
L	Н	Н	L	L	Н	DATAOUT	High-Z	Read lower Byte only.
L	Н	Н	١	Η	L	High-Z	DATAOUT	Read upper Byte only.
L	Н	L	H(3)	L	L	DATAIN	DATAIN	Write to both Bytes.
L	Н	L.	H(3)	L	Н	DATAIN	High-Z	Write to lower Byte only.
L	Н	L	H(3)	Н	L	High-Z	DATAIN	Write to upper Byte only.
Н	Н	Х	Х	X	X	High-Z	High-Z	Both Bytes deselected and powered down.
L	Н	Н	Н	Х	Х	High-Z	High-Z	Outputs disabled but not powered down.
L	Н	Х	Х	H	Н	High-Z	High-Z	Both Bytes deselected but not powered down.
Н	L	L	H ⁽³⁾	L ⁽⁴⁾	L ⁽⁴⁾	DATAIN	DATAIN	Write DQ0-DQ11 to the Buffer Command Register.
Н	L	Ξ	L	L(4)	L(4)	DATAOUT	DATAOUT	Read contents of the Buffer Command Register via DQ0-DQ12.

NOTE:

3099 tbl 11

- 1. H = ViH, L = ViL, X = Don't Care, and High-Z = High-impedance.
- 2. RST, SCE, CNTEN, SR/W, SLD, SSTRT1, SSTRT2, SCLK, SDQ0-SDQ15, EOB1, EOB2, and SOE are unrelated to the random access port control and operation.
- 3. If OE = VIL during write, twнz must be added to the twp or tcw write pulse width to allow the bus to float prior to being driven.
- 4. Byte operations to control register using UB and LB separately are also allowed.

TRUTH TABLE: SEQUENTIAL READ (1,2,3,4,5)

Inputs/Outputs								MODE
SCLK	SCE	CNTEN	SR/W	EOB1	EOB2	SOE	SDQ	
5	L	L	Н	LOW	LAST	L	[EOB1]	Counter Advanced Sequential Read with EOB1 reached.
1	L	Н	Н	LAST	LAST	L	[EOB1 - 1]	Non-Counter Advanced Sequential Read, without EOB1 reached.
£	L	L	Н	LAST	LOW	L	[EOB2]	Counter Advanced Sequential Read with EOB2 reached.
1	L	Н	Н	LAST	LAST	L	[EOB2 - 1]	Non-Counter Advanced Sequential Read without EOB2 reached.
£	L	L	Н	LOW	LOW	Н	HIGH-Z	Counter Advanced Sequential Non-Read with EOB1 and EOB2 reached.

NOTES:

3099 tbl 12

- H = VIH, L = VIL, X = Don't Care, High-Z = High impedance, and LOW = Vol.

 RST, SLD, SSTRT1, SSTRT2 are continuously HIGH during sequential access, other than pointer access operations. 2.
- '[X]' refers to the contents of address 'X'.
- ČÉ, ŌE, R/W, CMD, LB, UB, and DQ0-DQ15 are unrelated to the sequential port control and operation except for CMD which must not be used concurrently with the sequential port operation (due to the counter and register control). CMD should be HIGH (CMD = Viii) during sequential port access.
- 5. "LAST" refers to the previous value still being output, no change.

TRUTH TABLE: SEQUENTIAL WRITE (1,2,3,4,5,6)

			Inp	uts/Out	pùts			MODE
SCLK	SCLK SCE CNTEN SR/W EOB1 EOB2 SOE SDQ				EOB2	SOE	SDQ	
1	١	Н	L	LAST	LAST	Н	SDQIN	Non-Counter Advanced Sequential Write, without EOB1 or EOB2 reached
<i>f</i> _	L	L	L	LOW	LOW	Н	SDQIN	Counter Advanced Sequential Write with EOB1 and EOB2 reached.
1	H	Х	Х	LAST	LAST	Х	High-Z	No Write or Read due to Sequential port Deselect.

NOTES:

- 1. H = VIH, L = VIL, X = Don't Care, and High-Z = High-impedance. LOW = Vol.
- 2. RST, SLD, SSTRT1, SSTRT2 are continuously HIGH during a sequential write access, other than pointer access operations.
- 3. CE, OE, R/W, CMD, LB, UB, and DQ0-DQ15 are unrelated to the sequential port control and operation except for CMD which must not be used concurrently with the sequential port operation (due to the counter and register control). CMD should be HIGH (CMD = VIH) during sequential port access.
- 4. SOE must be HIGH (SOE=ViH) prior to write conditions only if the previous cycle is a read cycle, since the data being written must be an input at the rising edge of the clock during the cycle in which $SR/\overline{W} = VIL$.
- SDQIN refers to SDQ0-SDQ15 inputs.
- 6. "LAST" refers to the previous value still being output, no change.

3099 tbl 14

TRUTH TABLE: SEQUENTIAL ADDRESS POINTER OPERATIONS (1,2,3,4,5)

	Inp	uts/Outp	uts		
SCLK	SLD	SSTRT1	SSTRT2	SOE	MODE
5	Н	L	Н	Х	Start address for Buffer #1 loaded into Address Pointer.
F	Н	Н	L	Х	Start address for Buffer #2 loaded into Address Pointer.
F	L	Н	Н	H ⁽⁶⁾	Data on SDQ0-SDQ12 loaded into Address Pointer .

NOTES:

1. H = VIH, L = VIL, X = Don't Care, and High-Z = High-impedance.

2. RST is continuously HIGH. The conditions of SCE, CNTEN, and SR/W are unrelated to the sequential address pointer operations.


- 3. CE, OE, R/W, LB, UB, and DQo-DQ1s are unrelated to the sequential port control and operation, except for CMD which must not be used concurrently with the sequential port operation (due to the counter and register control). CMD should be HIGH (CMD = VIH) during sequential port access.
- 4. Address pointer can also change when it reaches an end of buffer address. See Flow Control Bits table.
- 5. When SLD is sampled LOW, there is an internal delay of one cycle before the address pointer changes. The state of CNTEN is ignored and the address is not incremented during the two cycles.
- 6. SOE may be LOW with SCE deselect or in the write mode using SR/W.

ADDRESS POINTER LOAD CONTROL (SLD)

In SLD mode, there is an internal delay of one cycle before the address pointer changes in the cycle following SLD. When SLD is LOW, data on the inputs SDQo-SDQ11 is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following SLD, the address pointer changes to the

address location contained in the data-in register. SSTRT1, SSTRT2 may not be low while SLD is LOW, or during the cycle following SLD. The SSTRT1 and SSTRT2 require only one clock cycle, since these addresses are pre-loaded in the registers already.

SLD MODE (1)



NOTE:

1. At SCLK edge (A), SDQ0-SDQ11 data is loaded into a data-in register. At edge (B), contents of the data-in register are loaded into the address pointer (i.e. address pointer changes). At SCLK edge (A), SSTRT1 and SSTRT2 must be high to ensure for proper sequential address pointer loading. At SCLK edge (B), SLD and SSTRT1.2 must be high to ensure for proper sequential address pointer loading. For SSTRT1 or SSTRT2, the data to be read will be ready for edge (B), while data will not be ready at edge (B) when SLD is used, but will be ready at edge (C).

SEQUENTIAL LOAD OF ADDRESS INTO POINTER/COUNTER (1)

	15	14	13	12	11 0	_
MSB	H	Η	Н	L	Address Loaded into Pointer	LSB SDQ BITS

3099 drw 09

NOTE

1. "H" = VIH and "L" = VIL for the SDQ intput state.

6

Reset (RST)

Setting RST LOW resets the control state of the SARAM. RST functions asynchronously of SCLK (i.e. not registered). The default states after a reset operation are displayed in the adjacent chart.

Register	Contents
Address Pointer	0
EOB Flags	Cleared to High state
Buffer Flow Mode	BUFFER CHAINING
Start Address Buffer #1	0 (1)
End Address Buffer #1	4095 (4K)
Start Address Buffer #2 ⁽¹⁾	Cleared (set at invalid points)
End Address Buffer #2 ⁽¹⁾	Cleared (set at invalid points)
Registered State	SCE = VIH, SR/W = VIL

Notes:

3099 tbl 15

BUFFER COMMAND MODE (CMD)

Buffer Command Mode (CMD) allows the random access port to control the state of the two buffers. Address pins Ao-A2 and I/O pins DQo-DQ11 are used to access the start of buffer and the end of buffer addresses and to set the flow control

mode of each buffer. The Buffer Command Mode also allows reading and clearing the status of the EOB flags. Seven different CMD cases are available depending on the conditions of Ao-A2 and R/W. Address bits A3-A11 and data I/O bits DQ12-DQ15 are not used during this operation.

RANDOM ACCESS PORT CMD MODE(1)

Case #	A2-A0	R∕₩	DESCRIPTIONS
1	000	0 (1)	Write (read) the start address of Buffer #1 through DQ0-DQ11.
2	001	0 (1)	Write (read) the end address of Buffer #1 through DQ0-DQ11.
3	010	0 (1)	Write (read) the start address of Buffer #2 through DQ0-DQ11.
4	011	0 (1)	Write (read) the end address of Buffer #2 through DQ0-DQ11.
5	100	0 (1)	Write (read) flow control register
6	101	0	Write only - clear EOB1 and/or EOB2 flag
7	101	1	Read only – flag status register
8	110/111	(X)	(Reserved)

NOTES:

3099 tbl 16

CASES 1 THROUGH 4: START AND END OF BUFFER REGISTER DESCRIPTION (1,2)

	15	14	13	12	11 0	
мѕв	Н	Н	Н	L	Address Loaded into Buffer	LSB DQ BITS

3099 drw 10

NOTES:

- 1. "H" = VoH for DQ in the output state and "Don't Cares" for DQ in the input state. "L" = ViL for DQ in the input state.
- 2. A write into the buffer occurs when R/W = VIL and a read when R/W = VIH. EOB1/SOB1 and EOB2/SOB2 are chosen through address A0-A2 while CMD = VIL and CE = VIH.

CASE 5: BUFFER FLOW MODES

Within the SARAM, the user can designate one of two buffer flow modes for each buffer. Each buffer flow mode defines a unique set of actions for the sequential port address pointer and EOB flags. In BUFFER CHAINING mode, after the address pointer reaches the end of the buffer, it sets the corresponding EOB flag and continues from the start address


of the other buffer. In STOP mode, the address pointer stops incrementing after it reaches the end of the buffer. There is no linear or mask mode available.

6.24 9

Start address and End of address for Buffer #2 and the Flow Control for both Buffer #1 and #2, must be programmed as described in the "Buffer Command Mode" section.

^{1.} R/W input "0(1)" indicates a write(0) or read(1) occurring with the same address input.

FLOW CONTROL REGISTER DESCRIPTION(1,2)



3099 drw 11

NOTES:

- 1. "H" = VoH for DQ in the output state and "Don't Cares" for DQ in the input state.
- 2. Writing a 0 into bit 4 releases the address pointer after it is stopped due to the STOP mode and allows sequential write operations to resume. This occurs asynchronously of SCLK, and therefore caution should be taken. The pointer will be at address EOB+2 on the next rising edge of SCLK that is enabled by CNTEN. The pointer is also released by RST, SLD, SSTRT1 and SSTRT2 operations.

FLOW CONTROL BITS(5)


Flow C	ontrol Bits	
Bit 1 & Bit 0 (Bit 3 & Bit 2)	Mode	Functional Description
00	BUFFER CHAINING	EOB1 (EOB2) is asserted (Active Low output) when the pointer matches the end address of Buffer #1 (Buffer #2). The pointer value is changed to the start address of Buffer #2 (Buffer #1). ^(1,3)
01	STOP	EOB1 (EOB2) is asserted when the pointer matches the end address of Buffer #1 (Buffer #2). The address pointer will stop incrementing when it reaches the next address (EOB address + 1), if CNTEN is Low on the next clock's rising edge. Otherwise, the address pointer will stop incrementing on EOB. Sequential write operations are inhibited after the address pointer is stopped. The pointer can be released by bit 4 of the flow control register. (1.2.4)

NOTES:

3099 tbl 17

- 1. EOB1 and EOB2 may be asserted (set) at the same time, if both end addresses have been loaded with the same value.
- 2. CMD Flow Control bits are unchanged, the count does not continue advancement.
- 3. If EOB1 and EOB2 are equal, then the pointer will jump to the start of Buffer #1.
- 4. If the counter has stopped at EOBx and was released by bit 4 of the flow control register, CNTEN must be LOW on the next rising edge of SCLK; otherwise the flow control will remain in the stop mode.
- 5. Flow Control Bit settings of '10' and '11' are reserved.
- 6. Start address and End of address for Buffer #2 and the Flow Control for both Buffer #1 and #2, must be programmed as described in the "Buffer Command Mode" section. RST conditions are not set to valid addresses.

CASES 6 AND 7: FLAG STATUS REGISTER BIT DESCRIPTION(1)



CASES 6: FLAG STATUS REGISTER WRITE CONDITIONS(1)

OMOLO OI I EMG O	THE OF THE GOOD LET WITH LE OF
Flag Status Bit 0, (Bit 1)	Functional Description
0	Clears Buffer Flag EOB1, (EOB2).
1	No change to the Buffer Flag. ⁽²⁾

NOTE:

- 1. Either bit 0 or bit 1, or both bits, may be changed simultaneously. One may be cleared while the second is left alone, or both may be cleared.
- 2. Remains as it was prior to the CMD operation, either HIGH (1) or LOW (0).

CASE 7: FLAG STATUS REGISTER READ CONDITIONS

Flag Status Bit 0, (Bit 1)	l · ·
0	EOB1 (EOB2) flag has not been set, the Pointer has not reached the End of the Buffer.
1	EOB1 (EOB2) flag has been set, the Pointer has reached the End of the Buffer.

CASES 8 AND 9: (RESERVED)

Illegal operations. All outputs will be HIGH on the DQ bus during a READ.

RANDOM ACCESS PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUDDI V VOI TAGE DANGE (2.3)

		IDT70824X20 IDT70824X25 COM'L ONLY COM'L ONLY		IDT70824X35		IDT70824X45				
Symbol	Parameter	_Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE				•					
tRC	Read Cycle Time .	20	_	25		35	_	45		ns
tAA	Address Access Time	_	20	_	25		.35		45	ns
tACE	Chip Enable Access Time	_	20		25	_	35	_	45	ns
tBE	Byte Enable Access Time		20		25	_	35	_	45	ns
tOE	Output Enable Access Time	_	10		10	T —	15	_	20	ns
tOH_	Output Hold from Address Change	3	_	3	_	3	_	3	I —	ns
tCLZ	Chip Select Low-Z Time(1)	3	_	3	_	3	_	3	_	ns
tBLZ	Byte Enable Low-Z Time(1)	3		3		3	<u> </u>	3	_	ns
tOLZ	Output Enable Low-Z Time(1)	2		2		2	_	2	_	ns
tCHZ	Chip Select High-Z Time(1)	_	10	_	12		15	_	15	ns
tBHZ	Byte Enable High-Z Time(1)	_	10	_	12		15	_	15	ns
tOHZ	Output Enable High-Z Time(1)	· —	9	_	11	-	15		15	ns
tPU	Chip Select Power-Up Time	0		0	_	0	_	0	<u> </u>	ns
tPD	Chip Select Power-Down Time		20	_	25	_	35	_	45	ns

NOTES:

- 1. Transition measured at ±200mV from steady state. This parameter is guaranteed with the AC Test Load (Figure 2) by device characterization, but is not
- "X" in part number indicates power rating (S or L).
- 3. CMD access follows standard timing listed for both read and write accesses, (CE = VIH when CMD = VIL) or (CMD = VIH when CE = VIL).

RANDOM ACCESS PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (2,4)


		IDT70824X20 COM'L ONLY		IDT70824X25 COM'L ONLY		IDT70824X35		IDT70824X45		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CY	CLE									
twc	Write Cycle Time	20	_	25	—	35	_	45	_	ns
tCW	Chip Select to End-of-Write	15	I —	20	-	25	_	30	_	ns
tAW	Address Valid to End-of-Write(3)	15	I —	20	_	25	_	30		ns
tAS	Address Set-up Time	0	<u> </u>	0	—	0	_	0		ns
tWP	Write Pulse Width(3)	13	<u> </u>	20	-	25	_	30	_	ns
tBP	Byte Enable Pulse Width ⁽³⁾	15	<u> </u>	20	-	25	_	30	_	ns
tWR	Write Recovery Time	0		0	I —	0	_	0		ns
tWHZ	Write Enable Output High-Z Time(1)	-	10	_	12		15	_	15	ns
tDW	Data Set-up Time	13		15		20	l –	25	_	ns
tDH	Data Hold Time	0	I —	0		0	_	0	_	ns
tow	Output Active from End-of-Write	3	I —	3	I —	3	_	3		ns

3099 tbl 21

- 1. Transition measured at ±200mV from steady state. This parameter is guaranteed with the AC Test Load (Figure 2) by device characterization, but is not production tested.
- 2. "X" in part number indicates power rating (S or L).
- A in part infinites invalidate power rating (6 or L).
 See is continuously HIGH, OE = Virl. If during the R/W controlled write cycle the OE is LOW, twp must be greater or equal to twnz + tow to allow the DQ drivers to turn off and on the data to be placed on the bus for the required tDW. If OE is HIGH during the R/W controlled write cycle, this requirement does not apply and the minimum write pulse is the specified tWP. For the CE controlled write cycle, OE may be LOW with no degradation to tow timing.
- 4. $\overline{\text{CMD}}$ access follows standard timing listed for both read and write accesses. ($\overline{\text{CE}} = \text{VIH}$ when $\overline{\text{CMD}} = \text{VIL}$) or ($\overline{\text{CMD}} = \text{VIH}$ when $\overline{\text{CE}} = \text{VIL}$).

6.24


WAVEFORM OF READ CYCLES: RANDOM ACCESS PORT(1,2,3,4,5)



NOTES:

- 1. R/W is HIGH for Read cycle.
- 2. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW; otherwise t AA is the limiting parameter.


WAVEFORM OF READ CYCLES: BUFFER COMMAND MODE




NOTES:

1. $\overline{CE} = V_{IH}$ when $\overline{CMD} = V_{IL}$.

WAVEFORM OF WRITE CYCLE NO.1 (R/W CONTROLLED TIMING) RANDOM ACCESS PORT(1,6)



WAVEFORM OF WRITE CYCLE NO.2 (CE, LB, AND/OR UB CONTROLLED TIMING) RANDOM ACCESS PORT(1,6,7)



- 1. R/M, CE, or LB and UB must be inactive during all address transitions.
 2. A write occurs during the overlap of R/W = VIL, CE = VIL and LB = VIL and/or UB = VIL.
- 3. twn is measured from the earlier of \overline{CE} (and \overline{LB} and/or \overline{UB}) or R/W going HIGH to the end of the write cycle.
- 4. During this period, DQ pins are in the output state and the input signals must not be applied.
 5. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
- OE is continuously HIGH, OE = VIH. If during the RIV controlled write cycle the OE is LOW, two must be greater or equal to twiz + tow to allow the DQ drivers to turn off and on the data to be placed on the bus for the required tDW. If OE is HIGH during the RIV controlled write cycle, this requirement does not apply and the minimum write pulse is the specified tWP. For the CE controlled write cycle, OE may be LOW with no degregation to tow timing.
- 7. DQout is never enabled, therefore the output is in High-Z state during the entire write cycle.
- 8. CMD access follows the standard CE access described above. If CMD = ViL, then CE must = ViH or, when CE = ViL, CMD must = ViH.

SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽²⁾

			OT70824X20 IDT70824X25 OM'L ONLY COM'L ONLY		IDT70824X35		IDT70824X45			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	CLE									
tCYC	Sequential Clock Cycle Time	25		30	_	40	-	50	_	ns
tCH	Clock Pulse HIGH	12		12		15		18		ns
tCL	Clock Pulse LOW	12	_	12	_	15	_	18	_	ns
tES	Count Enable and Address Pointer Set-up Time	5	_	5		6	_	6	_	ns
tEH	Count Enable and Address Pointer Hold Time	2		2	T-	2		2	_	ns
tSOE	Output Enable to Data Valid	_	8	-	10	_	15		20	ns
tOLZ	Output Enable Low-Z Time(1)	2		2	_	2		2	_	ns
tOHZ	Output Enable High-Z Time(1)		9		11		15	_	15	ns
tCD	Clock to Valid Data		20	<u> </u>	25		35		45	ns
tCKHZ	Clock High-Z Time ⁽¹⁾	_	12	Γ-	14		17	=	20	ns
tCKLZ	Clock Low-Z Time(1)	3	_	3	_	3	_	3	_	ns
tEB	Clock to EOB	13		Ţ -	15	_	18		23	ns

NOTES:

SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽¹⁾

		IDT70824X20 COM'L ONLY		IDT70824X25 COM'L ONLY		IDT70824X35		IDT70824X45		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CY	CLE									
tCYC	Sequential Clock Cycle Time	25	_	30		40	_	50		ns
tFS	Flow Restart Time	_	13		15	_	20		20	ns
tws	Chip Select and Read/Write Set-up Time	5		5	_	6	_	6	_	ns
tWH	Chip Select and Read/Write Hold Time	2		2	_	2	_	2	_	ns
tDS	Input Data Set-up Time	5		5	_	6	_	6		ns
tDH	Input Data Hold Time	2	_	2	-	2	_	2		ns

NOTE:

Transition measured at ±200mV from steady state. This parameter is guaranteed with the AC Test Load (Figure 2) by device characterization, but is not
production tested.

^{2. &}quot;X" in part numbers indicates power rating (S or L).

^{1. &}quot;X" in part numbers indicates power rating (S or L).

6

SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SURBLY VOLTAGE(1)


OVER I	HE OPERATING TEMPERATE	JUE WIAD	SUFF	LIV	LIAGE	•``				
		IDT70824X20		IDT70824X25		IDT70824X35		IDT70824X45		
		COMI	ONLY	COM'L ONLY		1				1 1
Symbol	Symbol Parameter		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
RESET C	CYCLE									
tRSPW	Reset Pulse Width	13		15		20		20	_	ns
tWERS	Write Enable HIGH to Reset HIGH	10		10	-	10	<u> </u>	10	_	ns
tRSRC	Reset HIGH to Write Enable LOW	10	_	10	_	10	_	10		ns
tRSFV	Reset HIGH to Flag Valid	15		20	1 = -	25		25		ns

NOTE:

1. "X" in part numbers indicates power rating (S or L).

3099 tbl 24


SEQUENTIAL PORT: WRITE, POINTER LOAD NON-INCREMENTING READ



NOTE:

See notes in Figure "Sequential Port: Write, Pointer Load, Burst Read".


SEQUENTIAL PORT: WRITE, POINTER LOAD, BURST READ



NOTES:

- 1. If $\overline{SLD} = V_{IL}$, then address will be clocked in on the SCLK's rising edge.
- 2. If CNTEN = VIH for the SCLK's rising edge, the internal address counter will not advance.
 3. Pointer is not incremented on cycle immediately following SLD even if CNTEN is LOW.


READ STRT/EOB FLAG TIMING - SEQUENTIAL PORT




NOTES:

See notes in Figure "STRT/EOB Sequential Port Write Cycle".

WAVEFORM OF WRITE CYCLES: SEQUENTIAL PORT



WAVEFORM OF BURST WRITE CYCLES: SEQUENTIAL PORT




NOTES:

- 1. If SLD = VIL, then address will be clocked in on the SCLK's rising edge.
- 2. If CNTEN = VIH for the SCLK's rising edge, the internal address counter will not advance.
- 3. Pointer is not incrementing on cycle immediately following SLD even if CNTEN is Low.

 4. If SR/W = VIL, data would be written to D0 again since CNTEN = VIH.
- 5. SOE = VIL makes no difference at this point since the SRW = VIL disables the output until SRW = VIH is clocked in on the next rising clock edge.


WAVEFORM OF WRITE CYCLES: SEQUENTIAL PORT (STRT/EOB FLAG TIMING)




NOTES: (Also used in Figure "Read STRT/EOB Flag Timing")

- 1. If SSTRT1 or SSTRT2 = VIL, then address will be clocked in on the SCLK's rising edge.
- 2. If CNTEN = VIH for the SCLK's rising edge, the internal address counter will not advance.
- 3. SOE will control the output and should be High on Power-Up. If SCE = VIL and is clocked in while SR/W = VIH, the data addressed will be read out within that cycle. If SCE = VIL and is clocked in while SR/W = VIL, the data addressed will be written to if the last cycle was a Read. SOE may be used to control the bus contention and permit a Write on this cycle.
- 4. Unlike SLD case, CNTEN is not disabled on cycle immediately following SSTRT.
- 5. If $SR/\overline{W} = VIL$, data would be written to D0 again since $\overline{CNTEN} = VIH$.
- 6. SOE = VIL makes no difference at this point since the SR/W = VIL disables the output until SR/W = VIH is clocked in on the next rising clock edge.

RANDOM ACCESS PORT - RESET TIMING




RANDOM ACCESS PORT RESTART TIMING OF SEQUENTIAL PORT (1)



- 1. The sequential port is in the STOP mode and is being restarted from the random port by the Bit 4 Counter Release (see Case 5).
- 2. "0" is written to Bit 4 from the random port at address [A2 A0] = 100, when $\overline{\text{CMD}} = \text{VII}$, and $\overline{\text{CE}} = \text{VIII}$. The device is in the Buffer Command Mode (see Case 5).
- 3. CLR is an internal signal only and is shown for reference only.

ORDERING INFORMATION





HIGH SPEED 128K (8K X 16 BIT) SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM™)

IDT70825S/L

FEATURES:

- 8K x 16 Sequential Access Random Access Memory (SARAM™)
 - Sequential Access from one port and standard Random Access from the other port
 - Separate upper-byte and lower-byte control of the Random Access Port
- High-speed operation
 - 20ns taa for random access port
 - 20ns tcp for sequential port
- 25ns clock cycle time
- Architecture based on Dual-Port RAM cells
- Electrostatic discharge > 2001V, Class II
- · Compatible with Intel BMIC and 82430 PCI Set
- Width and Depth Expandable
- Sequential side
 - Address based flags for buffer control
 - Pointer logic supports two internal buffers
- Battery backup operation—2V data retention
- TTL-compatible, single 5V (±10%) power supply
- Available in 80-pin TQFP and 84-pin PGA
- · Military product compliant to MIL-STD-883.
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications.


DESCRIPTION:

The IDT70825 is a high-speed 8K x 16bit Sequential Access Random Access Memory (SARAM). The SARAM offers a single-chip solution to buffer data sequentially on one port, and be accessed randomly (asynchronously) through the other port. The device has a Dual-Port RAM based architecture with a standard SRAM interface for the random (asynchronous) access port, and a clocked interface with counter sequencing for the sequential (synchronous) access port.

Fabricated using CMOS high-performance technology, this memory device typically operates on less than 900mW of power at maximum high-speed clock-to-data and Random Access. An automatic power down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70825 is packaged in a 80-pin Thin Plastic Quad Flatpack (TQFP) or 84-pin Ceramic Pin Grid Array (PGA). Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM




3016 drw 01

The IDT logo is a registered trademark and SARAM is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

MARCH 1995



NOTES:

- All Vcc pins must be connected to power supply.
- All GND pins must be connected to ground supply.
- 3. This text does not indicate orientation of the actual part-marking.

6

PIN DESCRIPTIONS: RANDOM ACCESS PORT

SYMBOL	NAME	1/0	DESCRIPTION
A0-A12	Address Lines	1	Address inputs to access the 8192-word (16 bit) memory array.
DQ0-DQ15	Inputs/Outputs	_	Random access data inputs/outputs for 16-bit wide data.
Œ	Chip Enable		When $\overline{\text{CE}}$ is LOW, the random access port is enabled. When $\overline{\text{CE}}$ is HIGH, the random access port is disabled into power-down mode and the DQ outputs are in the high-impedance state. All data is retained during $\overline{\text{CE}} = \text{VIH}$, unless it is altered by the sequential port. $\overline{\text{CE}}$ and $\overline{\text{CMD}}$ may not be LOW at the same time.
CMD	Control Register Enable	_	When $\overline{\text{CMD}}$ is LOW, Address lines A0-A2, R/W, and inputs/outputs DQ0-DQ12, are used to access the control register, the flag register, and the start and end of buffer registers. $\overline{\text{CMD}}$ and $\overline{\text{CE}}$ may not be LOW at the same time.
R/W	Read/Write Enable	_	If $\overline{\text{CE}}$ is LOW and $\overline{\text{CMD}}$ is HIGH, data is written into the array when R/W is LOW and read out of the array when R/W is HIGH. If $\overline{\text{CE}}$ is HIGH and $\overline{\text{CMD}}$ is LOW, R/W is used to access the buffer command registers. $\overline{\text{CE}}$ and $\overline{\text{CMD}}$ may not be LOW at the same time.
ŌĒ	Output Enable	_ :	When $\overline{\text{OE}}$ is LOW and R/ $\overline{\text{W}}$ is HIGH, DQ0-DQ15 outputs are enabled. When $\overline{\text{OE}}$ is HIGH, the DQ outputs are in the high-impedance state.
LB,UB	Lower Byte, Upper Byte Enables	_	When $\overline{\text{LB}}$ is LOW, DQ0-DQ7 are accessible for read and write operations. When $\overline{\text{LB}}$ is HIGH, DQ0-DQ7 are tri-stated and blocked during read and write operations. $\overline{\text{UB}}$ controls access for DQ8-DQ15 in the same manner and is asynchronous from $\overline{\text{LB}}$.
VCC	Power Supply		Seven +5V power supply pins. All Vcc pins must be connected to the same +5V VCC supply.
GND	Ground		Nine Ground pins. All Ground pins must be connected to the same Ground supply.

PIN DESCRIPTIONS: SEQUENTIAL ACCESS PORT

3016 tbl 01

SYMBOL	NAME	1/0	DESCRIPTION
SDQ0- SDQ15	Inputs	1/0	Sequential data inputs/outputs for 16-bit wide data.
SCLK	Clock	_	SDQo-SDQ15, SCE, SR/W, and SLD are registered on the LOW-to-HIGH transition of SCLK. Also, the sequential access port address pointer increments by 1 on each LOW-to-HIGH transition of SCLK when CNTEN is LOW.
SCE	Chip Enable	-	When SCE is LOW, the sequential access port is enabled on the LOW-to-HIGH transition of SCLK. When SCE is HIGH, the sequential access port is disabled into powered-down mode on the LOW-to-HIGH transition of SCLK, and the SDQ outputs are in the high-impedance state. All data is retained, unless altered by the random access port.
CNTEN	Counter Enable	Π	When CNTEN is LOW, the address pointer increments on the LOW-to-HIGH transition of SCLK.
SR/W	Read/Write Enable	_	When SR/W and SCE are LOW, a write cycle is initiated on the LOW-to-HIGH transition of SCLK. When SR/W is HIGH, and SCE and SOE are LOW, a read cycle is initiated on the LOW-to-HIGH transition of SCLK.
SLD	Address Pointer Load Control		When SLD is sampled LOW, there is an internal delay of one cycle before the address pointer changes. When SLD is LOW, data on the inputs SDQ0-SDQ12 is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following SLD, the address pointer changes to the address location contained in the data-in register. SSTRT1 and SSTRT2 may not be LOW while SLD is LOW or during the cycle following SLD.
SSTRT1, SSTRT2	Load Start of Address Register	_	When SSTRT1 or SSTRT2 is LOW, the start of address register #1 or #2 is loaded into the address pointer on the LOW-to-HIGH transition of SCLK. The start addresses are stored in internal registers. SSTRT1 and SSTRT2 may not be LOW while SLD is LOW or during the cycle following SLD.
EOB1, EOB2	End of Buffer Flag	0	EOB1 or EOB2 is output LOW when the address pointer is incremented to match the address stored in the end of buffer registers. The flags can be cleared by either asserting RST LOW or by writing zero into bit 0 and/or bit 1 of the control register at address 101. EOB1 and EOB2 are dependent on separate internal registers, and therefore separate match addresses.
SOE	Output Enable	-	SOE controls the data outputs and is independent of SCLK. When SOE is LOW, output buffers and the sequentially addressed data is output. When SOE is HIGH, the SDQ output bus is in the high-impedance state. SOE is asynchronous to SCLK.
RST	Reset	ı	When RST is LOW, all internal registers are set to their default state. The address pointer is set to zero and the EOB1 and EOB2 flags are set HIGH. RST is asynchronous to SCLK.

Note: "I/O" is bidirectional Input and Output. "I" is Input and "O" is Output.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

3016 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	_	6.0 ⁽²⁾	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	V

NOTE:

- 1. $V_{1L} \ge -1.5V$ for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.5V.

3016 tbl 05

CAPACITANCE (TA = +25°C, F = 1.0MHz, TQFP only)

Symbol	Parameter ⁽¹⁾	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
COUT	Output Capacitance	VOUT = 3dV	10	pF

NOTE:

3016 tbl 06

- This parameter is determined by device characterization, but is not production tested.
- 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 10\%$)

			IDT7	0825S	IDT7	0825L	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
IILII	Input Leakage Current	VCC = Max. VIN = GND to VCC	_	5.0		1.0	μΑ
IILOI	Output Leakage Current	VCC = Max. CE and SCE = VIH VOUT = GND to VCC	_	5.0	_	1.0	μА
VOL	Output Low Voltage	IOL = 4mA, VCC = Min.	_	0.4	_	0.4	٧
VOH	Output High Voltage	IOH = -4mA, VCC = Min.	2.4	_	2.4	<u> </u>	V

6.25

6

3016 tbl 08

3016 tbl 09

5

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (VCC = $5.0V \pm 10\%$)

		Test			5X20 ONLY		25X25 L ONLY	7082	5X35	7082	5X45	i
Symbol	Parameter	Condition	Version	Typ.(2	Max.	Тур.	⁽²⁾ Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
ICC	Dynamic Operating Current	CE = VIL, Outputs Open, SCE = VIL ⁽⁵⁾	MIL. S L	_		_		160 160	400 340	155 155	400 340	mA
	(Both Ports Active)	f = fMAX ⁽³⁾	COM'L. S L	180 180	380 330	170 170	360 310	160 160	340 290	155 155	340 290	
ISB1	Standby Current (Both Ports - TTL Level	$\overline{\text{SCE}}$ and $\overline{\text{CE}} \ge \text{VIH}^{(7)}$ $\overline{\text{CMD}} = \text{VIH}$	MIL. S L	_	_		_	20 20	85 65	16 16	85 65	mA
	Inputs)	f = fMAX ⁽³⁾	COM'L. S L	25 25	70 50	25 25	70 50	20 20	70 50	16 16	70 50	
ISB2	Standby Current (One Port - TTL Level	CE or SCE = VIH Active Port Outputs	MIL. S	_	_	_	_	95 95	290 250	90 90	290 250	mA
	Input)	Open, f = fMAX ⁽³⁾	COM'L. S L	115 115	260 230	105 105	250 220	95 95	240 210	90 90	240 210	
ISB3	Full Standby Current (Both Ports - CMOS	Both Ports CE and SCE ≥ VCC - 0.2V ^(6,7)	MIL. S L	-		_		1.0 0.2	30 10	1.0 0.2	30 10	mA
	Level inputs)	$VIN \ge VCC - 0.2V$ or $VIN \le 0.2V$, $f = 0^{(4)}$	COM'L. S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	One Port CE or SCE ≥ VCC - 0.2V ⁽⁶⁾ Outputs Open	MIL. S L	_	_	_	_	90 90	260 215	85 85	260 215	mA
		(Active port), $f = f_{MAX}^{(3)}$ VIN \geq VCC - 0.2V or VIN \leq 0.2V	COM'L. S	110	240 200	100	230 190	90 90	220 180	85 85	220 180	

NOTES:

1. 'X' in part number indicates power rating (S or L).

X in part hamber indicates power fating to or 2).
 Vcc = 5V, Ta = +25°C; guaranteed by device characterization but not production tested.

- 3. At f = fMAX, address, control lines (except Output Enable), and SCLK are cycling at the maximum frequency read cycle of 1/tRC.
- 4. f = 0 means no address or control lines change.
- 5. SCE may transition, but is Low (SCE=VIL) when clocked in by SCLK.
- 6. SCE may be ≤ 0.2V, after it is clocked in, since SCLK=VIH must be clocked in prior to powerdown.
- 7. If one port is enabled (either CE or SCE = Low) then the other port is disabled (SCE or CE = High, respectively). CMOS High ≥ Vcc 0.2V and Low ≤ 0.2V, and TTL High = ViH and Low = ViL.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L VERSION ONLY) (VLc < 0.2V, VHC > Vcc - 0.2V)


Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit	
VDR	VCC for Data Retention	VCC = 2V		2.0		_	٧
ICCDR	Data Retention Current	CE = VHC	MIL.	_	100	4000	μА
		VIN = VHC or = VLC	COM'L.	_	100	1500	
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	SCE = VHC ⁽⁴⁾ when S	CLK= _f	0	_	_	ns
tR ⁽³⁾	Operation Recovery Time	CMD = VHC		tRC(2)		_	ns

6.25

NOTES:

- 1. $T_A = +25$ °C, $V_{CC} = 2V$; guaranteed by device characterization but not production tested.
- 2. tRc = Read Cycle Time
- 3. This parameter is guaranteed by device characterization, but is not production tested.
- 4. To initiate data retention, SCE = VIH must be clocked in.

DATA RETENTION AND POWER DOWN/UP WAVEFORM (RANDOM AND SEQUENTIAL PORT)(1,2)



1. SCE is synchronized to the sequential clock input.

2. CMD ≥ Vcc - 0.2V.





Figure 1. AC Output Test Load

Figure 2. Output Test Load (for tCLZ, tBLZ, tOLZ, tCHZ, tBHZ, tOHZ, tWHZ, tCKHZ, and tCKLZ) Including scope and jig.



Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 & 2
	3016 tbl 10

Figure 1A. Lumped Capacitance Load Typical Derating Curve

CAPACITANCE (pF)

3016 drw 07

TRUTH TABLE: RANDOM ACCESS READ AND WRITE (1,2)

		Inp	uts/Ou	itputs	3			MODE
CE	CMD	R/W	ŌĒ	LB	ŪB	DQ0-DQ7	DQ8-DQ15	
L	Н	Н	L	L	L	DATAOUT	DATAOUT	Read both Bytes.
L	Н	Н		L	Н	DATAOUT	High-Z	Read lower Byte only.
L.	Н	Н	L	Н	L	High-Z	DATAOUT	Read upper Byte only.
L	Н	L	H ⁽³⁾	L	L	DATAIN	DATAIN	Write to both Bytes.
L	Н	L	H ⁽³⁾	L	Н	DATAIN	High-Z	Write to lower Byte only.
L	Н	L	H ⁽³⁾	Н	L	High-Z	DATAIN	Write to upper Byte only.
Н	Н	Х	Х	Х	X	High-Z *	High-Z	Both Bytes deselected and powered down.
L	Н	Н	Н	Х	Х	High-Z	High-Z	Outputs disabled but not powered down.
L	Н	Х	Х	Ξ	Н	High-Z	High-Z	Both Bytes deselected but not powered down.
Н	L	L	H ⁽³⁾	L ⁽⁴⁾	L ⁽⁴⁾	DATAIN	DATAIN	Write DQ0-DQ12 to the Buffer Command Register.
Н	L	Н	L	L(4)	L ⁽⁴⁾	DATAOUT	DATAOUT	Read contents of the Buffer Command Register via DQ0-DQ12.

NOTE:

3016 tbl 11

- 1. H = VIH, L = VIL, X = Don't Care, and High-Z = High-impedance.
 2. RST, SCE, CNTEN, SR/W, SLD, SSTRT1, SSTRT2, SCLK, SDQ0-SDQ15, EOB1, EOB2, and SOE are unrelated to the random access port control and
- 3. If $\overline{OE} = VIL$ during write, twnz must be added to the two or tcw write pulse width to allow the bus to float prior to being driven.
- 4. Byte operations to control register using UB and LB separately are also allowed.

TRUTH TABLE: SEQUENTIAL READ (1,2,3,4,5)

		Inpu	ıts/Out	puts				MODE
SCLK	SCE	CNTEN	SR/W	EOB1	EOB2	SOE	SDQ	
<i>F</i>	L	L	Н	LOW	LAST	L	[EOB1]	Counter Advanced Sequential Read with EOB1 reached.
1	L	Н	Н	LAST	LAST	L	[EOB1 - 1]	Non-Counter Advanced Sequential Read, without EOB1 reached.
£	L	L	Н.	LAST	LOW	L	[EOB2]	Counter Advanced Sequential Read with EOB2 reached.
	L	Н	Н	LAST	LAST	L	[EOB2 - 1]	Non-Counter Advanced Sequential Read without EOB2 reached.
5	L	L	Н	LOW	LOW	Н	HIGH-Z	Counter Advanced Sequential Non-Read with EOB1 and EOB2 reached.

NOTES:

3016 tbl 12

- 1. H = ViH, L = ViL, X = Don't Care, High-Z = High impedance, and Low = Vol.
- RST, SLD, SSTRT1, SSTRT2 are continuously HIGH during sequential access, other than pointer access operations.
- '[X]' refers to the contents of address 'X'.
- ČĒ, OE, RW, CMD, LB, UB, and DQ0-DQ15 are unrelated to the sequential port control and operation except for CMD which must not be used concurrently with the sequential port operation (due to the counter and register control). CMD should be HIGH (CMD = ViH) during sequential port access.
- 5. "LAST" refers to the previous value still being output, no change.

TRUTH TABLE: SEQUENTIAL WRITE (1,2,3,4,5,6)

	Inputs/Outputs							MODE
SCLK	CLK SCE CNTEN SR/W EOB1 EOB2 SOE SDQ			SOE	SDQ			
F	L	Н	L	LAST	LAST	Ξ	SDQIN	Non-Counter Advanced Sequential Write, without EOB1 or EOB2 reached
£	L	١	L	LOW	LOW	Н	SDQIN	Counter Advanced Sequential Write with EOB1 and EOB2 reached.
<i>F</i>	Н	Х	Х	LAST	LAST	Х	High-Z	No Write or Read due to Sequential port Deselect.

NOTES:

3016 tbl 13

- 1. H = VIH, L = VIL, X = Don't Care, and High-Z = High-impedance. LOW = Vol.
 2. RST, SLD, SSTRT1, SSTRT2 are continuously HIGH during a sequential write access, other than pointer access operations.
- 3. CE, OE, PW, CMD, LB, UB, and DQ0-DQ15 are unrelated to the sequential port control and operation except for CMD which must not be used concurrently with the sequential port operation (due to the counter and register control). CMD should be HIGH (CMD = VIH) during sequential port access.
- 4. SOE must be HIGH (SOE=VIH) prior to write conditions only if the previous cycle is a read cycle, since the data being written must be an input at the rising edge of the clock during the cycle in which $SR/\overline{W} = V_{IL}$.
- 5. SDQIN refers to SDQ0-SDQ15 inputs.
- 6. "LAST" refers to the previous value still being output, no change.

6.25 7

3016 tbl 14

TRUTH TABLE: SEQUENTIAL ADDRESS POINTER OPERATIONS (1,2,3,4,5)

	Inputs/Outputs SCLK SLD SSTRT1 SSTRT2 SOE				
SCLK				SOE	MODE
F	Н	L	Н	Х	Start address for Buffer #1 loaded into Address Pointer.
	Н	Н	L	Х	Start address for Buffer #2 loaded into Address Pointer.
F	L	Н	Н	H ⁽⁶⁾	Data on SDQ0-SDQ12 loaded into Address Pointer .

NOTES:

1. H = VIH. L = VIL. X = Don't Care, and High-Z = High-impedance.


- 2. RST is continuously HIGH. The conditions of SCE, CNTEN, and SR/W are unrelated to the sequential address pointer operations.
- 3. CE, OE, R/W, LB, UB, and DQo-DQ15 are unrelated to the sequential port control and operation, except for CMD which must not be used concurrently with the sequential port operation (due to the counter and register control). CMD should be HIGH (CMD = Viii) during sequential port access.
- Address pointer can also change when it reaches an end of buffer address. See Flow Control Bits table.
- When SLD is sampled LOW, there is an internal delay of one cycle before the address pointer changes. The state of CNTEN is ignored and the address is not incremented during the two cycles.

 6. SOE may be LOW with SCE deselect or in the write mode using SRW.

ADDRESS POINTER LOAD CONTROL (SLD)

In SLD mode, there is an internal delay of one cycle before the address pointer changes in the cycle following SLD. When SLD is LOW, data on the inputs SDQ0-SDQ12 is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following SLD, the address pointer changes to the address location contained in the data-in register. SSTRT1, SSTRT2 may not be low while SLD is LOW, or during the cycle following SLD. The SSTRT1 and SSTRT2 require only one clock cycle, since these addresses are pre-loaded in the registers already.

SLD MODE (1)



NOTE:

1. At SCLK edge (A), SDQ0-SDQ12 data is loaded into a data-in register. At edge (B), contents of the data-in register are loaded into the address pointer (i.e. address pointer changes). At SCLK edge (A), SSTRT1 and SSTRT2 must be high to ensure for proper sequential address pointer loading. At SCLK edge (B), SLD and SSTRT1,2 must be high to ensure for proper sequential address pointer loading. For SSTRT1 must be high to ensure for proper sequential address pointer loading. For SSTRT1, the data to be read will be ready for edge (B), while data will not be ready at edge (B) when SLD is used, but will be ready at edge (C).

SEQUENTIAL LOAD OF ADDRESS INTO POINTER/COUNTER (1)

	15	14	13	12 0	
MSB	Ι	Н	Н	Address Loaded into Pointer	LSB SDQ BITS

3016 dry 09

1. "H" = VIH for the SDQ intput state.

Reset (RST)

Setting RST LOW resets the control state of the SARAM.

RST functions asynchronously of SCLK, (i.e. not registered).

The default states after a reset operation are as follows:

Register	Contents
Address Pointer	0
EOB Flags	Cleared to High state
Buffer Flow Mode	BUFFER CHAINING
Start Address Buffer #1	0 (1)
End Address Buffer #1	4095 (4K)
Start Address Buffer #2	4096 (4K+1)
End Address Buffer #2	8191 (8K)
Registered State	SCE = VIH, SR/W = VIL

3016 tbl 15

BUFFER COMMAND MODE (CMD)

Buffer Command Mode (CMD) allows the random access port to control the state of the two buffers. Address pins Ao-A2 and I/O pins DQo-DQ12 are used to access the start of buffer and the end of buffer addresses and to set the flow control mode of each buffer. The Buffer Command Mode also allows

reading and clearing the status of the EOB flags. Seven different CMD cases are available depending on the conditions of Ao-A2 and R/W. Address bits A3-A12 and data I/O bits DQ13-DQ15 are not used during this operation.


RANDOM ACCESS PORT CMD MODE(1)

Case #	A2-A0	R/W	DESCRIPTIONS
1	000	0 (1)	Write (read) the start address of Buffer #1 through DQ0-DQ12.
2	001	0 (1)	Write (read) the end address of Buffer #1 through DQ0-DQ12.
3	010	0 (1)	Write (read) the start address of Buffer #2 through DQ0-DQ12.
4	011	0 (1)	Write (read) the end address of Buffer #2 through DQ0-DQ12.
5	100	0 (1)	Write (read) flow control register
6	101	0	Write only - clear EOB1 and/or EOB2 flag
7	101	1	Read only – flag status register
8	110/111	(X)	(Reserved)

NOTES:

3016 tbl 16

CASES 1 THROUGH 4: START AND END OF BUFFER REGISTER DESCRIPTION(1,2)



NOTES:

1. "H" = VoH for DQ in the output state and "Don't Cares" for DQ in the input state.

3016 drw 10

2. A write into the buffer occurs when R/W = VIL and a read when R/W = VIH. EOB1/SOB1 and EOB2/SOB2 are chosen through address A0-A2 while CMD = VIL and CE = VIH.


CASE 5: BUFFER FLOW MODES

Within the SARAM, the user can designate one of four buffer flow modes for each buffer. Each buffer flow mode defines a unique set of actions for the sequential port address pointer and EOB flags. In BUFFER CHAINING mode, after the address pointer reaches the end of the buffer, it sets the corresponding EOB flag and continues from the start address

of the other buffer. In STOP mode, the address pointer stops incrementing after it reaches the end of the buffer. In LINEAR mode, the address pointer ignores the end of buffer address and increments past it, but sets the EOB flag. MASK mode is the same as LINEAR mode except EOB flags are not set.

R/W input "0(1)" indicates a write(0) or read(1) occurring with the same address input.

FLOW CONTROL REGISTER DESCRIPTION(1,2)



NOTES:

- 1. "H" = VoH for DQ in the output state and "Don't Cares" for DQ in the input state.
- Buffer #2 flow control

3016 drw 11

2. Writing a 0 into bit 4 releases the address pointer after it is stopped due to the STOP mode and allows sequential write operations to resume. This occurs asynchronously of SCLK, and therefore caution should be taken. The pointer will be at address EOB+2 on the next rising edge of SCLK that is enabled by CNTEN. The pointer is also released by RST, SLD, SSTRT1 and SSTRT2 operations.

FLOW CONTROL BITS

Flow C	ontrol Bits	
Bit 1 & Bit 0 (Bit 3 & Bit 2)	Mode	Functional Description
00	BUFFER CHAINING	EOB1 (EOB2) is asserted (Active Low output) when the pointer matches the end address of Buffer #1 (Buffer #2). The pointer value is changed to the start address of Buffer #2 (Buffer #1). ^(1,3)
01	STOP	EOB1 (EOB2) is asserted when the pointer matches the end address of Buffer #1 (Buffer #2). The address pointer will stop incrementing when it reaches the next address (EOB address + 1), if CNTEN is Low on the next clock's rising edge. Otherwise, the address pointer will stop incrementing on EOB. Sequential write operations are inhibited after the address pointer is stopped. The pointer can be released by bit 4 of the flow control register. (1.2.4)
10	LINEAR	EOB1 (EOB2) is asserted when the pointer matches the end address of Buffer #1 (Buffer #2). The pointer keeps incrementing for further operations. ⁽¹⁾
11	MASK	EOB1 (EOB2) is not asserted when the pointer reaches the end address of Buffer #1 (Buffer #2), although the flag status bits will be set. The pointer keeps incrementing for further operations.


NOTES

3016 tbl 17

3016 drw 12

- 1. EOB1 and EOB2 may be asserted (set) at the same time, if both end addresses have been loaded with the same value.
- 2. CMD Flow Control bits are unchanged, the count does not continue advancement.
- 3. If EOB1 and EOB2 are equal, then the pointer will jump to the start of Buffer #1.
- 4. If counter has stopped at EOBx and was released by bit 4 of the flow control register, CNTEN must be LOW on the next rising edge of SCLK otherwise the flow control will remain in the STOP mode.

CASES 6 AND 7: FLAG STATUS REGISTER BIT DESCRIPTION(1)



CASES 6: FLAG STATUS REGISTER WRITE CONDITIONS(1)

Flag Status Bit 0, (Bit 1)	Functional Description
0	Clears Buffer Flag EOB1, (EOB2).
1	No change to the Buffer Flag. (2)

NOTE:

- 3016 tbl 18
- 1. Either bit 0 or bit 1, or both bits, may be changed simultaneously. One may be cleared while the second is left alone or cleared.
- Remains as it was prior to the CMD operation, either HIGH (1) or LOW (0).

CASE 7: FLAG STATUS REGISTER READ CONDITIONS

Flag Status Bit 0, (Bit 1)	Functional Description
0	EOB1 (EOB2) flag has not been set, the Pointer has not reached the End of the Buffer.
1	EOB1 (EOB2) flag has been set, the Pointer has reached the End of the Buffer.

CASES 8 AND 9: (RESERVED)

Illegal operations. All outputs will be HIGH on the DQ bus during a READ.

RANDOM ACCESS PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUDDI V VOI TAGE BANGE (2,3)

			25X20 ONLY			IDT70825X35		IDT70825X45		
Symbol	Parameter Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE									
tRC	Read Cycle Time	20		25	_	35		45	_	ns
tAA	Address Access Time		20	_	25	_	35		45	ns
tACE	Chip Enable Access Time	_	20		25		35		45	ns
tBE	Byte Enable Access Time	_	20		25	<u> </u>	35		45	ns
tOE	Output Enable Access Time	_	10		10		15		20	ns
tOH	Output Hold from Address Change	3		3		3	_	3	_	ns
tCLZ	Chip Select Low-Z Time(1)	3		3	_	3	_	3	_	ns
tBLZ	Byte Enable Low-Z Time(1)	3	_	3	_	3		3		ns
tOLZ	Output Enable Low-Z Time(1)	2	_	2		2	_	2		ns
tCHZ	Chip Select High-Z Time(1)		10	_	12	_	15	_	15	ns
tBHZ	Byte Enable High-Z Time ⁽¹⁾	_	10		12		15		15	ns
tOHZ	Output Enable High-Z Time(1)		9	_	11		15		15	ns
tPU	Chip Select Power-Up Time	0	_	0		0		0	_	ns
tPD	Chip Select Power-Down Time	_	20	_	25	—	35		45	ns

NOTES:

- 1. Transition measured at ±200mV from steady state. This parameter is guaranteed with the AC Test Load (Figure 2) by device characterization, but is not production tested.
- "X" in part number indicates power rating (S or L).
- 3. CMD access follows standard timing listed for both read and write accesses, (CE = VIH when CMD = VIL) or (CMD = VIH when CE = VIL).

RANDOM ACCESS PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (2,4)


			IDT70825X20 COM'L ONLY		IDT70825X25 COM'L ONLY		IDT70825X35		IDT70825X45	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE			-						
tWC	Write Cycle Time	20	_	25		35		45	_	ns
tcw	Chip Select to End-of-Write	15		20		25	_	30		ns
tAW	Address Valid to End-of-Write(3)	15	_	20	_	25	_	30	_	ns
tAS	Address Set-up Time	0	_	0	I —	0		0		ns
tWP	Write Pulse Width ⁽³⁾	13	_	20	l —	25		30	_	ns
tBP	Byte Enable Pulse Width ⁽³⁾	15	_	20	l –	25	_	30		ns
tWR	Write Recovery Time	0		0	_	0		0	_	ns
tWHZ	Write Enable Output High-Z Time(1)	_	10	_	12	[15	_	15	ns
tDW	Data Set-up Time	13		15	_	20	_	25	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	0	_	ns
tow	Output Active from End-of-Write	3		3	_	3	_	3		ns

NOTES:

- 1. Transition measured at ±200mV from steady state. This parameter is guaranteed with the AC Test Load (Figure 2) by device characterization, but is not
- 2. "X" in part number indicates power rating (S or L).
- 3. OE is continuously HIGH, OE = Vin. If during the RW controlled write cycle the OE is LOW, twp must be greater or equal to twHz + tow to allow the DQ drivers to turn off and on the data to be placed on the bus for the required tDW. If \overline{OE} is HIGH during the RIW controlled write cycle, this requirement does not apply and the minimum write pulse is the specified tWP. For the \overline{CE} controlled write cycle, \overline{OE} may be LOW with no degradation to tow timing.

 4. \overline{CMD} access follows standard timing listed for both read and write accesses, ($\overline{CE} = VIH$ when $\overline{CMD} = VIL$) or ($\overline{CMD} = VIH$ when $\overline{CE} = VIL$).


WAVEFORM OF READ CYCLES: RANDOM ACCESS PORT(1,2)



NOTES:

- 1. R/W is HIGH for Read cycle.
- 2. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW; otherwise t AA is the limiting parameter.


WAVEFORM OF READ CYCLES: BUFFER COMMAND MODE




NOTES:

1. $\overrightarrow{CE} = VIH \text{ when } \overrightarrow{CMD} = VIL.$

WAVEFORM OF WRITE CYCLE NO.1 (R/W CONTROLLED TIMING) RANDOM ACCESS PORT(1,6)



WAVEFORM OF WRITE CYCLE NO.2 (CE, LB, AND/OR UB CONTROLLED TIMING) RANDOM ACCESS PORT(1,6,7)



NOTES:

- 1. R/W, \overline{CE} , or \overline{LB} and \overline{UB} must be inactive during all address transitions.
- 2. A write occurs during the overlap of $R/W = V_{IL}$, $\overline{CE} = V_{IL}$ and $\overline{LB} = V_{IL}$ and/or $\overline{UB} = V_{IL}$.
- 3. twn is measured from the earlier of $\overline{\text{CE}}$ (and $\overline{\text{LB}}$ and/or $\overline{\text{UB}}$) or R/\overline{W} going HIGH to the end of the write cycle.
- 4. During this period, DQ pins are in the output state and the input signals must not be applied.
- 5. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
- 6. OE is continuously HIGH, OE = VIH. If during the R/W controlled write cycle the OE is LOW, two must be greater or equal to twnz + tow to allow the DQ drivers to turn off and on the data to be placed on the bus for the required tDW. If OE is HIGH during the R/W controlled write cycle, this requirement does not apply and the minimum write pulse is the specified tWP. For the OE controlled write cycle, OE may be LOW with no degregation to tcw timing.
- 7. DQout is never enabled, therefore the output is in High-Z state during the entire write cycle.
- 8. CMD access follows the standard CE access described above. If CMD = VIL, then CE must = VIH or, when CE = VIL, CMD must = VIH.

SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽²⁾

OI LIIAI	ING TEMPERATURE AND SUPPLY					IDTTOORYOR		IDTTOORTYAT		
		IDT70825X20		IDT70825X25				IDT70825X45		
		COM'L ONLY		COM	ONLY					
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	CLE	-								
tCYC	Sequential Clock Cycle Time	25	_	30		40	<u> </u>	50		ns
tCH	Clock Pulse HIGH	12		12	—	15	_	18	_	ns
tCL	Clock Pulse LOW	12	_	12		15	_	18		ns
tES	Count Enable and Address Pointer Set-up Time	5	_	5		6		6		ns
tEH	Count Enable and Address Pointer Hold Time	2		2	_	2	_	2		ns
tSOE	Output Enable to Data Valid	_	8	_	10		15		20	ns
tOLZ	Output Enable Low-Z Time ⁽¹⁾	2	_	2	_	2	_	2	-	ns
tOHZ	Output Enable High-Z Time(1)		9		11		15	—	15	ns
tCD	Clock to Valid Data		20		25		35		45	ns
tCKHZ	Clock High-Z Time ⁽¹⁾		12	_	14		17		20	ns
tCKLZ	Clock Low-Z Time(1)	3	_	3	_	3		3		ns
tEB	Clock to EOB	13		_	15	_	18		23	ns

NOTES:

3016 tbl 22

SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS

OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽¹⁾

		IDT708 COM'L	25X20 . ONLY	IDT70825X25 COM'L ONLY		IDT70825X35		IDT70825X45			
Symbol	Parameter	Min. Max. Min. Max			Max.	Min.	Max.	Min.	Max.	Unit	
WRITE CY	CLE					_			_		
tCYC	Sequential Clock Cycle Time	25		30		40		50	_	ns	
tFS	Flow Restart Time	П	13	-	15		20		20	ns	
tWS	Chip Select and Read/Write Set-up Time	5	_	5	_	6	_	6	_	ns	
tWH	Chip Select and Read/Write Hold Time	2		2		2		2		ns	
tDS	Input Data Set-up Time	5		5	_	6		6	_	ns	
tDH	Input Data Hold Time	2	_	2	_	2		2	_	ns	

NOTE

Transition measured at ±200mV from steady state. This parameter is guaranteed with the AC Test Load (Figure 2) by device characterization, but is not
production tested.

^{2. &}quot;X" in part numbers indicates power rating (S or L).

^{1. &}quot;X" in part numbers indicates power rating (S or L).

SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS


OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽¹⁾

		IDT70825X20 COM'L ONLY		IDT70825X25 COM'L ONLY		IDT70825X35		IDT70825X45		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
RESET C	YCLE									
tRSPW	Reset Pulse Width	13		15	T -	20		20		ns
tWERS	Write Enable HIGH to Reset HIGH	10		10		10		10		ns
tRSRC	Reset HIGH to Write Enable LOW	10	_	10		10		10		ns
tRSFV	Reset HIGH to Flag Valid	15	=	20	Ι = _	25	_	25		ns

NOTE:

3016 tbl 24

SEQUENTIAL PORT: WRITE, POINTER LOAD NON-INCREMENTING READ




NOTE:

See notes in Figure "Sequential Port: Write, Pointer Load, Burst Read".

^{1. &}quot;X" in part numbers indicates power rating (S or L).


SEQUENTIAL PORT: WRITE, POINTER LOAD, BURST READ



NOTES:

- 1. If SLD = Vil, then address will be clocked in on the SCLK's rising edge.
- 2. If CNTEN = VIH for the SCLK's rising edge, the internal address counter will not advance.
- 3. Pointer is not incremented on cycle immediately following SLD even if CNTEN is LOW.


READ STRT/EOB FLAG TIMING - SEQUENTIAL PORT




NOTES:

See notes in Figure "STRT/EOB Sequential Port Write Cycle".

WAVEFORM OF WRITE CYCLES: SEQUENTIAL PORT



WAVEFORM OF BURST WRITE CYCLES: SEQUENTIAL PORT




NOTES:

- 1. If $\overline{\text{SLD}} = \text{V}_{\text{IL}}$, then address will be clocked in on the SCLK's rising edge.
- 2. If CNTEN = VIH for the SCLK's rising edge, the internal address counter will not advance.
- 3. Pointer is not incrementing on cycle immediately following SLD even if CNTEN is Low.
- 4. If SR/W = VIL, data would be written to D0 again since CNTEN = VIH.
- 5. SOE = VIL makes no difference at this point since the SRW = VIL disables the output until SRW = VIH is clocked in on the next rising clock edge.

6.25


WAVEFORM OF WRITE CYCLES: SEQUENTIAL PORT (STRT/EOB FLAG TIMING)




NOTES: (Also used in the Figure "Read STRT/EOB Flag Timing")

- 1. If SSTRT1 or SSTRT2 = VIL, then address will be clocked in on the SCLK's rising edge.
- 2. If CNTEN = Vih for the SCLK's rising edge, the internal address counter will not advance.
- 3. SOE will control the output and should be High on Power-Up. If SCE = VIL and is clocked in while SR/W = VIH, the data addressed will be read out within that cycle. If SCE = VIL and is clocked in while SR/W = VIL, the data addressed will be written to if the last cycle was a Read. SOE may be used to control the bus contention and permit a Write on this cycle.
- 4. Unlike SLD case, CNTEN is not disabled on cycle immediately following SSTRT.
- 5. If $SR/\overline{W} = V_{IL}$, data would be written to D0 again since $\overline{CNTEN} = V_{IH}$.
- 6. SOE = Vi∟ makes no difference at this point since the SR/W = Vi∟ disables the output until SR/W = Viн is clocked in on the next rising clock edge.

RANDOM ACCESS PORT - RESET TIMING




RANDOM ACCESS PORT RESTART TIMING OF SEQUENTIAL PORT (1)



NOTE:

- The sequential port is in the STOP mode and is being restarted from the random port by the Bit 4 Counter Release (see Case 5).
 "0" is written to Bit 4 from the random port at address [A2 A0] = 100, when CMD = VIL and CE = VIH. The device is in the Buffer Command Mode (see Case 5).
- 3. CLR is an internal signal only and is shown for reference only.

ORDERING INFORMATION





CMOS DUAL-PORT RAM 3.3V, 16K (2K x 8-BIT) WITH INTERRUPTS

PRELIMINARY IDT71V321S/L

FEATURES:

· High-speed access

-Commercial: 25/35/55ns (max.)

Low-power operation

-IDT71V321S

Active: 250mW (typ.) Standby: 3.3mW (typ.)

-IDT71V321L

Active: 250mW (typ.) Standby: 660µW (typ.)

• Two INT flags for port-to-port communications

· On-chip port arbitration logic

• BUSY output flag

Fully asynchronous operation from either port
Battery backup operation—2V data retention

• TTL-compatible, single 3.3V ±0.3V power supply

· Available in popular plastic packages


DESCRIPTION:

The IDT71V321 is a high-speed 2K x 8 Dual-Port Static RAMs with internal interrupt logic for interprocessor communications. The IDT71V321 is designed to be used as a stand-alone 8-bit Dual-Port RAM.

The device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\text{CE}}$, permits the on chip circuitry of each port to enter a very low standby power mode.


Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 250mW of power. Low-power (L) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.

The IDT71V321 devices are packaged in 52-pin PLCCs and 64-pin TQFPs.




COMMERCIAL TEMPERATURE RANGES

APRIL 1995



NOTE: 1. This text does not indicate the orientation of the actusl part-marking.



6

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE:

3026 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5 for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥٧	3.3V ± 0.3V

3026 tbl 02

RECOMMENDED DC OPERATING CONDITIONS

Symbol	<u>Parameter</u>	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0 ,	3.3	3.6	>
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0	_	Vcc+0.3	٧
VIL	Input Low Voltage	-0.3(1)		0.8	V

NOTE:

1. VIL (min.) = -1.5V for pulse width less than 20ns.

3026 tbl 03

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $3.3V \pm 0.3V$)

			IDT71	IDT71V321S		IDT71V321L		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit	
llul	Input Leakage Current ⁽¹⁾	Vcc = 3.6V Vin = 0V to Vcc	_	10	_	5	μА	
llLOl	Output Leakage Current	CE = VIH, VOUT = 0V to VCC VCC = 3.6V	_	10	_	5	μА	
Vol	Output Low Voltage (I/Oo-I/O7)	IOL = 4mA	_	0.4	_	0.4	٧	
Voн	Output High Voltage	loн = -4mA	2.4	_	2.4		V	

NOTE:

1. At Vcc<2.0V input leakages are undefined.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1) (Vcc = 3.3V ± 0.3V)

					71V3	21X25	717	321X35	71V	321X55	\Box
Symbol	Parameter	Test Condition	Versio	n	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Тур. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE = VIL, Outputs Open SEM = VIH f = fMAX ⁽³⁾	COM'L	S L	75 75	150 120	75 75	145 115	75 75	135 105	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CER} = \overline{CEL} = VIH$ $\overline{SEMR} = \overline{SEML} = VIH$ $f = f_{MAX}^{(3)}$	COM'L.	S L	20 20	50 35	20 20	50 35	20 20	50 35	mA
ISB2	Standby Current	CE"A" = VIL and CE"B" = VIH(5)	COM'L.	S	30	105	30	100	30	90	mΑ
	(One Port — TTL Level Inputs)	Active Port Outputs Open, f = fMAX ⁽³⁾	ļ	L	30	75	30	70	30	60	
	Level (riputs)	SEMR = SEML = VIH									
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CEn ≥ Vcc - 0.2V	COM'L.	S L	1.0 0.2	5.0 3.0	1.0 0.2	5.0 3.0	1.0 0.2	5.0 3.0	mA
	CMOS Level Inputs)	VIN \geq VCC - 0.2V or VIN \leq 0.2V, f = 0 ⁽⁴⁾ SEMR = SEML \geq VCC - 0.2V									
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	\overline{CE} 'A" $\leq 0.2V$ and \overline{CE} 'B" $\geq VCC - 0.2V^{(5)}$ $\overline{SEMR} = \overline{SEML} \geq VCC - 0.2V$	COM'L.	S L	30 30	90 75	30 30	85 70	30 30	75 60	mA
	omeo Esta Inputs)	VIN \geq VCC - 0.2V or VIN \leq 0.2V Active Port Outputs Open $f = f_{MAX}^{(3)}$									

NOTES:

1. "X" in part numbers indicates power rating (S or L)

2. Vcc = 3.3V, TA = +25°C, and are not production tested. Icccc = 80mA (Typ.)

3. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1 / tnc, and using "AC Test Conditions" of input levels of GND to 3V.

4. f = 0 means no address or control lines change.

5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

DATA RETENTION CHARACTERISTICS (L Version Only)

		· · · · · · · · · · · · · · · · · · ·			71V321L			
Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit	
VDR	VCC for Data Retention			2.0		0	V	
ICCDR	Data Retention Current	VCC = 2.0V, CE ≥ VCC - 0.2V	COM'L.	_	100	1500	μΑ	
tCDR ⁽³⁾	Chip Deselect to Data	VIN ≥ VCC - 0.2V or VIN≤ 0.2V		0	_	_	ns	
	Retention Time							
tR ⁽³⁾	Operation Recovery			tRC ⁽²⁾		_	ns	
L	Time							

NOTES:

1. Vcc = 2V, Ta = +25°C, and is not production tested.

2. tRc = Read Cycle Time.


3. This parameter is guaranteed but not tested.


3026 tbl 06

AC TEST CONDITIONS

GND to 3.0V Input Pulse Levels Input Rise/Fall Times 5ns Input Timing Reference Levels 1.5V **Output Reference Levels** 1.5V See Figure 1 Output Load

DATA RETENTION WAVEFORM





3026 tbl 07

3.3V 590Ω DATA OUT 5pF

Figure 1. AC Output Test Load

Figure 2. Output Test Load (For thz, tLz, twz and tow) * Including scope and jig.





Figure 3. BUSY and INT **AC Output Test Load**

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

		71V3	71V321X25		71V321X35		71V321X55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
trc	Read Cycle Time	25	_	35	_	55		ns
taa	Address Access Time		25	_	35		55	ns
tACE	Chip Enable Access Time ⁽³⁾		25		35		55_	ns
tAOE	Output Enable Access Time		12	_	20	_	25	ns
toн	Output Hold from Address Change	3	_	3	_	3	_	ns
tLZ	Output Low-Z Time ^(1, 2)	0		0		0		ns
tHZ	Output High-Z Time ^(1, 2)		12	_	15	_	30	ns
tpu	Chip Enable to Power Up Time ⁽²⁾	0		0		0		ns
tPD	Chip Disable to Power Down Time ⁽²⁾		50	_	50	_	50	ns

- 1. Transition is measured ±200mV from low- or high-impedance voltage with Output Test Load (Figure 2).
- This parameter is guaranteed by device characterization, but is not production tested.
 To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL.
- 4. "X" in part numbers indicates power rating (S or L).


TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1)



NOTES:

- R\widetilde{W} = ViH, \widetilde{CE} = ViL, and is \widetilde{OE} = ViL. Address is valid prior to the coincidental with \widetilde{CE} transition Low.
- tBDD delay is required only in case where the opposite is port is completing a write operation to same the address location. For simultanious read operations BUSY has no relationship to valid output data.
- 3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(3)



NOTES:

- 1. Timing depends on which signal is asserted last, OE or CE.
- 2. Timing depends on which signal is deaserted first, OE or CE.
- 3. $R/\overline{W} = VIH$, and the address is valid prior to other coincidental with \overline{CE} transition Low.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

6.26

6

3026 drw 07


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾

	71V321X25		71V321X35		71V321X55			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE							
twc	Write Cycle Time	25		35	_	55		ns
tew	Chip Enable to End-of-Write ⁽³⁾	20		30		40	_	ns
taw	Address Valid to End-of-Write	20	_	30	_	40	_	ns
tas	Address Set-up Time ⁽³⁾	0	_	0	_	0	_	ns
twp	Write Pulse Width	20	_	30		40	_	ns
twn	Write Recovery Time	0		0	_	, 0		ns
tow	Data Valid to End-of-Write	12	_	20	_	20	_	ns
tHZ	Output High-Z Time ^(1, 2)	T -	12		15	_	30	ns
tDH	Data Hold Time ⁽⁴⁾	0	_	0	_	0	_	ns
twz	Write Enable to Output in High-Z ^(1, 2)		15	-	15		30	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0	_	0		0		ns


NOTES:

- 1. Transition is measured ±200mV from low- or high-impedance voltage with Output Test Load (Figure 2).
- This parameter is guaranteed by device characterization, but is not production tested.
 To access RAM, CE = VIL and SEM = VIL. To access semaphore, CE = VIH and SEM = VIL. Either condition must be valid for the entire tew time.
- 4. The specification for to H must be met by the device supplying write data to the RAM under all operating conditions. Although toH and tow values will vary over voltage and temperature, the actual toH will always be smaller than the actual tow.
- 5. "X" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1,(R/W CONTROLLED TIMING) (1,5,8)



TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING^(1,5)



NOTES:

- 1. R/\overline{W} or \overline{CE} must be High during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of \overline{CE} = VIL and R/\overline{W} = VIL.
- 3. twn is measured from the earlier of $\overline{\text{CE}}$ or $\overline{\text{R/W}}$ going High to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE Low transition occurs simultaneously with or after the R/W Low transition, the outputs remain in the High impedance state.
- 6. Timing depends on which enable signal (\overline{CE} or $\overline{R/W}$) is asserted last.
- 7. This parameter is determined be device characterization, but is not production tested. Transition is measured +/- 500mV from steady state with the Output Test Load (Figure 2).
- 8. If \overline{OE} is low during a R/\overline{W} controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If \overline{OE} is High during a R/\overline{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.

6.26 8

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾


	71V321X25		71V321X35		71V321X55		1	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (M/S = VIH)							
tBAA	BUSY Access Time from Address Match		20	_	20	_	30	ns
tBDA	BUSY Disable Time from Address Not Matched		20		20		30	ns
tBAC	BUSY Access Time from Chip Enable LOW	_ L _	20		_20_	_	30	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		20	_	20	_	30	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	_	5	_	5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾		25		35	_	55	ns
twdd	Write Pulse to Delay Data ⁽¹⁾	_	50	_	60	_	80	ns
tDDD	Write Pulse to Delay Data ⁽¹⁾	T =	35		45		65	ns

NOTES:

2943 tbl 10

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, twbd twp (actual) or tbbd tbw (actual).
- 4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
- 5. To ensure that a write cycle is completed on port "B" after contention on port "A".
- 6. "X" in part numbers indicates power rating (S or L).


TIMING WAVE FORM OF WRITE WITH PORT-TO-PORT READ WITH BUSY (1,2,3)



- 1. To ensure that the earlier of the two ports wins. tAPS is ignored for Slave (IDT7142).
- 2. CEL = CER = VIL
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is opposite from port "A".

3026 drw 10


TIMING WAVEFORM OF WRITE WITH BUSY(3)




NOTES:

- 1. tWH must be met for BUSY.
- 2. BUSY is asserted on port 'B' blocking R/W'B', until BUSY'B' goes High.
- All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is oppsite from port "A".

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CETIMING (1)



TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESS MATCH TIMING (1)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- If types is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1)


		71V321X25		71V321X35		71V321X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	PT TIMING							
tas	Address Set-up Time	0	_	0	_	0	_	ns
twn	Write Recovery Time	0	_	0	_	0	_	ns
tins	Interrupt Set Time	_	25	_	25	_	45	ns
tinn	Interrupt Reset Time		25		25	_	45	ns

NOTE:

1. "X" in part numbers indicates power rating (S or L).


2942 tbl 11

TIMING WAVEFORM OF INTERRUPT MODE



3026 drw 14

INT CLEARS



NOTES:.

- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. See Interrupt Truth Table.
- 3. Timing depends on which enable signal (CE or R/W) is asserted last.
 4. Timing depends on which enable signal (CE or R/W) is de-asserted first.

TRUTH TABLES

TABLE I. NON-CONTENTION READ/WRITE CONTROL⁽⁴⁾

L	eft or	Right	Port ⁽¹⁾	
R/W	CE	Е	D0-7	Function
Х	Н	Х	Z	Port Disabled and in Power- Down Mode, ISB2 or ISB4
Х	Н	×	Z	CER = CEL = VIH, Power-Down Mode, ISB1 or ISB3
L	١	X	DATAIN	Data on Port Written Into Memory (2)
Н	L	L		Data in Memory Output on Port ⁽³⁾
Н	L	Н	Z	High Impedance Outputs

NOTES:

2654 tbl 12

- 1. A0L A10L ≠ A0R A10R.
- 2. If BUSY = L, data is not written.
- 3. If BUSY = L, data may not be valid, see two and tood timing.
- 4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

TABLE II. INTERRUPT FLAG(1,4)

	L	eft Port			Right Port					
R/WL	CEL	OEL	A10L - A0L	ĪNTL	R/WR	CER	ÖER	A10L - A0R	ĪNTR	Function
L	L	Х	3FF	X	Х	X	X	X	L ⁽²⁾	Set Right INTR Flag
X	Х	Х	Х	X	Х	L	L	3FF	H ⁽³⁾	Reset Right INTR Flag
Х		X	Х	L ⁽³⁾	L	L	X	3FE	X	Set Left INTL Flag
Х	L	L	3FE	H ⁽²⁾	Х	Х	X	X	Х	Reset Left INTL Flag

NOTES:

2654 tbl 13

- 1. Assumes $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$
- 2. If $\overline{BUSY}L = VIL$, then No Change.
- 3. If BUSYR = VIL, then No Change.
- 4. 'H' = HIGH,' L' = LOW,' X' = DON'T CARE

TABLE III — ADDRESS BUSY ARBITRATION

	Inp	outs	Out	puts	
CEL			BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	Function
X	X	NO MATCH	Н	H	Normal
H	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³

2654 tbl 14

NOTE:

- 1. Pins BUSYL and BUSYR are both outputs for IDT71V321 (master). BUSYx outputs on the IDT71V321 are open drain, not push-pull outputs.
- 2. 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs can not be low simultaneously.

FUNCTIONAL DESCRIPTION

The IDT71V321 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT71V321 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}} = \text{V}_{\text{IH}}$). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is asserted when the right port writes to memory location 7FE (HEX), where a write is defined as the $\overline{\text{CE}} = R/\overline{\text{W}} = \text{V}_{\text{IL}}$ per the Truth Table. The left port clears the interrupt by access address location 7FE access when $\overline{\text{CER}} = \overline{\text{OE}} = \text{V}_{\text{IL}}$, $R/\overline{\text{W}}$ is a "don't care". Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is asserted when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag ($\overline{\text{INTR}}$), the right port must access the memory location 7FF. The message (8 bits) at 7FE or 7FF is user-defined, since it is an addressable SRAM location. If the

interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.


BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The Busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation.

The Busy outputs on the IDT71V321 RAM are open drain type outputs and require open drain resistors to operate. If these RAMs are being expanded in depth, then the Busy indication for the resulting array does not require the use of an external AND gate.

ORDERING INFORMATION



3026 drw 17



HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM

PRELIMINARY IDT70V05S/L

FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 25/35/55ns (max.)
- Low-power operation
 - IDT70V05S

Active: 350mW (typ.) Standby: 3.5mW (typ.)

- IDT70V05L


Active: 350mW (typ.) Standby: 1mW (typ.)

- IDT70V05 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master
 M/S = L for BUSY input on Slave
- Interrupt Flag

- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- Battery backup operation—2V data retention
- TTL-compatible, single 3.3V (±0.3V) power supply
- · Available in 68-pin PGA and PLCC, and a 64-pin TQFP

DESCRIPTION:

The IDT70V05 is a high-speed 8K x 8 Dual-Port Static RAM. The IDT70V05 is designed to be used as a stand-alone 64K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.



The IDT logo is a registered trademark of Integrated Device Technology, Inc.


6


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 350mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of $500\mu W$ from a 2V battery.

The IDT70V05 is packaged in a ceramic 68-pin PGA and PLCC and a 64-pin thin plastic quad flatpack (TQFP).

PIN CONFIGURATIONS





NOTE:

1. This text does not indicate the actual part-marking

											Ī	
		51	50	48	46	44	42	40	38	36		
11		A5L	A4L	A2L	Aol	BUSYL	M/S	INTR	A1R	A3R		
	53	52	49	47	45	43	41	39	37	35	34	
10	A7L	A6L	A3L	A1L	INTL	GND	BUSYR	A0R	A2R	A4R	A5R	
	55	54										
09	A9L	A8L			A7R	A6R						
	57	56			30	31						
80	A11L	A10L			A9R	A8R						
	59	58			28	29						
07	Vcc	A12L			A11R	A10R						
	61	60			26	27						
06	N/C	N/C				GND	A12R					
	63	62	Ì			24	25					
05	SEML	CEL				N/C	N/C					
	65	64								22	23	
04	ŌĒL	R/WL								SEMR	CER	
	67	66								20	21	
03	I/OoL	N/C								ŌĒR	R/WR	
	68	1	3	5	7	9	11	13	15	18	19	
02	I/O1L	I/O2L	I/O4L	GND	I/O7L	GND	I/O1R	Vcc	I/O4R	I/O7R	N/C	
		2	4	6	8	10	12	14	16	17		
01	*	I/O3L	I/O5L	I/O6L	Vcc	I/OoR	I/O2R	I/O3R	I/O5R	I/O6R		
/	Α	В	С	D	E	F	G	Н	j	К	L	
INDEX	(

2941 drw 04

PIN NAMES

Right Port	Names
CER	Chip Enable
R/WR	Read/Write Enable
ŌĒR	Output Enable
A0R - A12R	Address
I/Oor - I/O7R	Data Input/Output
SEMR	Semaphore Enable
ÎNTR	Interrupt Flag
BUSYR	Busy Flag
1/S	Master or Slave Select
'cc	Power
ND	Ground
	R/WR OER AOR - A12R I/OOR - I/O7R SEMR INTR BUSYR

2941 tbl 01

NOTES:

- 1. All Vcc pins must be connected to power supply.
 2. All GND pins must be connected to ground supply.
 3. This text does not indicate oriention of the actual part-marking

6

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

	Inp	uts ⁽¹⁾		Outputs				
CE	R/W	ŌĒ	SEM	1/00-7	Mode			
Н	Х	Х	Н	High-Z	Deselected: Power Down			
L	L	×	Н	DATAIN	Write to Memory			
L	Н	L	Н	DATAout	Read Memory			
Х	X	Н	Х	High-Z	Outputs Disabled			

NOTE:

1. AOL - A12L ≠ AOR - A12R

2941 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	Inp	uts		Outputs		
CE	R/W	ŌĒ	SEM	I/O ₀₋₇	Mode	
Н	Н	L	L	DATAout	Read Data in Semaphore Flag	
Н	5	X	L	DATAIN	Write Dเทo into Semaphore Flag	
L	Х	Х	L	_	Not Allowed	

2941 tbl 03

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
Та	Operating Temperature	0 to +70	ç
TBIAS	Temperature Under Bias	-55 to +125	ç
Тѕтс	Storage Temperature	-55 to +125	ů
lout	DC Output Current	50	mA

NOTES:

2941 tbl 04

2. VTERM must not exceed Vcc + 0.3V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	$3.3V \pm 0.3V$
Commercial	0°C to +70°C	0V	3.3V

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0	_	Vcc+0.3	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾		0.8	٧

NOTES

1. VIL≥ -1.5V for pulse width less than 10ns.

2941 tbl 06

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	рF
Соит	Output Capacitance	Vout = 0V	11	pF

NOTE:

2941 tbl 07

 This parameter is determined by device characterization but is not production tested.

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($Vcc = 3.3V \pm 0.3V$)

			IDT70	V05S	IDT70		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
llul	Input Leakage Current ⁽⁵⁾	Vcc = 3.6V, Vin = 0V to Vcc	_	10		5	μА
IILOI	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	-	10		5	μА
Vol	Output Low Voltage	IOL = 4mA	_	0.4	_	0.4	٧
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	-	٧

2941 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (Voc = $3.3V \pm 0.3V$)

		JRE AND SUPPLY VOL			7000	·	70V0	<u>`</u>	70V	05X55	
Symbol	Parameter	Test Condition	Versi	on	Typ. ⁽²	Max.	Typ. ⁽²⁾	Max.	Max. Typ. ⁽²⁾		Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE = VIL, Outputs Open SEM = VIH f = fMAX ⁽³⁾	COM'L	S L	80 80	140 120	70 70	115 100	70 70	115 100	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	CER = CEL = VIH SEMR = SEML = VIH f = fMAX ⁽³⁾	COM'L.	Ø L	12 10	25 20	10 8	25 20	10 8	25 20	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	CEL or CER = VIH Active Port Outputs Open $f = f_{MAX}^{(3)}$ SEMR = SEML = VIH	COM'L.	SL	40 40	82 72	35 35	72 62	35 35	72 62	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports CEL and CEn ≥ Vcc - 0.2V Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V, f = 0 ⁽⁴⁾ SEMn = SEML ≥ Vcc - 0.2V	COM'L.	S L	1.0 0.2	5 25	1.0 0.2	5 2.5	1.0 0.2	5 2.5	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port $\overline{\text{CE}}$ L or $\overline{\text{CER}} \ge \text{Vcc} - 0.2\text{V}$ $\overline{\text{SEMR}} = \overline{\text{SEML}} \ge \text{Vcc} - 0.2\text{V}$ $\text{Vin} \ge \text{Vcc} - 0.2\text{V}$ or $\text{Vin} \le 0.2\text{V}$ Active Port Outputs Open $f = f_{\text{MAX}}^{(3)}$	COM'L.	S L	50 50	81 71	45 45	71 61	45 45	71 61	mA

NOTES:

- 1. X in part numbers indicates power rating (S or L)
- 2. VCC = 3.3V, TA = +25°C.
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. At Vcc≤2.0V input leakages are undefined.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
•	2941 tbl 10




Figure 1. AC Output Test Load

Figure 2. Output Load (For tLz, tHz, tWz, tow) Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾


		IDT70\	/05X25	IDT70\	/05X35	IDT70	V05X55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
trc	Read Cycle Time	25		35	_	55		ns
taa	Address Access Time	_	25	_	35	_	55	ns
tACE	Chip Enable Access Time ⁽³⁾	_	25	_	35		55	ns
tAOE	Output Enable Access Time	_	15	_	20	_	30	ns
tон	Output Hold from Address Change	3	· -	3		3	_	ns
tLZ	Output Low-Z Time ^(1, 2)	3	· —	3	_	3		ns
tHZ	Output High-Z Time ^(1, 2)	- 29	15	_	20		25	ns
tpu	Chip Enable to Power Up Time ⁽²⁾	o 🚳	_	0	_	0	_	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	_	25	_	35	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15		15	_	15	_	ns
tsaa	Semaphore Address Access Time		35		45		65	ns

NOTES:


2941 tbl 11

- 1. Transition is measured ±200mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. To access RAM, $\overline{CE} = L$, $\overline{SEM} = H$.
- 4. X in part numbers indicates power rating (S or L).

TIMING OF POWER-UP POWER-DOWN



WAVEFORM OF READ CYCLES(5)



NOTES:

- 1. Timing depends on which signal is asserted last, $\overline{\text{OE}}$ or $\overline{\text{CE}}$.
- 2. Timing depends on which signal is de-asserted first CE or OE.
- 3. tepo delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
- 5. SEM = H.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾

		IDT70V	05X25	IDT70V	05X35	IDT70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE						•	
twc	Write Cycle Time	25	<u> </u>	35	_	55	_	ns
tew	Chip Enable to End-of-Write ⁽³⁾	20	_	30		45	_	ns
taw	Address Valid to End-of-Write	20		30	_	45	_	ns
tas	Address Set-up Time ⁽³⁾	0		0	_	0	 	ns
twp	Write Pulse Width	20	<u></u>	25	_	40	—	ns
twn	Write Recovery Time	0	~ —	0	_	0	<u> </u>	ns
tow	Data Valid to End-of-Write	15	* —	20	<u> </u>	30	-	ns5
tHZ	Output High-Z Time ^(1, 2)	- 27	15		20	_	25	ns
tDH	Data Hold Time ⁽⁴⁾	0,	_	0	_	0	<u> </u>	ns
twz	Write Enable to Output in High-Z ^(1, 2)		15	_	20	_	25	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0		0	-	0	_	ns
tswrp	SEM Flag Write to Read Time	5	_	5		5	1 -	ns
tsps	SEM Flag Contention Window	5		5	_	5	<u> </u>	ns


NOTES:

- 1. Transition is measured ±200mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. To access RAM, CE = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire tew time.
- 4. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 5. X in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,3,5,8)




TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING(1,3,5,8)



NOTES:

- 1. R/W or CE must be HIGH during all address transitions.
- A write occurs during the overlap (tew or twe) of a low CE and a low R/W for memory array writing cycle.
 twn is measured from the earlier of CE or R/W (or SEM or R/W) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last, $\overline{\text{CE}}$, or R/\overline{W} .
- Timing depends on which enable signal is de-asserted first, \overline{CE} , or $R\overline{W}$.
- 8. If $\overline{\text{OE}}$ is LOW during $\overline{\text{P/W}}$ controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during an RIW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



NOTE:

1. $\overline{CE} = H$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



NOTES:

- 1. Don = Dol = L, CEn = CEL = H, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/WA or SEMA going high to R/WB or SEMB going HIGH.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

		IDT70V	05X25	IDT70\	/05X35	IDT70	V05X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
BUSY TIM	MING (M/S = H)								
tBAA	BUSY Access Time from Address Match		25	_	35		45	ns	
tBDA	BUSY Disable Time from Address Not Matched		25		35	_	45	ns	
tBAC	BUSY Access Time from Chip Enable LOW	_ <u>.</u>	25		35	_	45	ns	
tBDC	BUSY Disable Time from Chip Enable HIGH	- 43	25	T -	35	_	45	ns	
taps	Arbitration Priority Set-up Time ⁽²⁾	5		5		5	-	ns	
tBDD	BUSY Disable to Valid Data ⁽³⁾	#	25	_	35	,	35	ns	
BUSY TIM	MING (M/S = L)		iller Ore						
twB	BUSY Input to Write ⁽⁴⁾	0	.X-	0		0	Γ_	ns	
twn	Write Hold After BUSY ⁽⁵⁾	20	₹ —	25	I –	25	T	ns	
PORT-TO	-PORT DELAY TIMING								
twon	Write Pulse to Data Delay ⁽¹⁾	_//	55		65		85_	ns	
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	4,	50	50 —			80	ns	

NOTES:

- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/S = H) or "Timing Waveform of Write With Port-To-Port Delay (M/S=L)"".


 To ensure that the earlier of the two ports wins.

 tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual) or tDDD tDW (actual).

 To ensure that the write cycle is inhibited during contention.

- To ensure that a write cycle is completed after contention. "x" is part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ WITH BUSY(2) (M/S = VIH)




NOTES:


- 1. To ensure that the earlier of the two ports wins.
- 2. CEL = CER = L
- 3. $\overline{OE} = L$ for the reading port.

2941 drw 13


TIMING WAVEFORM OF SLAVE WRITE (M/ \overline{S} = L)



WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ (M/ \overline{S} = H)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $TIMING^{(1)}(M/\overline{S} = H)$




NOTES:

- All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
 If tAPS is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1)

		IDT70V	/05X25	IDT70\	/05X35	IDT70\		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min	Max.	Unit
INTERRU	IPT TIMING							
tas	Address Set-up Time	0	_	0	I –	0	Τ —	ns
twn	Write Recovery Time	0	_	0	T -	0	T -	ns
tins	Interrupt Set Time		25		30		40	ns
tinn	Interrupt Reset Time	_	30	1 =	35	_	45	ns
OTE:	· · · · · · · · · · · · · · · · · · ·	4		<u> </u>				2941 tbl 1

WAVEFORM OF INTERRUPT TIMING(1)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See interrupt truth table.
- Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

TRUTH TABLE I -- INTERRUPT FLAG(1)

Left Port						R	light Po	rt		
R/WL	CEL	ŌĒL	A0L-A12L	ĪNTL	R/W _R	CER	ŌĒR	Aor-A12R	ĪNTR	Function
L	L	Х	1FFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	X	L	L	1FFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	1FFE	X	Set Left INTL Flag
X	L	L	1FFE	H ⁽²⁾	X	X	X	X	X	Reset Left INTL Flag

NOTES:

- 1. Assumes BUSYL = BUSYR = H.
- If $\overline{BUSY}L = L$, then no change.
- 3. If BUSYR = L, then no change.

^{1. &}quot;x" in part numbers indicates power rating (S or L).

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inp	outs	Out	puts	
<u>CE</u> L	CER	A0L-A12L A0R-A12R	BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	Function
X	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
X	Н	MATCH	Н	Н	Normal
L	L MATCH (2)		(2)	Write Inhibit ⁽³⁾	

NOTES:

2941 tbl 16

- 1. Pins BUSYL and BUSYA are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70V05 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after
 the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low
 simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V05.

2941 tbl 17

FUNCTIONAL DESCRIPTION

The IDT70V05 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V05 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is set when the right port writes to memory location 1FFE (HEX). The left port clears the interrupt by reading address location 1FFE. Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is set when the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag ($\overline{\text{INTR}}$), the right port must read the memory location 1FFF.

The message (8 bits) at 1FFE or 1FFF is user-defined. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical

6.27 13




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V05 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V05 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V05 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V05 RAM the busy pin is an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = H) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the R/W signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT70V05 is an extremely fast Dual-Port 8K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT70V05 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V05's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V05 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in

system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V05 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, OE, and R/W) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read

value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

6

16

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V05's Dual-Port RAM. Say the 8K x 8 RAM was to be divided into two 4K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two

processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT70V05 Semaphore Logic

ORDERING INFORMATION



6.27



HIGH-SPEED 3.3V 16K x 8 DUAL-PORT STATIC RAM

PRELIMINARY IDT70V06S/L

integrated Device Technology, in

FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial:25/35/55ns (max.)
- Low-power operation
 - IDT70V06S

Active: 350mW (typ.)

Standby: 3.5mW (typ.)

— IDT70V06L

Active: 350mW (typ.)


Standby: 1mW (typ.)

- IDT70V06 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master
 M/S = L for BUSY input on Slave
- Interrupt Flag

- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- Battery backup operation—2V data retention
- TTL-compatible, single 3.3V (±0.3V) power supply
- Available in 68-pin PGA and PLCC, and a 64-pin TQFP

DESCRIPTION:

The IDT70V06 is a high-speed 16K x 8 Dual-Port Static RAM. The IDT70V06 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGES

APRIL 1995


discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 350mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of $500\mu W$ from a 2V battery.

The IDT70V06 is packaged in a ceramic 68-pin PGA and PLCC and a 64-pin thin plastic quad flatpack (TQFP).

PIN CONFIGURATIONS



6.28

							_				_		
		51	50	48	46	44	42	40	38	36			
11		A5L	A4L	A2L	A0L	BUSYL	M/S	ĪÑŤR	A1R	A3R			
1	53	52	49	47	45	43	41	39	37	35	34		
10	A7L	A6L	A3L	A1L	ĪNTL	GND	BUSYR	A0R	A2R	A4R	A5R		
	55	54											
09	A9L	A8L			A7R	A6R							
	57	56								30	31		
80	A11L	A10L								A9R	A8R		
	59	58	1							28	29		
07	Vcc	A12L				IDT70 G68				A11R	A10R		
	61	60	1			GO	, ,			26	27		
06	N/C	A13L	1				PGA			GND	A12R		
	63	62	1		- 11	OP VI	EW (3)		24	25		
05	SEML	CEL								N/C	A13R		
	65	64	1							22	23		
04	ŌĒL	R/WL								SEMR	CER		
	67	66	1							20	21		
03	I/OoL	N/C								ŌĒR	R/WR		
	68	1	3	5	7	9	11	13	15	18	19		
02	I/O1L	I/O2L	I/O4L	GND	I/O7L	GND	I/O1R	Vcc	I/O4R	I/O7R	N/C		
		2	4	6	8	10	12	14	16	17			
01	* •	I/O3L	1/O5L	I/O6L	VCC	I/OoR	I/O2R	I/O3R	I/O5R	I/O6R			
	Α	В	С	D	Е	F	G	Н	J	К	, L		
INDE	X									;	2942 drw 04		

PIN NAMES

Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L - A13L	A0R - A13R	Address
I/OoL - I/O7L	I/O0R - I/O7R	Data input/Output
SEML	SEMR	Semaphore Enable
ĪNTL	ĪNTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
M	I/S	Master or Slave Select
V	cc	Power
G	ND	Ground

NOTES:

- 2942 tbl 01
- 1. All Vcc pins must be connected to power supply.
 2. All GND pins must be connected to ground supply.
 3. This text does not indicate the actual part marking.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

	Inp	uts ⁽¹⁾		Outputs	
CE	R/W	ŌĒ	SEM	I/O ₀₋₇	Mode
Н	Х	Х	Н	High-Z	Deselected: Power Down
L	L	Х	Н	DATAIN	Write to Memory
L	Н	L	Н	DATAOUT	Read Memory
X	Х	Н	Х	High-Z	Outputs Disabled

NOTE:

1. AOL - A13L ≠ AOR - A13R

2942 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	Inp	uts		Outputs				
CE	R/W	ŌĒ	SEM	I/O ₀₋₇	Mode			
Н	Н	L	L	DATAOUT	Read Data in Semaphore Flag			
Н	<i></i>	х	L	DATAIN	Write Dเทอ into Semaphore Flag			
L	Х	Х	L	- T	Not Allowed			

2942 tbl 03

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
ТА	Operating Temperature	0 to +70	ç
TBIAS	Temperature Under Bias	-55 to +125	ů
Тѕтс	Storage Temperature	-55 to +125	ô
Іоит	DC Output Current	50	mA

NOTES:

2942 tbl 04

2. VTERM must not exceed Vcc + 0.3V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	ov	3.3V ± 0.3V
			2942 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0	<u> </u>	Vcc+0.3	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.8	٧

NOTES:

Vı∟≥ -1.5V for pulse width less than 10ns.

2942 tbl 06

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Cout	Output Capacitance	Vout = 0V	11	pF

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

This parameter is determined by device characterization but is not production tested.

6

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $3.3V \pm 0.3V$)

			IDT70V06S		IDT70V06L			
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit	
IIul	Input Leakage Current ⁽⁵⁾	Vcc = 3.6V, ViN = 0V to Vcc	_	10		5	μА	
IILOI	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10	_	5	μА	
Vol	Output Low Voltage	IOL = 4mA	_	0.4		0.4	V	
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	-	V	

2942 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (Vcc = $3.3V \pm 0.3V$)

		Tool		70V	06X25	70V	06X35	70V	06X55	
Symbol	Parameter	Test Condition	Version	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE = VIL, Outputs Open SEM = VIH f = fMAX ⁽³⁾	COM'L. S L	80 80	140 120	70 70	115 100	70 70	115 100	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	CER = CEL = VIH SEMR = SEML = VIH f = fMAX ⁽³⁾	COM'L. S L	12 10	25 20	10 8	25 20	10 8	25 20	mA
ISB2	Standby Current (One Port — TTL Level Inputs) SEMR = SEML = VIH	CEL or CER = VIH Active Port Outputs Open f = fmax ⁽³⁾	COM'L. S L	40 40	82 72	35 35	72 62	35 35	72 62	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports CE L and CER ≥ Vcc - 0.2V Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V, f = 0 ⁽⁴⁾ SEMR = SEML ≥ Vcc - 0.2V	COM'L. S L	1.0 0.2	5 2.5	1.0 0.2	5 2.5	1.0 0.2	5 2.5	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port CEL or CER ≥ Vcc - 0.2V SEMR = SEML ≥ Vcc - 0.2V Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V Active Port Outputs Open f = fMAX ⁽³⁾	COM'L. S L	50 50	81 71	45 45	71 61	45 45	71 61	mA

NOTES:

NOTES:

1. X in part numbers indicates power rating (S or L)

2. Vcc = 3.3V, TA = +25°C.


4. f = 0 means no address or control lines change.


5. At Vcc≤2.0V input leakages are undefined.

^{3.} At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2





2942 tbl 10

Figure 1. AC Output Test Load

Figure 2. Output Load (5pF for tLz, tHz, twz, tow) Including scope and jig.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

		IDT70V	06X25	IDT70V06X35		IDT70V06X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	LE							
tRC	Read Cycle Time	25	_	35		55	-	ns
taa	Address Access Time		25	_	35		55	ns
tACE	Chip Enable Access Time ⁽³⁾	_	25	l –	35	<u> </u>	55	ns
tAOE	Output Enable Access Time		15	_	20	<u> </u>	30	ns
tон	Output Hold from Address Change	3	_	3	—	3		ns
tLZ	Output Low-Z Time ^(1, 2)	3	_	3		3	_	ns
tHZ	Output High-Z Time ^(1, 2)	-	15		20	_	25	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0		0		0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾		25		35	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15	_	15		ns
tsaa	Semaphore Address Access Time		35		45		65	ns


2942 tbl 11

- 1. Transition is measured ±200mV from low or high impedance voltage with load (Figures 1 and 2).
- This parameter is guaranteed but not tested.
 To access RAM, CE = L, SEM = H.
- 4. X in part numbers indicates power rating (S or L).

TIMING OF POWER-UP POWER-DOWN



WAVEFORM OF READ CYCLES(5)



NOTES:

- 1. Timing depends on which signal is asserted last, \overline{OE} or \overline{CE} .
- 2. Timing depends on which signal is de-asserted first $\overline{\text{CE}}$ or $\overline{\text{OE}}$.
- 3. tapp delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
- SEM = VIH.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (5)

		IDT70	V06X25	IDT70	IDT70V06X35		IDT70V06X55	
Symbol	Parameter	Min.	Max	Min.	Max	Min.	Max.	Unit
WRITE CY	CLE							
twc	Write Cycle Time	25	_	35	<u> </u>	55	_	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	20		30		45		ns
taw	Address Valid to End-of-Write	20		30		45	-	ns
tAS	Address Set-up Time ⁽³⁾	0		0	<u> </u>	0	<u> </u>	ns
twp	Write Pulse Width	20		25	<u> </u>	40		ns
twn	Write Recovery Time	0	T —	0	<u> </u>	0	T	ns
tow	Data Valid to End-of-Write	15		20	_	30		ns5
tHZ	Output High-Z Time ^(1, 2)	 	15		20		25	ns
tDH	Data Hold Time ⁽⁴⁾	0	T	0	T "	0		ns
twz	Write Enable to Output in High-Z ^(1, 2)	_	15	_	20		25	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0		0		0		ns
tswrd	SEM Flag Write to Read Time	5		5	_	5	_	ns
tsps	SEM Flag Contention Window	5	T-	5	_	5		ns


NOTES:

- 1. Transition is measured ±200mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. To access RAM, ČE = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire tew time.
- 4. The specification for tor must be met by the device supplying write data to the RAM under all operating conditions. Although tor and tow values will vary over voltage and temperature, the actual tor will always be smaller than the actual tow.
- 5. X in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,3,5,8)




TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING^(1,3,5,8)



NOTES

- 1. R/W or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low $\overline{\text{CE}}$ and a low R/\overline{W} for memory array writing cycle.
- 3. twn is measured from the earlier of $\overline{\text{CE}}$ or $\overline{\text{R/W}}$ (or $\overline{\text{SEM}}$ or $\overline{\text{R/W}}$) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last, $\overline{\text{CE}}$, or $\overline{\text{R/W}}$.
- 7. Timing depends on which enable signal is de-asserted first, \overline{CE} , or R/\overline{W} .
- 8. If \overline{OE} is low during \overline{RW} controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is high during an \overline{RW} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



NOTE

1. $\overline{CE} = H$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



NOTES:

- 1. Don = DoL = L, $\overline{\text{CE}}_{R}$ = $\overline{\text{CE}}_{L}$ = H, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/WA or SEMA going high to R/WB or SEMB going high.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾


		IDT70\	/06X25	IDT70	V06X35	IDT70	V06X55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIMII	NG (M/S = H)						-	
tBAA	BUSY Access Time from Address Match	_	25		35		45	ns
tBDA	BUSY Disable Time from Address Not Matched	_	25	_	35	_	45	ns
tBAC	BUSY Access Time from Chip Enable LOW	<u> </u>	25	_	35	_	45	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		25		35	_	45	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	_	5	_	5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	_	25	_	35	_	55	ns
BUCY TIME	NG (M/S = L)				,			
	1	Т -	1	1 -	1	T		Т
twB	BUSY Input to Write ⁽⁴⁾	0		0		0		ns
twn	Write Hold After BUSY ⁽⁵⁾	20	<u> </u>	25		25	<u> </u>	ns
PORT-TO-F	PORT DELAY TIMING							
twod	Write Pulse to Data Delay ⁽¹⁾		55	l –	65		85	ns
todo	Write Data Valid to Read Data Delay ⁽¹⁾	_	50		60		80	ns

NOTES:

2942 tbl 12

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/S = H) or "Timing Waveform of Write With Port-To-Port Delay (M/S=L)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, twbd twp (actual) or tbbd tbw (actual).
- 4. To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.
- 6. "x" is part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY(2) (M/S = H)




NOTES:


2942 drw 12

- 1. To ensure that the earlier of the two ports wins. tAPS is ignored for $M/\overline{S} = VIL$ (SLAVE).
- 2. CEL = CER = VIL
- 3. \overline{OE} = ViL for the reading port.
- 4. If $M/\overline{S} = VIL(slave)$ then BUSY is input (BUSY*A* = VIH and BUSY*B* = "don't care", for this example.
- 5. All timing is the same for left and right port. Port "A" may be either left or right port. Port "B" is the port opposite from Port "A".


TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$



WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ (M/ \overline{S} = H)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾($M/\overline{S} = H$)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾


		IDT70	IDT70V06X25		IDT70V06X35		IDT70V06X55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min	Max.	Unit
NTERRUPT TIMING	G							
tas	Address Set-up Time	0	_	0		0	Τ —	ns
twn	Write Recovery Time	0	_	0	_	0	_	ns
tins	Interrupt Set Time	_	25		30	_	40	ns
tina	Interrupt Reset Time		30	_	35	_	45	ns

NOTE:

1. "x" in part numbers indicates power rating (S or L).

WAVEFORM OF INTERRUPT TIMING(1)





NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG(1)

	Left Port				Right Port					
R/WL	CEL	OEL	AoL-A13L	ĪNTL	R/WR	CEA	ŌĒR	AOR-A13R	ĪNTR	Function
L	L	Х	3FFF	Х	Х	х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	3FFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	3FFE	Х	Set Left INTL Flag
Х	L	L	3FFE	H ⁽²⁾	Х	Х	Х	Х	Х	Reset Left INTL Flag

NOTES:

- 1. Assumes BUSYL = BUSYR = H.
- 2. If $\overline{BUSY}L = L$, then no change.
- 3. If BUSYR = L, then no change.

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inputs			puts	
CEL	CER	Aol-A13L Aor-A13R	BUSY _L (1)	BUSYR ⁽¹⁾	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
X	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2942 tbl 16

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70V06 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after
 the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low
 simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D7 Left	Do - D7 Right	Status		
No Action	1	1	Semaphore free		
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token		
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphor		
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token		
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore		
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token		
Left Port Writes "1" to Semaphore	1	1	Semaphore free		
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token		
Right Port Writes "1" to Semaphore	1	1	Semaphore free		
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token		
Left Port Writes "1" to Semaphore	1	1	Semaphore free		

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V06.

2942 tbl 17

FUNCTIONAL DESCRIPTION

The IDT70V06 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V06 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is set when the right port writes to memory location 3FFE (HEX). The left port clears the interrupt by reading address location 3FFE. Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is set when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag ($\overline{\text{INTR}}$), the right port must read the memory location 3FFF.

The message (8 bits) at 3FFE or 3FFF is user-defined. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V06 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V06 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V06 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V06 RAM the busy pin is an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the RIW signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT70V06 is an extremely fast Dual-Port 16K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where \overline{CE} and SEM are both high.

Systems which can best use the IDT70V06 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V06's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V06 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in

system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V06 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, OE, and RIW) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read

value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V06's Dual-Port RAM. Say the 16K x 8 RAM was to be divided into two 8K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two

processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT70V06 Semaphore Logic

ORDERING INFORMATION



2942 drw 20



HIGH-SPEED 3.3V 32K x 8 DUAL-PORT STATIC RAM

PRELIMINARY IDT70V07S/L

FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Commercial: 25/35/55ns (max.)
- Low-power operation
 - IDT70V07S

Active: 450mW (typ.) Standby: 5mW (typ.)

- IDT70V07L

Active: 450mW (typ.) Standby: 5mW (typ.)


- IDT70V07 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master M/S = L for BUSY input on Slave
- Interrupt Flag

- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- TTL-compatible, single 3.3V (±0.3V) power supply
- · Available in 68-pin PGA and PLCC, and a 64-pin TQFP

DESCRIPTION:

The IDT70V07 is a high-speed 32K x 8 Dual-Port Static RAM. The IDT70V07 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

FUNCTIONAL BLOCK DIAGRAM




- 1. (MASTER): BUSY is output; (SLAVE): BUSY is input.
- 2. BUSY and INT outputs are non-tri-stated push-pull.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 450mW of power.

The IDT70V07 is packaged in a ceramic 68-pin PGA and PLCC and a 80-pin thin plastic guad flatpack (TQFP).







NOTE

1. This text does not indicate orientation of the actual part-marking.

11		51 A5L	50 A4L	48 A2L	46 A0L	44 BUSYL	42 M/S	40 INTR	38 A1R	36 A3R				
10	53 A7L	52 A6L	49 A3L	47 A1L	45 INTL	43 GND	41 BUSYR	39 A0R	37 A2R	35 A4R	34 A5R			
09	55 A9L	54 A8L		L	32 A7R	33 A6R								
08	57 A11L	56 A10L		30 A9R					31 A8R					
07	59 VCC	58 A12L	IDT70V07 A11F					IDT70V07 G68-1						
06	61 A14L	60 A13L		68-PIN PGA ⁽³⁾ GN			26 GND	27 A12R						
05	63 SEML	62 CEL		22				24 A14R	25 A13R					
04	65 OEL	64 R/WL						22 SEMR	23 CER					
03	67 I/O0L	66 N/C								20 OER	21 R/WR			
02	68 I/O1L	1 1/O2L	3 1/O4L	5 GND	7 I/O7L	9 GND	11 I/O1R	13 VCC	15 !/O4R	18 I/O7R	19 N/C			
01	<u>,•</u>	2 I/O3L	4 I/O5L	6 I/O6L	17 I/O6R									
	Á	В	С	D	E	F	G	н	J	K	L			
INDE	^										2943 drw 04			

PIN NAMES (1,2)

LIM MAINES.	•	
Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
ŌĒL	OE R	Output Enable
A0L - A14L	A0R - A14R	Address
1/O0L - 1/O7L	I/O0R - I/O7R	Data Input/Output
SEML	SEMR	Semaphore Enable
ĪNTL	ĪNTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
N	1/S	Master or Slave Select
V	'cc	Power
G	ND	Ground

NOTES:

- 1. All Vcc pins must be connected to power supply.
 2. All GND pins must be connected to ground supply.
 3. This text does not indicate orientation of the actual part-marking.

6

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

	Inp	uts ⁽¹⁾		Outputs				
CE	R/W	Œ	SEM	I/O0-7	Mode			
Н	Х	Х	Н	High-Z	Deselected: Power-Down			
L	L	X	Н	DATAIN	Write to Memory			
L	Н	L	Н	DATAOUT	Read Memory			
×	X	Н	Х	High-Z	Outputs Disabled			

NOTE:

1. AOL — A14L ≠ AOR — A14R

2943 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	Inputs					
CE	R/W	ŌĒ	SEM	I/O0-7	Mode	
Н	Н	L	L	DATAOUT	Read Data in Semaphore Flag	
Н	1	Х	L	DATAIN	Write I/Oo into Semaphore Flag	
L	X	Х	L	_	Not Allowed	

2943 tbl 03

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Commercial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	>
Та	Operating Temperature	0 to +70	ů
TBIAS	Temperature Under Bias	-55 to +125	ŷ
Тѕтс	Storage Temperature	-55 to +125	ů
lout	DC Output Current	50	mA

NOTES:

2943 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM≥ Vcc + 0.3V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	$3.3V \pm 0.3V$

2943 tbl 05

RECOMMENDED DC OPERATING CONDITIONS (2)

Symbol	Parameter	Min.	Min. Typ. Max.		Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0		Vcc+0.3	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾	<u> </u>	0.8	٧

NOTES:

1. VIL ≥ -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 0.3V.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTE:

2943 tbl 07

- This parameter is determined by device characterization but is not production tested. TQFP package only.
- 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 3.3V ± 0.3V)

			IDT70V07S		IDT70V07L		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
IIul	Input Leakage Current	Vcc = 3.6V, VIN = 0V to Vcc	_	10	_	5	μА
llLOl	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10		5	μА
Vol	Output Low Voltage	loL = 4mA	_	0.4	_	0.4	V
Vон	Output High Voltage	Iон = -4mA	2.4		2.4	_	٧

2943 tbl 08

2943 tb! 09

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (Vcc = $3.3V \pm 0.3V$)

		Test			70V0	7X25	70V	7X35	70V	07X55	
Symbol	Parameter	Condition	Versio	n	Тур. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Тур. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE = VIL, Outputs Open SEM = VIH f = fMAX ⁽³⁾	COM'L.	S L	100 100	170 140	90 90	140 120	90 90	140 120	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CER} = \overline{CEL} = VIH$ $\overline{SEMR} = \overline{SEML} = VIH$ $f = f_{MAX}^{(3)}$	COM'L.	S L	14 12	30 24	12 10	30 24	12 10	30 24	mA
ISB2	Standby Current	CE*A* = VIL and CE*B* = VIH(5)	COM'L.	s	50	95	45	87	45	87	mA
	(One Port — TTL	Active Port Outputs Open,)	L	50	85	45	75	45	75]]
	Level Inputs)	$f = fMAX^{(3)}$			1				1		
1		SEMR = SEML = VIH	•								
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	COM'L.	S	1.0 0.2	6 3	1.0 0.2	6 3	1.0 0.2	6 3	mA
	CMOS Level Inputs)	VIN \geq VCC - 0.2V or VIN \leq 0.2V, f = 0 ⁽⁴⁾ $\overline{SEMR} = \overline{SEML} \geq$ VCC - 0.2V									
ISB4	Full Standby Current (One Port — All	CE'a' ≤ 0.2V and CE'B' ≥ Vcc - 0.2V ⁽⁵⁾	COM'L.	S	60 60	90 80	55 55	85 74	55 55	85 74	mA
	CMOS Level Inputs)	SEMR = SEML ≥ Vcc - 0.2V									l i
		VIN ≥ VCC - 0.2V or VIN ≤ 0.2V									
		Active Port Outputs Open f = fmax ⁽³⁾			}	<u> </u>					

NOTES:

1. "X" in part numbers indicates power rating (S or L)

2. Vcc = 3.3V, TA = +25°C, and are not production tested. Icccc = 80mA (Typ.)

3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1 / tnc, and using "AC Test Conditions" of input levels of GND to 3V.

6.29


4. f = 0 means no address or control lines change.

5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

. 5

AC TEST CONDITIONS

GND to 3.0V
GND 10 3.0V
5ns Max.
1.5V
1.5V
See Figures 1 & 2






Figure 1. AC Output Test Load

Figure 2. Output Test Load (for tLz, tHz, twz, tow) * Including scope and jig.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

-		IDT70\	IDT70	V07X35	IDT70V07X55			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
trc	Read Cycle Time	25		35	_	55	-	ns
taa	Address Access Time	_	25	_	35		55	ns
tACE	Chip Enable Access Time ⁽³⁾		25	_	35	_	55	ns
tAOE	Output Enable Access Time	T -	15	_	20	_	30	ns
tон	Output Hold from Address Change	3		3		3	_	ns
tLZ	Output Low-Z Time ^(1, 2)	3	_	3	_	3	_	ns
tHZ	Output High-Z Time ^(1, 2)		15	_	20	_	25	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0		0	_	0		ns
tPD	Chip Disable to Power Down Time ⁽²⁾		25		35		50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15		15		ns
tsaa	Semaphore Address Access Time		35		45		65	ns

NOTES:


- Transition is measured ±200mV from low- or high-impedance voltage with Output Test Load (Figure 2).
- This parameter is guaranteed by device characterization, but is not production tested.
 To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL.
- 4. "X" in part numbers indicates power rating (S or L).

TIMING OF POWER-UP POWER-DOWN



6.29

WAVEFORM OF READ CYCLES(5)



NOTES:

- 1. Timing depends on which signal is asserted last, OE or CE.
- 2. Timing depends on which signal is de-asserted first, CE or OE.
- 3. tapp delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tAGE, tAGE, tAA or tBDD.
- 5. SEM = VIH.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾

		IDT70	V07X25	IDT70V07X35		IDT70V07X55			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
WRITE C	YCLE								
twc	Write Cycle Time	25	_	35	_	55	_	ns	
tew	Chip Enable to End-of-Write ⁽³⁾	20	<u> </u>	30		45		ns	
taw	Address Valid to End-of-Write	20		30	_	45		ns	
tas	Address Set-up Time ⁽³⁾	0		0	_	0	_	ns	
twp	Write Pulse Width	20	T —	25	_	40		ns	
twn	Write Recovery Time	0		0		0	_	ns	
tow	Data Valid to End-of-Write	15		20	_	30		ns	
tHZ	Output High-Z Time ^(1, 2)	_	15	_	20		25	ns	
tDH	Data Hold Time ⁽⁴⁾	0		0	_	0		ns	
twz	Write Enable to Output in High-Z ^(1, 2)		15	_	20		25	ns	
tow	Output Active from End-of-Write ^(1, 2, 4)	0		0		0		ns	
tswrd	SEM Flag Write to Read Time	5	_	5		5	_	ns	
tsps	SEM Flag Contention Window	5	Γ-	5		5		ns	

NOTES:


2943 tbl 12

- 1. Transition is measured ±200mV from low- or high-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL. Either condition must be valid for the entire tew time.
- 4. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.


6.29

5. "X" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,5,8)



TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING(1,5)




- 1. R/W or CE must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a LOW CE and a LOW R/W for memory array writing cycle.

 3. twn is measured from the earlier of CE or R/W (or SEM or R/W) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM LOW transition occurs simultaneously with or after the RW LOW transition, the outputs remain in the high-impedance state.
- 6. Timing depends on which enable signal is asserted last, $\overline{\text{CE}}$ or R/\overline{W} .
- This parameter is guaranteed by device characterization, but is not production tested. Transition is measured ± 200mV from steady state with the Output Test Load (Figure 2).
- 8. If OE is LOW during RW controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

 9. To access RAM, $\overrightarrow{CE} = V_{IL}$ and $\overrightarrow{SEM} = V_{IL}$. To access semaphore, $\overrightarrow{CE} = V_{IH}$ and $\overrightarrow{SEM} = V_{IL}$. tew must be met for either condition.


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



NOTE:

1. $\overline{CE} = V_{IH}$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



- 1. DOR = DOL = VIL, CER = CEL = VIH.
- All timing is the same for left and right ports. Port "A" may be either left or right port. "B" is the opposite from port "A".
 This parameter is measured from P/W-A or SEM·A going HIGH to P/WB or SEM·B going HIGH.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

	IDT70\	/07X25	IDT70	/07X35	IDT70V	07X55	
Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
MING (M/S = ViH)							
BUSY Access Time from Address Match		25	_	35	_	45	ns
BUSY Disable Time from Address Not Matched		25		35		45	ns
BUSY Access Time from Chip Enable LOW	—	25		35		45	ns
BUSY Disable Time from Chip Enable HIGH	Π-	25	_	35	_	45	ns
Arbitration Priority Set-up Time ⁽²⁾	5		5	_	5		ns
BUSY Disable to Valid Data ⁽³⁾	_	25	_	35		55	ns
MING (M/S = VIL)							
BUSY Input to Write ⁽⁴⁾	0		0		0	_	ns
Write Hold After BUSY ⁽⁵⁾	20		25	_	25		ns
-PORT DELAY TIMING							
Write Pulse to Data Delay ⁽¹⁾		55	_	65	_	85	ns
Write Data Valid to Read Data Delay ⁽¹⁾		50		60		80	ns
	BUSY Disable Time from Address Match BUSY Access Time from Address Not Matched BUSY Disable Time from Chip Enable LOW BUSY Disable Time from Chip Enable HIGH Arbitration Priority Set-up Time ⁽²⁾ BUSY Disable to Valid Data ⁽³⁾ MING (M/S = VIL) BUSY Input to Write ⁽⁴⁾ Write Hold After BUSY ⁽⁵⁾ -PORT DELAY TIMING Write Pulse to Data Delay ⁽¹⁾	Parameter Min. MING (WS = Vih) BUSY Access Time from Address Match BUSY Disable Time from Address Not Matched BUSY Access Time from Chip Enable LOW BUSY Disable Time from Chip Enable HIGH Arbitration Priority Set-up Time ⁽²⁾ BUSY Disable to Valid Data ⁽³⁾ MING (M/S = Vil) BUSY Input to Write (4) Write Hold After BUSY ⁽⁵⁾ Q0 PORT DELAY TIMING Write Pulse to Data Delay ⁽¹⁾	MING (M/S = ViH) BUSY Access Time from Address Match	Parameter Min. Max. Min. MING (WS = ViH) ■ ■ ■ ■ ■ ■ □ ■ □	Parameter Min. Max. Min. Max. MING (M/S = ViH) BUSY Access Time from Address Match — 25 — 35 BUSY Disable Time from Address Not Matched — 25 — 35 BUSY Access Time from Chip Enable LOW — 25 — 35 BUSY Disable Time from Chip Enable HIGH — 25 — 35 Arbitration Priority Set-up Time ⁽²⁾ 5 — 5 — 5 — BUSY Disable to Valid Data ⁽³⁾ — 25 — 35 MING (M/S = VIL) BUSY Input to Write ⁽⁴⁾ 0 — 0 — BUSY Input to Write Pold After BUSY ⁽⁵⁾ 20 — 25 —	Parameter Min. Max. Min. Max. Min. MING (WS = VIH) BUSY Access Time from Address Match — 25 — 35 — BUSY Disable Time from Address Not Matched — 25 — 35 — BUSY Disable Time from Chip Enable LOW — 25 — 35 — BUSY Disable Time from Chip Enable HIGH — 25 — 35 — Arbitration Priority Set-up Time ⁽²⁾ 5 — 5 — 5 — 5 BUSY Disable to Valid Data ⁽³⁾ — 25 — 35 — MING (M/S = VIL) BUSY Input to Write ⁽⁴⁾ 0 — 0 — 0 BUSY Input to Write ⁽⁴⁾ 0 — 0 — 0 — 25 PORT DELAY TIMING — 55 — 65 —	Parameter Min. Max. Min. Max. Min. Max. MING (WS = VIH) BUSY Access Time from Address Match — 25 — 35 — 45 BUSY Disable Time from Address Not Matched — 25 — 35 — 45 BUSY Access Time from Chip Enable LOW — 25 — 35 — 45 BUSY Disable Time from Chip Enable HIGH — 25 — 35 — 45 Arbitration Priority Set-up Time ⁽²⁾ 5 — 5 — 5 — 5 — 5 — 5 — 5 — 5 — 5 — 5 — 55 — 55 — 55 — 55 — 55 — 55 — 20 — 25 — 25 — 25 — 35 — 55 — 55 — 55 — 55 — 20 —<

NOTES:

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdb is a calculated parameter and is the greater of 0, twbb twp (actual) or tbbb tbw (actual).
- 4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
- 5. To ensure that a write cycle is completed on port "B" after contention on port "A".
- 6. "X" in part numbers indicates power rating (S or L).


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY (2,5)



NOTES:


- 1. To ensure that the earlier of the two ports wins, taps is ignored for $M/\overline{S} = VIL$ (SLAVE).
- 2. CEL = CER = VIL
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. If M/S = VIL (SLAVE), then BUSY is an input (BUSY'A' = VIH and BUSY'B' = "don't care", for this example).
- 5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

TIMING WAVEFORM OF WRITE WITH BUSY




- 1. twn must be met for both BUSY input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes High.

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING(1)



NOTES:


- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or the other, but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾

		IDT70	V07X25	IDT70V07X35		IDT70V07X55		1 1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	JPT TIMING							
tas	Address Set-up Time	0	_	0	_	0	T —	ns
twn	Write Recovery Time	0	I	0	_	0	_	ns
tins	Interrupt Set Time	1 –	25	_	30	_	40	ns
tinn	Interrupt Reset Time	_	30		35		45	ns

1. "X" in part numbers indicates power rating (S or L).

WAVEFORM OF INTERRUPT TIMING(1)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal (CE or R/W) is asserted last.
- 4. Timing depends on which enable signal (CE or R/W) is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG(1)

	Let				Right Port					
RÆL	CEL	<u>OE</u> L	A14L-A0L	ĪNTL	R/Wn	CER	ŌĒR	A14R-A0R	ĪNTR	Function
L	L	Х	7FFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	7FFF	H ⁽³⁾	Reset Right INTR Flag
Х	X	Х	Х	L ⁽³⁾	L	L	X	7FFE	X	Set Left INTL Flag
Х	L	L	7FFE	H ⁽²⁾	Х	X	×	X	Х	Reset Left INTL Flag

NOTES:

- 1. Assumes BUSYL = BUSYR =VIH.
- 2. If $\overline{BUSY}L = VIL$, then no change.
- 3. If BUSYR = VIL, then no change.

TRUTH TABLE I — ADDRESS BUSY ARBITRATION

	inp	uts	Out	puts	
CEL	CER	A0L-A14L A0R-A14R	BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	Function
Х	Х	NO MATCH	H	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2943 tbl 16

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY outputs on the IDT7007 are push-pull, not open drain outputs. On slaves the BUSY input internally inhibits writes.
- "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable
 after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs can not be LOW
 simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

TRUTH TABLE II — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE⁽¹⁾

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore 0 1 No change. Right side has no		No change. Right side has no write access to semaphore	
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

2943 tbl 17

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V07.

FUNCTIONAL DESCRIPTION

The IDT70V07 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V07 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is asserted when the right port writes to memory location 7FFE (HEX), where a write is defined as $\overline{\text{CE}} = R \overline{\text{W}} = \text{VIL}$ per the Truth Table. The left port clears the interrupt through access of address location 7FFE when $\overline{\text{CER}} = \overline{\text{OER}} = \text{VIL}$, $R / \overline{\text{W}}$ is a "don't care". Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is asserted when the left port writes to memory location 7FFF (HEX) and to clear the interrupt flag ($\overline{\text{INTR}}$), the right port must read the memory

7FFF location 7FFF. The message (8 bits) at 7FFE or 7FFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FFE and 7FFF are not used as mail boxes, but as part of the random access memory. Refer to Table 1 for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V07 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V07 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V07 RAMs.

write inhibit signal. Thus on the IDT70V07 RAM the busy pin is an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the R/W signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT70V07 is an extremely fast Dual-Port 32K x 8 CMOS Static RAM with an additional 8 address locations

dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT70V07 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V07's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V07 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that

6.29 15

6

2943 drw 20

semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V07 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, OE, and R/W) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must




Figure 4. IDT70V07 Semaphore Logic

be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V07's Dual-Port RAM. Say the 32K x 8 RAM was to be divided into two 16K x 8 blocks which were to be dedicated at any one time to

servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 16K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 16K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 16K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 16K blocks of Dual-Port RAM with each other.


The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

ORDERING INFORMATION



2943 drw 22

HIGH-SPEED 3.3V 4K x 16 DUAL-PORT STATIC RAM

FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 25/35/55ns (max.)
- Low-power operation
 - IDT70V24S

Active: 230mW (typ.) Standby: 3.3mW (typ.)

— IDT70V24L

Active: 230mW (typ.) Standby: .66mW (typ.)


- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70V24 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- M/S = H for BUSY output flag on Master
 M/S = L for BUSY input on Slave
- Interrupt Flag
- Devices are capable of withstanding greater than 2001V electrostatic charge.
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- TTL-compatible, single 3.3V (±0.3V) power supply
- Available in 84-pin PGA, PLCC and 100-pin TQFP

DESCRIPTION:

The IDT70V24 is a high-speed 4K x 16 Dual-Port Static RAM. The IDT70V24 is designed to be used as a stand-alone 64K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

6

IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\text{CE}}$


permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS™ high-performance technology, these devices typically operate on only 350mW of power.

The IDT70V24 is packaged in a ceramic 84-pin PGA, an 84-Pin PLCC and a 100-pin Thin Quad Plastic Flatpack.

PIN CONFIGURATIONS





	63	61	60	58	55	54	51	48	46	45	42
11	I/O7L	1/O5L	I/O4L	I/O2L	I/Ool	ŌĒL	SEML	LB∟	A11L	A10L	A7L
	66	64	62	59	56	49	50	47	44	43	40
10	I/O10L	I/O8L	I/O ₆ L	I/O3L	I/O1L	ŪBL	CEL	N/C	A9L	A8L	A ₅ L
	67	65			57	53	52			41	39
09	I/O11L	I/O9L			GND	Vcc		A6L	A4L		
	69	68	[·		38	37		
80	I/O13L	I/O12L						AзL	A2L		
	72	71	73			33	35	34			
07	I/O15L	I/O14L	Vcc			BUSYL	AoL	ĪNTL			
	75	70	74			32	31	36			
06	I/Oor	GND	GND			4-PIN PO	GND	M/S	A1L		
	76	77	78			28	29	30			
05	I/O1R	I/O2R	Vcc						Aon	ĪÑĪR	BUSY
	79	80								26	27
04	I/O3R	I/O4R								A2R	A ₁ R
	81	83	1		7	11	12]		23	25
03	I/O5R	I/O7R			GND	GND	SEMR			A 5R	A 3R
	82	1	2	5	8	10	14	17	20	22	24
02	I/O6R	I/O9R	I/O10R	I/O13R	I/O15R	R/WR	Ū₿́R	A11R	A8R	A6R	A4R
	84	3	4	6	9	15	13	16	18	19	21
01	1/O8R	I/O11R	I/O12R	I/O14R	ŌĒR	LBR	CER	N/C	A10R	A9R	A7R
	Α Α	В	С	D	E	F	G	Н	J	К	L
/ iex											

2911 drw 04

PIN NAMES(1,2)

Left Port	Right Port	Names
CEL.	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L - A11L	A0R - A11R	Address
I/O0L - I/O15L	I/O0R - I/O15R	Data Input/Output
SEML	SEMR	Semaphore Enable
UB L	UB R	Upper Byte Select
<u>LB</u> L	<u>LB</u> R	Lower Byte Select
ĪNTL	ĪNTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
M	/S	Master or Slave Select
V	cc	Power
GI	ND	Ground

NOTES:

- 1. All VCc pins must be connected to power supply.
 2. All GND pins must be connected to ground supply.
 3. This text does not indicate the actual part-marking.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts ⁽¹⁾			Out	puts	
CE	R/W	ŌĒ	ŪB	ĪB	SEM	I/O8-15	I/O ₀₋₇	Mode
Н	X	Х	Х	Х	Н	High-Z	High-Z	Deselected: Power Down
Х	Х	Х	I	Н	н	High-Z	High-Z	Both Bytes Deselected
L	L	Х	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Η	L.	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High-Z	DATAOUT	Read Lower Byte Only
L	Н	L	L	Ĺ	Н	DATAOUT	DATAOUT	Read Both Bytes
Х	Х	Н	Х	Х	Х	HighZ	High-Z	Outputs Disabled

NOTE:

1. AoL — A11L ≠ AOR — A11R

2911 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	Inputs						outs	
CE	R/W	Œ	ŪB	ĪВ	SEM	I/O8-15	I/O ₀₋₇	Mode Mode
Н	Н	L	Х	Х	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
X	Н	L	Н	Н	L	DATAOUT	DATAout	Read Data in Semaphore Flag
Н	5	X	Х	Х	L	DATAIN	DATAIN	Write DINO into Semaphore Flag
Х	1	Х	Н	Н	L	DATAIN	DATAIN	Write DIN0 into Semaphore Flag
L	Х	Х	L	Х	L	-	_	Not Allowed
L	Х	Х	Х	L	L	_	_	Not Allowed

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
ТА	Operating Temperature	0 to +70	ç
TBIAS	Temperature Under Bias	-55 to +125	ç
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc +0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤20ma for the period over VTERM ≥ Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military			
Commercial	0°C to +70°C	0V	3.3V ± 0.3

2911 tbl 05

2911 tbl 06

2911 tbi 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	>
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0	_	Vcc+0.3	>
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.8	>

1. VIL≥ -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 0.5V.

CAPACITANCE (TA = $+25^{\circ}$ C, F = 1.0MHZ)

TOFP Pkg. Only

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit	
CIN	Input Capacitance	Vin = 3dV	9	pF	
Соит	Output Capacitance	Vout = 3dV	11	pF	

- 2911 tbl 07 This parameter is determined by device characterization but is not
- production tested.

 3dV references the interpolated capacitance when the input and output signals switch from OV to 3V or from 3V to 0V.

6.30

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $3.3V \pm 0.3V$)

			IDT70)V24S	IDT70		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
liul	Input Leakage Current ⁽¹⁾	Vcc = 3.6V, VIN = 0V to Vcc		10	_	5	μА
llLOI	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10	_	5	μА
Vol	Output Low Voltage	IoL = 4mA		0.4		0.4	٧
Vон	Output High Voltage	lон = -4mA	2.4		2.4	T	V

2911 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1) (Vcc = 3.3V + 0.3V)

		Test			70V2	4X25	70V2	24X35	70V2	24X55	
Symbol	Parameter	Condition	Versi	on	Tvp. ⁽²⁾	Max.	Tvp. ⁽²⁾	Max.	Tvp. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE = VIL, Outputs Open SEM = VIH f = fMAX ⁽³⁾	СОМ	SL	80 80	140 120	70 70	115 100	70 70	115 100	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	CER = CEL = VIH SEMR = SEML = VIH f = fMAX ⁽³⁾	СОМ	S L	12 10	25 20	10 8	25 20	10 8	25 20	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	CE'A"=VIL and CE'B"=VIH ⁽⁵⁾ Active Port Outputs Open $f = fMAX^{(3)}$ SEMR = SEML = VIH	СОМ	S L	40 40	82 72	35 35	72 62	35 35	72 62	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports CEL and CER ≥Vcc - 0.2V VIN ≥ Vcc - 0.2V or VIN ≤ 0.2V, f = 0 ⁽⁴⁾ SEMR = SEML ≥ Vcc-0.2V	СОМ	Ø L	1.0 0.2	5 2.5	1.0 0.2	5 2.5	1.0 0.2	5 2.5	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	\overline{CE} 'A' \leq 0.2 and \overline{CE} 'B' \geq VCC - 0.2V ⁽⁵⁾ $\overline{SEMR} = \overline{SEML} \geq$ VCC-0.2V $\overline{VIN} \geq$ VCC - 0.2V or $\overline{VIN} \leq$ 0.2V, Active Port Outputs Open, $\overline{f} = \overline{fMAX}^{(3)}$	СОМ	SL	50 50	81 71	45 45	71 61	45 45	71 61	mA

NOTES:

- 1. 'X' in part numbers indicates power rating (S or L)
- 2. Vcc = 3.3V, TA = +25°C, and are not production tested. Icc pc = 70mA (TYP.)
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
	2911 tbl 1

589Ω **DATAOUT** BUSY

Figure 1. Output Test Load (for tLz, tHz, twz, tow)





Figure 2. Output Test Load (for tLz, tHz, twz, tow) * Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾


		IDT70V	24X25	IDT70\	/24X35	IDT70V24X55			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
READ CY	CLE								
tRC	Read Cycle Time	25		35		55		ns	
taa	Address Access Time		25	Γ-	35	-	55	ns	
tACE	Chip Enable Access Time ⁽³⁾		25	_	35		55	ns	
tABE	Byte Enable Access Time ⁽³⁾		25	<u> </u>	35	_	55	ns	
tAOE	Output Enable Access Time	_	15	_	20		30	ns	
tон	Output Hold from Address Change	3	_	3	_	3	_	ns	
tLZ	Output Low-Z Time ^(1, 2)	3		3		3	-	ns	
tHZ	Output High-Z Time ^(1, 2)		15	_	20	-	25	ns	
tPU	Chip Enable to Power Up Time ⁽²⁾	0		0	_	0		ns	
tPD	Chip Disable to Power Down Time ⁽²⁾		25	_	35	_	50	ns	
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15	_	15		ns	
tsaa	Semaphore Address Access Time		35		45		65	ns	
NOTES:								2911 tbl 11	

- Transition is measured ±200mV from low or high impedance voltage with load (figures 1 and 2).
- This parameter is guaranteed by device characterization, but is not production tested.
 To access RAM, CE = VIL, UB or LB = VIL, and SEM = VI. To access semaphore, CE = VIH or UB and LB = VIH, and SEM = VIL.
- 4. "X" in part numbers indicates power rating (S or L).

TIMING OF POWER-UP POWER-DOWN



WAVEFORM OF READ CYCLES(5)



NOTES:

- 1. Timing depends on which signal is asserted last, \overline{OE} , \overline{CE} , \overline{LB} , or \overline{UB} .


 2. Timing depends on which signal is de-asserted firs \overline{CE} , \overline{OE} , \overline{LB} , or \overline{UB} .
- tepp delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tabe, tage, ta
- SEM = VIH.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE(5)


		IDT70	V24X25	IDT70\	/24X35	IDT70\	/24X55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE							
twc	Write Cycle Time	25	_	35	=	55	l —	ns
tew	Chip Enable to End-of-Write ⁽³⁾	20	T -	30	_	45	_	ns
taw	Address Valid to End-of-Write	20	_	30		45	_	ns
tas	Address Set-up Time ⁽³⁾	0	-	0	<u> </u>	0	—	ns
twp	Write Pulse Width	20	T	25		40		ns
1twR	Write Recovery Time	0	T -	0	_	0	_	ns
tow	Data Valid to End-of-Write	15	<u> </u>	20	l —	30	-	ns
tHZ	Output High-Z Time ^(1, 2)	_	15	_	20		25	ns
tDH	Data Hold Time ⁽⁴⁾	0	-	0	_	0		ns
twz	Write Enable to Output in High-Z ^(1, 2)		15	_	20	_	25	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0	_	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	5	_	5	Γ	5	_	ns
tsps	SEM Flag Contention Window	5	T-	5	_	5	_	ns

- 1. Transition is measured ±200mV from low or high impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM, CE = VIL, UB or LB = VIL, SEM = VIH. To access semaphore, CE = VIH and SEM = VIL. Either condition must be valid for the entire tew
- The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 5. "X" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,5,8)




TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$, $\overline{\text{UB}}$, $\overline{\text{LB}}$ CONTROLLED TIMING^(1,5)




- 1. R/W or CE or UB & LB must be high during all address transitions.
- 2. A write occurs during the overlap (tiew or twp) of a low ŪB or ŪB and a low Œ and a low R/W for memory array writing cycle.
- 3. twn is measured from the earlier of \overline{CE} or R/\overline{W} (or \overline{SEM} or R/\overline{W}) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last, \overrightarrow{CE} , $\overrightarrow{R/W}$ or byte control.
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured ±200mV from low or high impedance voltage with Output Test Load (Figure 2).
- 8. If \overline{OE} is low during $R\overline{W}$ controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is high during an $R\overline{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.
- 9. To access RAM, $\overline{CE} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$, $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$ and $\overline{SEM} = V_{IL}$. Either condition must be valid for the entire tew time

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING. EITHER SIDE⁽¹⁾



1. $\overline{CE} = V_{IH}$ or $\overline{UB} \& \overline{LB} = V_{IH}$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



- 1. Dors = Dol. = VIL, CER = CEL = VIH, or Both UB & LB = VIH Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.

 2. "A" may be either left or right port. "B" is the opposite port from "A".

 3. This parameter is measured from R/WA or SEMA going high to R/WB or SEMB going high.

- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is not guarantee which side will obtain the flag.

2740 tbl 13


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

		IDT70	V24X35	IDT70V24X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (M/S = H)					
tBAA	BUSY Access Time from Address Match	_	35	_	45	ns
tBDA	BUSY Disable Time from Address Not Matched		35	_	45	ns
tBAC	BUSY Access Time from Chip Low		35	_	45	ns
tBDC	BUSY Disable Time from Chip High		35		45	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5		5		ns
tBDD	BUSY Disable to Valid Data ⁽³⁾		Note 3	_	Note 3	ns
BUSY TIM	MING (M/S = L)					
twB	BUSY Input to Write ⁽⁴⁾	. 0		0		ns
twn	Write Hold After BUSY ⁽⁵⁾	25	_	25	_	ns
PORT-TO	-PORT DELAY TIMING					
twdd	Write Pulse to Data Delay ⁽¹⁾	_	65	_	85	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾		60	_	80	ns

NOTES:

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M / S = H)" or "Timing Waveform of Write With Port-To-Port Delay (M / S = L)".
- To ensure that the earlier of the two ports wins.
- tBDD is a calculated parameter and is the greater of Ons, two twp (actual) or too tow (actual).
- To ensure that the write cycle is inhibited on port 'B' during contention with port 'A'.
- 5. To ensure that a write cycle is completed on port 'B' after contention with port 'A'.
- 6. "X" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}$ (M/ \overline{S} = H)




- 1. To ensure that the earlier of the two ports wins, tAPS is ignored for $M/\overline{S} = VIL$ (SLAVE).
- CEL = CER = VIL.
- 3. $\overline{OE} = VIL$ for the reading port.
- If M/S = VIL(slave) then BUSY is an input BUSY at = VIL and BUSY bt = don't care, for this example.
- All timing is the same for both left and right ports. Port "A" may be either the left or right Port. Port "B" is the port opposite from port "A".

6.30

2911 drw 12


TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$




Note:

- 1. tWH must be met for both BUSY input (slave) and output (master).
- 2. Busy is asserted on port "B" Blocking R/W"B", until BUSY"B" goes High.

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ (M/ \overline{S} = H)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾($M/\overline{S} = H$)




- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1)

		1DT701	IDT70V24X35			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
INTERRU	IPT TIMING		-			
tas	Address Set-up Time	0	_	0	[ns
twr	Write Recovery Time	0		0	_	ns
tins	Interrupt Set Time		30		40	ns
tinn	Interrupt Reset Time		35	_	45	ns
OTE:		<u> </u>			<u> </u>	2911 tbl 1

WAVEFORM OF INTERRUPT TIMING(1)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- See Interrupt truth table.
- 3. Timing depends on which enable signal (CE or R/W) is asserted last.
- 4. Timing depends on which enable signal (CE or R/W) is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG(1)

	Le				Right Port					
R/WL	CEL	ŌĒL	A11L-A0L	ĪNTL	R/WR	CER	ŌĒR	A11R-A0R	ĪNTR	Function
L	L	Х	FFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	X	X	Х	X	L	L	FFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	FFE	Х	Set Left INTL Flag
X	L	L	FFE	H ⁽²⁾	Х	Х	Х	Х	Х	Reset Left INTL Flag

NOTES:

- Assumes BUSYL = BUSYR = VIH.
- If $\overline{BUSY}_L = V_{IL}$, then no change.
- If BUSYR = VIL, then no change.

^{1. &}quot;X" in part numbers indicates power rating (S or L).

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inputs			puts	
CEL			BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2911 tbl 16

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY outputs on the IDT70V24 are push pull, not open drain outputs. On slaves the BUSY input internally inhibits writes.
- L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after
 the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low
 simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Right port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

2911 tbl 17

FUNCTIONAL DESCRIPTION

The IDT70V24 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V24 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected $\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is asserted when the right port writes to memory location FFE (HEX), where a write is defined as the $\overline{\text{CE}}=\text{R/W}=\text{VIL}$ per the Truthe Table. The left port clears the interrupt by accessing address location FFE when $\overline{\text{CE}}=-\overline{\text{OE}}=\text{VIL}$, $\overline{\text{R/W}}$ is a "don't care". Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is asserted when the left port writes to

memory location FFF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location FFF. The message (16 bits) at FFE or FFF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations FFE and FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all

^{1.} This table denotes a sequence of events for only one of the eight semaphores on the IDT70V24.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V24 RAMs.

applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V24 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V24 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V24 RAM the busy pin is an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = H) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be

initiated with either the R/\overline{W} signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT70V24 is an extremely fast Dual-Port 4K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT70V24 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V24's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources

to be allocated in varying configurations. The IDT70V24 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V24 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{OE}}$, and $R\overline{\text{IW}}$) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a

6

resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V24's Dual-Port RAM. Say the 4K x 16 RAM was to be divided into two 2K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 2K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 2K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 2K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT70V24 Semaphore Logic

2911 drw 19

ORDERING INFORMATION



2911 drw 20



HIGH-SPEED 3.3V 8K x 16 DUAL-PORT STATIC RAM

PRELIMINARY IDT70V25S/L

FEATURES:


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
 - Commercial: 25/35/55ns (max.)
- Low-power operation
 - IDT70V25S
 - Active: 230mW (typ.)
 - Standby: 3.3mW (typ.)
 - IDT70V25L
 - Active: 230mW (typ.)
 - Standby: .66mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70V25 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- M/S = H for BUSY output flag on Master
 M/S = L for BUSY input on Slave
- Interrupt Flag
- Devices are capable of withstanding greater than 2001V electrostatic charge.
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- TTL-compatible, single 3.3V (±0.3V) power supply
- Available in 84-pin PGA, PLCC and 100-pin TQFP

DESCRIPTION:

The IDT70V25 is a high-speed 8K x 16 Dual-Port Static RAM. The IDT70V25 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word systems.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

APRIL 1995


Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in

memory. An automatic power down feature controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 350mW of power. The IDT70V25 is packaged in a ceramic 84-pin PGA, an 84-Pin PLCC and a 100-pin Thin Quad Plastic Flatpack.

PIN CONFIGURATIONS



	63	61	60	58	55	54	51	48	46	45	42
11	I/O7L	1/O5L	I/O4L	I/O2L	I/OoL	ŌĒL.	SEML	LBL	A11L	A10L	A7L
	66	64	62	59	56	49	50	47	44	43	40
10	I/O10L	I/O ₈ L	I/O6L	I/O3L	I/O1L	UB L	CEL	A ₁₂ L	A9L	A8L	A5L
	67	65			57	53	52		<u> </u>	41	39
09	1/O11L	I/O9L		GND Vcc R/WL						l	l l
	10111	1/OgL								A6L	A4L
	69	68	1					38	37		
80	I/O13L	I/O12L						A 3L	A2L		
	72	71	73				33	35	34		
07	I/O15L	I/O14L	Vcc				BUSYL	Aol	ĪNTL		
	75	70	74			IDT7V02	5		32	31	36
06	I/Oor	GND	GND			G84-3			GND	м/ <u>s</u>	
	I/Oun	GND	GND			4-PIN PO OP VIEW			GIND	IVI/3	A1L
	76	77	78			OF VIEW	(3)		28	29	30
05	I/O1R	I/O2R	Vcc						Aor	ĪNTR	BUSYR
	79	80							L	26	27
04	I/O3R	I/O4R								A ₂ R	A1R
					_			1			
03	81	83			7	11	12	!		23	25
03	I/O5R	I/O7R			GND	GND	SEMR			A5R	A3R
	82	1	2	5	8	10	14	17	20	22	24
02	I/O6R	I/O9R	I/O10R	I/O13R	I/O15R	R/Wn	UB R	A11R	A8R	A6R	A4R
	84	3	4	6	9	15	13	16	18	19	21
01	I/O8R	J/O11R	I/O12R	I/O14R	OËR	LB _R	CER	A12R	A _{10R}	A9R	A7R
					i		ì	711211			
	A	В	С	D	E	F	G	Н	J	K	L
Index											2944 drw 04

PIN NAMES(1,2)

1 10 10 10				
Left Port	Right Port	Names		
CEL	CER	Chip Enable		
R/WL	R/W _R	Read/Write Enable		
ŌĒL	ŌĒR	Output Enable		
A0L - A12L	A0R - A12R	Address		
I/OoL - I/O15L	I/O0R - I/O15R	Data Input/Output		
SEML	SEMR	Semaphore Enable		
<u>UB</u> L	UBR	Upper Byte Select		
LBL	LBR	Lower Byte Select		
ĪNTL	ĪNTa	Interrupt Flag		
BUSYL	BUSŸR	Busy Flag		
M	1/S	Master or Slave Select		
V	cc	Power		
G	ND	Ground		

2944 tbl 01

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
 3. This text does not indicate orientation of the actual part- marking.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts ⁽¹⁾			Out	puts	
CE	R/W	ŌĒ	ŪB	LΒ	SEM	I/O8-15	I/O ₀₋₇	Mode
Н	Х	Х	Х	Х	н	High-Z	High-Z	Deselected: Power Down
Х	X	Х	Н	Н	н	High-Z	High-Z	Both Bytes Deselected
L	L	Х	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High-Z	DATAout	Read Lower Byte Only
L	Н	L	L	L	Н	DATAout	DATAout	Read Both Bytes
X	Х	Н	Х	Х	×	High-Z	High-Z	Outputs Disabled

NOTE:

1. AOL - A12L ≠ AOR - A12R

2944 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

		Inp	uts			Outputs		
CE	R/W	ŌĒ	UB	LB	SEM	I/O8-15	I/O0-7	Mode
Н	Н	L	Х	Х	L	DATAout	DATAout	Read Data in Semaphore Flag
X	Н	L	Н	Н	L	DATAout	DATAout	Read Data in Semaphore Flag
Н	1	Х	Х	Х	L	DATAIN	DATAIN	Write Dเทง into Semaphore Flag
X	1	Х	Н	Н	L	DATAIN	DATAIN	Write Dเทง into Semaphore Flag
L	Х	Х	L	Х	L	_	_	Not Allowed
L	Х	Х	Х	L	L	-	_	Not Allowed

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
,louτ	DC Output Current	50	mA

NOTE:

2944 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20 mA for the period over VTERM ≥ Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military			
Commercial	0°C to +70°C	ΟV	$3.3V \pm 0.3$

RECOMMENDED DC OPERATING CONDITIONS

2944 tbl 05

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	>
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0	<u> </u>	Vcc+0.3	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾		0.8	٧

NOTE

2944 tbl 06

- 1. VIL≥ -1.5V for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.5V.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTE:

2944 tbl 07

- This parameter is determined by device characterization but is not production tested (TQFP Package only).
- 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

6

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $3.3V \pm 0.3V$)

			IDT70)V25S	IDT70		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
liul	Input Leakage Current ⁽¹⁾	Vcc = 3.6V, Vin = 0V to Vcc	_	10	_	5	μА
litol	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10		5	μА
Vol	Output Low Voltage	IOL = 4mA	<u> </u>	0.4	_	0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4		2.4		V

NOTE:

2944 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (Vcc = 3.3V ± 0.3V)

					<u>`</u>							
			ı	70V25	5X25	70V2	5X35	70V2	5X55			
Symbol	Parameter	Test Condition	Version	Тур. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit		
lcc	Dynamic Operating Current (Both Ports Active)	CE = VIL, Outputs Open SEM = VIH f = fMAX ⁽³⁾	COM'L. S L	80 80	170 120	70 70	115 100	70 70	115 400	mA		
ISB1	Standby Current (Both Ports — TTL	CER = CEL = VIH SEMR = SEML = VIH Level Inputs)f = fMax ⁽³⁾	COM'L. S L	12 10	25 20	10 8	25 20	10 8	25 20	mA		
ISB2	Standby Current (One Port — TTL Level Inputs)	CEL or CER = VIH ⁽⁵⁾ Active Port Outputs Open f = fMAX ⁽³⁾ SEMR = SEML = VIH	COM'L. S L	40 40	82 72	35 35	72 62	35 35	72 62	mA		
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports $\overline{\text{CE}}\text{L}$ and $\overline{\text{CE}}\text{R} \ge \text{Vcc} - 0.2\text{V}$ $\text{Vin} \ge \text{Vcc} - 0.2\text{V}$ or $\text{Vin} \le 0.2\text{V}$, $f = 0^{(4)}$ $\overline{\text{SEM}}\text{R} = \overline{\text{SEML}} \ge \text{Vcc} - 0.2\text{V}$	COM'L. S L	1.0 0.2	5 2.5	1.0 0.2	5 2.5	1.0 0.2	5 2.5	mA		
ISB4	Full Standby Current (One Port — All CMOS Level Inputs) VIN ≥ VCc - 0.2V or VIN ≤ 0.2V Active Port Outputs Open, f = fMAX ⁽³⁾	One Port ŒL or ŒR ≥ Vcc - 0.2V ⁽⁵⁾ SEMR = SEML ≥ Vcc - 0.2V	COM'L. S L	50 50	81 71	45 45	71 61	45 45	71 61	mA		

NOTES:


- 1. 'X' in part numbers indicates power rating (S or L)
- 2. Vcc = 5V, TA = +25°C, and are not production tested. Icc dc = 70mA (TYP)
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/ RC, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

2683 tbl 09

^{1.} At Vcc = 2.0V input leakages are undefined.

AC TEST CONDITIONS

AO ILOI OOMBIIIONO	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
	2944 tbl 11






Figure 1. AC Output Load

Figure 2. Output Test Load (For tLz, tHz, twz, tow) Including scope and jig.

2944 tbl 12

6

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾


		IDT70V	25 x25	IDT70V25 x35		IDT70V25 x55			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
READ CY	CLE			_					
trc	Read Cycle Time	25	_	35	<u> </u>	55	_	ns	
taa	Address Access Time		25		35	_	55	ns	
tACE	Chip Enable Access Time ⁽³⁾		25	_	35		55	ns	
tabe	Byte Enable Access Time ⁽³⁾		25	_	35	_	55	ns	
taoe	Output Enable Access Time		15	_	20	_	30	ns	
tон	Output Hold from Address Change	3		3	_	3	<u> </u>	ns	
tLZ	Output Low-Z Time ^(1, 2)	3	_	3	_	3	I —	ns	
tHZ	Output High-Z Time ^(1, 2)		15	_	20	_	25	ns	
tpu	Chip Enable to Power Up Time ⁽²⁾	0	_	0	-	0		ns	
tPD	Chip Disable to Power Down Time ⁽²⁾	_	25		55	_	50	ns	
tsop	Semaphore Flag Update Pulse (OE or SEM)	15		- 15	-	15	_	ns	
tsaa	Semaphore Address Access Time	_	35		45		65	ns	

NOTES:

Transition is measured ±500mV from low or high impedance voltage with Output Test Load (Figure 2).
This parameter is guaranteed by device characterazation, but is not production tested.
To access RAM, CE = VIL, UB or LB = VIL, and SEM = VIH. To access semephore, CE = VIH or UB & LB = VIH, and SEM = VIL.


4. "X" in part numbers indicates power rating (S or L).

TIMING OF POWER-UP POWER-DOWN



6.31

WAVEFORM OF READ CYCLES(5)



NOTES:

- 1. Timing depends on which signal is asserted last, \overline{OE} , \overline{CE} , \overline{LB} , or \overline{UB} .
- 2. Timing depends on which signal is de-asserted first, \overline{CE} , \overline{OE} , \overline{LB} , or \overline{UB} .
- 3. ted delay is required only in case where opposite port is completing a write operation to the same address location for simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tABE, tAOE, tACE, tAA or tBDD.
- 5. SEM = VIH.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (5)


		IDT70	V25X25	IDT70\	/25X35	IDT70	V25X55	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CY	CLE							
twc	Write Cycle Time	25		35		55		ns
tEW	Chip Enable to End-of-Write ⁽³⁾	20	_	30		45	-	ns
taw	Address Valid to End-of-Write	20	_	30	_	45	_	ns
tas	Address Set-up Time ⁽³⁾	0	_	0	_	0	_	ns
twp	Write Pulse Width	20		25		40		ns
twn	Write Recovery Time	0		0		0	_	ns
tow	Data Valid to End-of-Write	15		20	_	30		ns
tHZ	Output High-Z Time ^(1, 2)		15		20		25	ns
tDH	Data Hold Time ⁽⁴⁾	0	_	0	_	0	_	ns
twz	Write Enable to Output in High-Z ^(1, 2)	_	15	_	20		25	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0		0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	5	l —	5		5	_	ns
tsps	SEM Flag Contention Window	5		5	_	5	_	ns

NOTES:


- 1. Transition is measured ±500mV from low or high impedance voltage with the Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM, $\overline{CE} = VIL$, \overline{UB} or $\overline{LB} = VIL$, $\overline{SEM} = VIH$. To access semaphore, $\overline{CE} = VIH$ or \overline{UB} & $\overline{LB} = VIH$, and $\overline{SEM} = VIL$. Either condition must be valid for the entire tEW time.
- 4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW.
- 5. "X" in part numbers indicates power rating (S or L).

2944 tbl 13

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,5,8)




TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} , \overline{UB} , \overline{LB} CONTROLLED TIMING^(1,5)



- 1. R/W or CE or UB & LB must be High during all address transitions.
- 2. A write occurs during the overlap (tEW or tWP) of a low UB or LB and a low CE and a low RW for memory array writing cycle.
- 3. two is measured from the earlier of \overline{CE} or \overline{RW} (or \overline{SEM} or \overline{RW}) going high to the end-of-write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the ČE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last, $\overline{\text{CE}}$, $\overline{\text{R/W}}$, or byte control.
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured +/- 500mV from steady state with Output Test Load (Figure 2).
- 8. If OE is low during R/W controlled write cycle, the write pulse width must be the larger of tWP or (tWZ + tDW) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP.
- 9. To access RAM, $\overline{CE} = VIL$, \overline{UB} or $\overline{LB} = VIL$, and $\overline{SEM} = VIH$. To access Semephore, $\overline{CE} = VIH$ or $\overline{UB} \& \overline{LB} = VIL$, and $\overline{SEM} = VIL$. tew must be met for either condition.


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



NOTE:

1. $\overline{CE} = VIH \text{ or } \overline{UB} \& \overline{LB} = VIH \text{ for the duration of the above timing (both write and read cycle).}$

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)




- 1. DOR = DOL = VIL, CER = CEL = VIH, or both UB & LB = VIH.
- All timing is the same for left and right port. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
 This parameter is measured from P\war or \overline{SEM}"a going High to P\war or \overline{SEM}"b going High.
- 4. If tsps is not satisfied, there is no guarantee which side will obtain the semaphore flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

		IDT70	/25X25	IDT70	V25X35	IDT70	V25X55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIMII	NG (M/S = H)						_	
tBAA	BUSY Access Time from Address Match	T -	25	_	35	I —	45	ns
tBDA	BUSY Disable Time from Address Not Matched		25	<u> </u>	35	-	45	ns
tBAC	BUSY Access Time from Chip LOW	_	25	_	35	-	45	ns
tBDC	BUSY Disable Time from Chip HIGH	-	25		35	_	45	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5		5		5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾		25	_	35	_	55	ns
BUSY TIMI	NG (M/S = L)							
twB	BUSY Input to Write ⁽⁴⁾	0	I -	0	T —	0	<u> </u>	ns
twn	Write Hold After BUSY ⁽⁵⁾	20		25		25	T	ns
ORT-TO-F	PORT DELAY TIMING							
twpp	Write Pulse to Data Delay ⁽¹⁾		55		60	-	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾		50	_	55	I —	75	ns
IOTES:				•				2944 tbl 1

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF WRITE PORT-TO-PORT READ AND BUSY (M/S = VIH)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, tWDD tWP (actual) or tDDD tDW (actual).
- 4. To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.
- 6. "x" is part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE PORT-TO-PORT READ AND BUSY (2,5) (M/S = VH)




NOTES:

2944 drw 12

- 1. To ensure that the earlier of the two ports wins.
- 2. CEL = CER = L
- 3. $\overline{OE} = L$ for the reading port.

6.31 10


TIMING WAVEFORM OF WRITE WITH BUSY




NOTES:

- 1. tWH must be met for both BUSY input (slave) output master.
- 2. Busy is asserted on port "B" Blocking R/W'B', until BUSY'B' goes High

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ (M/ \overline{S} = H)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾($M/\overline{S} = H$)



- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1)


		1	IDT70V25X25		IDT70	V25X35	IDT70		
Symbol	Parameter		Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	PT TIMING								
tas	Address Set-up Time		0	-	0	T —	0	I —	ns
twn	Write Recovery Time		0	_	0	I —	0		ns
tins	Interrupt Set Time		_	25	_	30		40	ns
tinr	Interrupt Reset Time		_	30	_	35		45	ns

NOTE:

1. "X" in part numbers indicates power rating (S or L).

2944 tbl 15

WAVEFORM OF INTERRUPT TIMING(1)



- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt Flag truth table.
- Timing depends on which enable signal (CE or RW) is asserted last.
 Timing depends on which enable signal (CE or RW) is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG(1)

	Le	ft Port				Right Port				
R∕WL	CEL	<u>OE</u> L	A12L-A0L	ĪNTL	R/WR	CER	ŌĒR	A12R-A0R	ĪNTR	Function
L	L	Х	1FFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	1FFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	1FFE	Х	Set Left INTL Flag
X	L	L	1FFE	H ⁽²⁾	Х	X	Х	X	Х	Reset Left INTL Flag

NOTES:

- 1. Assumes BUSYL = BUSYR = VIH.
- 2. If BUSYL = VIL, then no change.
- 3. If BUSYR = VIL, then no change.

2944 tbl 16

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inp	uts	Out	puts	
CEL	CER	A0L-A12L A0R-A12R	BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	Function
X	Х	NO MATCH	Н	н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	Ĺ	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2944 tbl 17

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY outputs on the IDT70V25 are push pull, not open drain outputs. On slaves the BUSY input internally inhibits writes.
- L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after
 the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low
 simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Right port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V25.

2944 tbl 18

FUNCTIONAL DESCRIPTION

The IDT70V25 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V25 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INTL}) is asserted when the right port writes to memory location 1FFE (HEX), where a write is defined as the $\overline{CER} = R/\overline{WR} = V_{IL}$ per the Truth Table. The left port clears the interrupt by an address location 1FFE access when $\overline{CEL} = \overline{OEL} = V_{IL}$, R/\overline{WL} is a "don't care". Likewise, the right port interrupt flag (\overline{INTR}) is set when the left port writes to

memory location 1FFF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location 1FFF. The message (16 bits) at 1FFE or 1FFF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V25 RAMs.

applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V25 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V25 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V25 RAM the busy pin is an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = H) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be

initiated with either the $R\overline{W}$ signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT70V25 is an extremely fast Dual-Port 8K \times 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT70V25 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V25's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be

6

allocated in varying configurations. The IDT70V25 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V25 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, OE, and R/W) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ($\overline{\text{SEM}}$) and output enable ($\overline{\text{OE}}$) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ($\overline{\text{SEM}}$ or $\overline{\text{OE}}$) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a

resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V25's Dual-Port RAM. Say the $8K \times 16$ RAM was to be divided into two $4K \times 16$ blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT70V25 Semaphore Logic

ORDERING INFORMATION



2944 drw 20

HIGH-SPEED 3.3V 16K x 16 DUAL-PORT STATIC RAM

PRELIMINARY IDT70V26S/L

FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 25/35/55ns (max.)
- Low-power operation
 - IDT70V26S

Active: 450mW (typ.)

Standby: 5mW (typ.)

— IDT70V26L

Active: 450mW (typ.) Standby: 5mW (typ.)


- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70V26 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- M/S = H for BUSY output flag on Master M/S = L for BUSY input on Slave
- Devices are capable of withstanding greater than 2001V electrostatic charge.
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- TTL-compatible, single 3.3V (±0.3V) power supply
- · Available in 84-pin PGA, and PLCC

DESCRIPTION:

The IDT70V26 is a high-speed 16K x 16 Dual-Port Static RAM. The IDT70V26 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in

FUNCTIONAL BLOCK DIAGRAM



NOTES:

- 1. (MASTER): BUSY is output; (SLAVE): BUSY is input.
- 2. BUSY outputs are non-tri-stated push-pull.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

APRIL 1995

32-bit or wider memory system applications results in fullspeed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE

permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 450mW of power.

The IDT70V26 is packaged in a ceramic 84-pin PGA and 84-Pin PLCC.

PIN CONFIGURATIONS



^{1.} This text does not indicate orientation of the actual part-marking.

	63	61	60	58	55	54	51	48	46	45	42
11	I/O7L	I/O5L	I/O4L	I/O2L	I/O ₀ L	ŌĒL	SEML	<u>LB</u> L	A12L	A11L	A8L
	66	64	62	59	56	49	50	47	44	43	40
10	I/O10L	I/O ₈ L	I/O6L	I/O3L	I/O1L	ŪBL	A10L	A9L	A6L		
	67	65			57	53	52			41	39
09	I/O11L	I/O9L			GND	Vcc		A7L	AsL		
	69	68						ı		38	37
80	I/O13L	1/O12L								A4L	A3L
	72	71	73						33	35	34
07	I/O15L	I/O14L	Vcc			IDT7V02	6		BUSYL	A1L	AoL
	75	70	74			G84-3			32	31	36
06	I/OoR	GND	GND		Ę	GND	M/S	A2L			
	76	77	78				28	29	30		
05	I/O1R	I/O2R	Vcc						A1R	Aon	BUSYR
	79	80								26	27
04	I/O3R	1/O4R								Азп	A2R
	81	83	i		7	11	12	1		23	25
03	I/O5R	I/O7R			GND	GND	SEMR			A6R	A4R
	82	1	2	5	8	10	14	17	20	22	24
02	I/O6R	I/O9R	I/O10R	I/O13R	I/O15R	R/WR	UBR	A12R	A9R	A7R	A5R
	84	3	4	6	9	15	13	16	18	19	21
01	I/O8R	I/O11R	I/O12R	I/O14R	ŌĒR	LBR	CER	A13R	A11R	A10R	Asr
	Я	В	С	D	Е	F	G	Н	J	К	L
dex											2945 drw

PIN NAMES (1,2)

LIII IIVINEO	•			
Left Port	Right Port	Names		
CEL	CER	Chip Enable		
R/WL	R/WR	Read/Write Enable		
ŌĒL.	ŌĒR	Output Enable		
A0L - A13L	A0R A13R	Address		
I/Ool. – I/O15L	I/O0R - I/O15R	Data Input/Output		
SEML	SEMR	Semaphore Enable		
UB L	UB R	Upper Byte Select		
LBL	LBR	Lower Byte Select		
BUSYL	BUSYR	Busy Flag		
N	i/S	Master or Slave Select		
V	cc	Power		
G	ND	Ground		

NOTES:

- 1. All Vcc pins must be connected to power supply.
 2. All GND pins must be connected to ground supply.
 3. This text does not indicate orientation of the actual part-marking.

2945 tb! 01

6

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts ⁽¹⁾			Out	puts	
CE	R/W	ŌĒ	ŪB	LΒ	SEM	I/O8-15	I/O0-7	Mode
Н	Х	Х	Х	Х	Н	High-Z	High-Z	Deselected: Power-Down
X	Х	Х	Н	Н	Н	High-Z	High-Z	Both Bytes Deselected: Power-Down
L	L	Х	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Η	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High-Z	DATAOUT	Read Lower Byte Only
L	Н	L	L	L	Н	DATAout	DATAOUT	Read Both Bytes
Х	Х	Н	Х	Х	Х	High-Z	High-Z	Outputs Disabled

NOTE: 1. AoL — A13L ≠ AOR — A13R 2945 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

		Inp	uts			Out	puts	
CE	R/W	ŌĒ	UB	ĹВ	SEM	I/O8-15	I/O0-7	Mode
Н	Н	L	Х	Х	L	DATAout	DATAOUT	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	DATAout	DATAOUT	Read Data in Semaphore Flag
Н	1	X	X	X	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
X	-	X	Н	Н	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
L	X	X	L	Х	L		_	Not Allowed
L	X	Х	х	L	L	T —	_	Not Allowed

2945 tbl 03

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Commercial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
Та	Operating Temperature	0 to +70	ç
TBIAS	Temperature Under Bias	-55 to +125	ç
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.3V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military			
Commercial	0°C to +70°C	OV	$3.3V \pm 0.3$

2945 tbl 05

RECOMMENDED DC OPERATING CONDITIONS (2)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0	_	Vcc+0.3	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.8	٧

NOTE:

- VIL≥ -1.5V for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.3V.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	Vin = 3dV	9	рF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTE:

2945 tbl 07

2945 tbl 06

- This parameter is determined by device characterization but is not production tested.
- 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $3.3V \pm 0.3V$)

			IDT70	V26S	IDT70		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Hul	Input Leakage Current	Vcc = 3.6V, ViN = 0V to Vcc		10		5	μА
llLOI	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10	_	5	μА
Vol	Output Low Voltage	IoL = 4mA		0.4		0.4	V
Vон	Output High Voltage	loн = -4mA	2.4		2.4		٧

2945 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (Vcc = $3.3V \pm 0.3V$)

						26X25	70V2	6X35	70V2	6X55	
Symbol	Parameter	Test Condition	Versio	n	Typ. ⁽²⁾	Max.	Тур. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE = ViL, Outputs Open SEM = ViH f = fMax ⁽³⁾	COM'L.	S L	100 100	170 140	90 90	140 120	90 90	140 120	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	CER = CEL = VIH SEMR = SEML = VIH f = fMax ⁽³⁾	COM'L.	S L	14 12	30 24	12 10	30 24	12 10	30 24	mA
ISB2	Standby Current	CE"A" = VIL and CE"B" = VIH ⁽⁵⁾	COM'L.	S	50	95	45	87	45	87	mA
	(One Port — TTL	Active Port Outputs Open,		L	50	85	45	75	45	75	
ł	Level Inputs)	$f = fMAX^{(3)}$									
ļ		SEMR = SEML = VIH									
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	COM'L.	S	1.0 0.2	6 3	1.0 0.2	6 3	1.0 0.2	6 3	mA
	CMOS Level Inputs)	VIN \geq VCC - 0.2V or VIN \leq 0.2V, f = 0 ⁽⁴⁾ $\overline{SEMR} = \overline{SEML} \geq VCC - 0.2V$									
ISB4	Full Standby Current (One Port — All	CE'A' ≤ 0.2V and CE'B' ≥ Vcc - 0.2V ⁽⁵⁾	COM'L.	S L	60 60	90 80	55 55	85 74	55 55	85 74	mΑ
	CMOS Level Inputs)	SEMR = SEML ≥ Vcc - 0.2V									
		VIN ≥ VCC - 0.2V or VIN ≤ 0.2V									
1		Active Port Outputs Open	1								i i
L	<u> </u>	f = fmax ⁽³⁾				L		L			


NOTES:

2945 tbl 09

- 1. "X" in part numbers indicates power rating (S or L)
- 2. Vcc = 3.3V, TA = +25°C, and are not production tested. lcccc = 80mA (Typ.)
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1 / tRc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

AC TEST CONDITIONS

O ILSI GONDING	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
	2945






Figure 1. AC Output Test Load

Figure 2. Output Test Load (for tLz, tHz, twz, tow) * Including scope and jig.

2945 tbl 12


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

		IDT70V26X25		IDT70V26X35		IDT70V26X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY						•		
trc	Read Cycle Time	25	_	35	_	55		ns
taa .	Address Access Time		25		35	_	55	ns
tACE	Chip Enable Access Time (3)		25		35	<u> </u>	55	ns
tabe	Byte Enable Access Time (3)		15		35		55	ns
tAOE	Output Enable Access Time		15		20	_	30	ns
tон	Output Hold from Address Change	- 3		3		3	_	ns
tLZ	Output Low-Z Time ^(1, 2)	3	_	3	_	3	_	ns
tHZ	Output High-Z Time ^(1, 2)		15	_	20	_	25	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	_	0		0		ns
tPD	Chip Disable to Power Down Time ⁽²⁾		25	_	35		50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15		15		15	_	ns
tsaa	Semaphore Address Access Time		35	_	45	_	65	ns

NOTES:

- 1. Transition is measured ±200mV from low- or high-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM, $\overline{CE} = VIL$ and $\overline{SEM} = VIH$. To access semaphore, $\overline{CE} = VIH$ and $\overline{SEM} = VIL$.
- 4. "X" in part numbers indicates power rating (S or L).


TIMING OF POWER-UP POWER-DOWN



6.32

7

WAVEFORM OF READ CYCLES(5)



NOTES:

- 1. Timing depends on which signal is asserted last, \overline{OE} , \overline{CE} , \overline{LB} , or \overline{UB} .
- 2. Timing depends on which signal is de-asserted first CE, OE, LB, or UB.
- 3. tbbb delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
- 5. SEM = Vін.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾

		IDT70	V26X25	IDT70V26X35		IDT70V26X55		
Symbol	Parameter	Min.	Max.	Min. Max.		Min.	Max.	Unit
WRITE CY	/CLE							
twc	Write Cycle Time	25	_	35	_	55	_	ns
tew	Chip Enable to End-of-Write ⁽³⁾	20	_	30	_	45	_	ns
taw	Address Valid to End-of-Write	20	_	30		45	_	ns
tas	Address Set-up Time ⁽³⁾	0	_	0	_	0	_	ns
twp	Write Pulse Width	20	_	25	_	40	_	ns
twn	Write Recovery Time	0	-	0	_	0		ns
tow	Data Valid to End-of-Write	15	—	20	_	30	_	ns
tHZ	Output High-Z Time ^(1, 2)	l –	15	_	20	_	25	ns
ton	Data Hold Time ⁽⁴⁾	0	—	0	_	0	_	ns
twz	Write Enable to Output in High-Z ^(1, 2)	—	15	-	20	_	25	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0		0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	5		5		5		ns
tsps	SEM Flag Contention Window	5	_	5		5		ns


NOTES:

- . Transition is measured ±200mV from low- or high-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM, ČË = V_{IL} and SEM = V_{IH}. To access semaphore, ČË = V_{IH} and SEM = V_{IL}. Either condition must be valid for the entire tew time.
- 4. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 5. "X" in part numbers indicates power rating (S or L).


6.32

2945 thi 13

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,5,8)




TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} , \overline{UB} , \overline{LB} CONTROLLED TIMING^(1,5)



- 1. R/W or CE or UB and LB must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a LOW $\overline{\text{CE}}$ and a LOW $\overline{\text{R/W}}$ for memory array writing cycle.
- 3. twn is measured from the earlier of $\overline{\text{CE}}$ or $\overline{\text{R/W}}$ (or $\overline{\text{SEM}}$ or $\overline{\text{R/W}}$) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
- 6. Timing depends on which enable signal is asserted last, $\overline{\text{CE}}$ or R/\overline{W} .
- This parameter is guaranteed by device characterization, but is not production tested. Transition is measured ± 200mV from steady state with the Output Test Load (Figure 2).
- 8. If OE is LOW during R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, $\overrightarrow{CE} = V_{IL}$ and $\overrightarrow{SEM} = V_{IH}$. To access semaphore, $\overrightarrow{CE} = V_{IH}$ and $\overrightarrow{SEM} = V_{IL}$. tew must be met for either condition.


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



NOTE:

1. $\overrightarrow{CE} = H$ or $\overrightarrow{UB} \& \overrightarrow{LB} = H$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



- 1. DOR = DOL = VIL, CER = CEL = VIH, or both UB & LB = VIH.
- 2. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 3. This parameter is measured from R/W"a* or SEM"a* going HIGH to R/W"b* or SEM"b* going HIGH.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

		IDT70V26X25		IDT70V26X35		IDT70V26X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (M/S = ViH)							
tBAA	BUSY Access Time from Address Match	T -	25	_	35	_	45	ns
tBDA	BUSY Disable Time from Address Not Matched		25	_	35		45	ns
tBAC	BUSY Access Time from Chip Enable LOW	_	25	<u> </u>	35	_	45	ns
tBDC	BUSY Disable Time from Chip Enable HIGH	Τ-	25		35	_	45	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5		5	_	5	—	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾		25		35	_	55	ns
BUSY TIM	MING (M/S = VIL)							
twB	BUSY Input to Write ⁽⁴⁾	0		0	_	0.		ns
twn	Write Hold After BUSY ⁽⁵⁾	20	_	25	_	25	_	ns
PORT-TO	-PORT DELAY TIMING							
twdd	Write Pulse to Data Delay ⁽¹⁾		55	<u> </u>	65	_	85	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾		50	_	60	_	80	ns

NOTES:

- _____. ___2945 tbl 14
- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY (M/S = VIH)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, twdd twp (actual) or tddd tow (actual).
- 4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
- 5. To ensure that a write cycle is completed on port "B" after contention on port "A".
- 6. "X" in part numbers indicates power rating (S or L).


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY (2,5)



2945 drw 12

- 1. To ensure that the earlier of the two ports wins. taps is ignored for $M/\overline{S} = V_{IL}$ (SLAVE).
- 2. CEL = CER = VIL
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. If M/S = VIL (SLAVE), then BUSY is an input (BUSY'A' = VIH and BUSY'B' = "don't care", for this example).
- 5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".


TIMING WAVEFORM OF WRITE WITH BUSY




NOTES:

- 1. twn must be met for both BUSY input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes High.

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING(1)



- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. If tAPS is not satisfied, the busy signal will be asserted on one side or the other, but there is no guarantee on which side busy will be asserted.

TRUTH TABLES

TRUTH TABLE I — ADDRESS BUSY ARBITRATION

	Inp	uts	Out	puts	
CEL	CER	CER A0L-A13L BUSYL(1) BUSY		BUSYR ⁽¹⁾	Function
Х	X	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2945 tbl 15

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70V26 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after
 the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low
 simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE II — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Right port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V26.

2945 tbl 16

FUNCTIONAL DESCRIPTION

The IDT70V26 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V26 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted

from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V26 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

6.32

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V26 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V26 RAM the busy pin is an output if the part is used as a master (M/ \overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/ \overline{S} pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in




Figure 3. Busy and chip enable routing for both width and depth

width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT70V26 is an extremely fast Dual-Port 16K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of,

a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\text{CE}}$, the Dual-Port RAM enable, and $\overline{\text{SEM}}$, the semaphore enable. The $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ are both high.

Systems which can best use the IDT70V26 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V26's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V26 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V26 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{OE}}$, and $\overline{\text{R/W}}$) as they would be used in accessing a standard Static RAM. Each of

the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's

request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V26's Dual-Port RAM. Say the 16K x 16 RAM was to be divided into two 8K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in




Figure 4. IDT70V26 Semaphore Logic

response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.


Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate

any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby quaranteeing a consistent data structure.

ORDERING INFORMATION



6.32

2945 drw 19



HIGH-SPEED 3.3V 16K x 16 DUAL-PORT STATIC RAM

PRELIMINARY IDT70V261S/L

FEATURES:

- · True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 25/35/55ns (max.)
- Low-power operation
 - IDT70V261S

Active: 450mW (typ.)

Standby: 5mW (typ.)

IDT70V261L

Active: 450mW (typ.)


- Standby: 5mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70V261 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- M/S = H for BUSY output flag on Master $M/\overline{S} = L$ for \overline{BUSY} input on Slave
- Interrupt Flag
- Devices are capable of withstanding greater than 2001V electrostatic charge.
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single 3.3V (±0.3V) power supply
- Available in a 100-pin TQFP, Thin Quad Plastic Flatpack

DESCRIPTION:

The IDT70V261 is a high-speed 16K x 16 Dual-Port Static RAM. The IDT70V261 is designed to be used as a standalone 256K-bit Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 32-bit-or-more word systems.

FUNCTIONAL BLOCK DIAGRAM



NOTES:

- 1. (MASTER): BUSY is output; (SLAVE): BUSY is input.
- 2. BUSY and INT outputs are non-tri-stated push-pull.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in

memory. An automatic power down feature controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 450mW of power.

The IDT70V261 is packaged in a 100-pin Thin Quad Plastic Flatpack.

PIN CONFIGURATIONS



PIN NAMES (1,2)

PIN NAMES		
Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L - A13L	A0R - A13R	Address
I/O0L - I/O15L	I/OoR - I/O15R	Data Input/Output
SEML	SEMR	Semaphore Enable
UB L	ŪBR	Upper Byte Select
LBL	LBR	Lower Byte Select
ĪNTL	ĪNĪR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
N	NS	Master or Slave Select
V	'cc	Power
G	ND	Ground
		3040 tbl

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. This text does not indicate orientation of the actual part-marking.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts ⁽¹⁾			Out	outs	
CE	R/W	ᅙ	ŪB	ĪВ	SEM	I/O8-15	I/O0-7	Mode
Н	Х	Х	Х	X	Н	High-Z	High-Z	Deselected: Power-Down
Х	Х	Х	Н	Н	Н	High-Z	High-Z	Both Bytes Deselected: Power-Down
L	L	Х	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High-Z	DATAout	Read Lower Byte Only
L	Н	L	L	L	Н	DATAOUT	DATAOUT	Read Both Bytes
Х	Х	Н	Х	Х	X	High-Z	High-Z	Outputs Disabled

NOTE:

3040 tbl 02

1. AOL — A13L ≠ AOR — A13R

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

Inputs						Outputs		
CE	R/W	ŌĒ	IB	ĪB	SEM	1/08-15	I/O ₀₋₇	Mode
Н	Н	L	Х	Х	L	DATAout	DATAout	Read Data in Semaphore Flag
Х	Н	L	Ξ	Н	L	DATAout	DATAout	Read Data in Semaphore Flag
Н	£	Х	Х	Х	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
Х	5	X	Η	Ξ	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
L	Х	Х	٦	Х	L		_	Not Allowed
L	Х	X	Х	L	L	_		Not Allowed

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Commercial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
Та	Operating Temperature	0 to +70	ç
TBIAS	Temperature Under Bias	-55 to +125	ç
Тѕтс	Storage Temperature	-55 to +125	ů
lout	DC Output Current	50	mA

NOTE:

3040 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM≥ Vcc + 0.3V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc		
Commercial	0°C to +70°C	0V	$3.3V \pm 0.3$		

RECOMMENDED DC OPERATING CONDITIONS (2)

3040 tbl 05

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Supply Voltage	0	0	0	٧
Vін	Input High Voltage	2.0	_	Vcc+0.3	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.8	V

NOTE:

3040 tbl 06

- 1. $V_{IL} \ge -1.5V$ for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.3V.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	рF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTE:

3040 tbl 07

- This parameter is determined by device characterization but is not production tested. TQFP package only.
- 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

6.33 3

6

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 3.3V ± 0.3V)

			IDT70	V261S	IDT70		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
IIul	Input Leakage Current	Vcc = 3.6V, Vin = 0V to Vcc	_	10		5	μА
llLOl	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10	I —	5	μΑ
Vol	Output Low Voltage	IOL = 4mA	_	0.4	_	0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4		2.4	_	V

3040 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (Vcc = $3.3V \pm 0.3V$)

		Tool			70V2	70V261X25		70V261X35		70V261X55	
Symbol	Parameter	Test Condition	Versio	1	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	<u>CE</u> = VIL, Outputs Open <u>SEM</u> = VIH f = fMAX ⁽³⁾	COM'L.	S L	100 100	170 140	90 90	140 120	90 90	140 120	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	CER = CEL = VIH SEMR = SEML = VIH f = fMax ⁽³⁾	COM'L.	S L	14 12	30 24	12 10	30 24	12 10	30 24	mA
ISB2	Standby Current	CE*A* = VIL and CE*B* = VIH(5)	COM'L.	s	50	95	45	87	45	87	mA
	(One Port — TTL	Active Port Outputs Open,	Į.	L	50	85	45	75	45	75	
	Level Inputs)	$f = fMAX^{(3)}$									
1		SEMR = SEML = VIH									
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	COM'L.	S	1.0 0.2	6 3	1.0 0.2	6 3	1.0 0.2	6 3	mA
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V$ or $VIN \le 0.2V$, $f = 0^{(4)}$ $\overline{SEMR} = \overline{SEML} \ge VCC - 0.2V$	<u> </u>			į					
ISB4	Full Standby Current (One Port — All	CE*A* ≤ 0.2V and CE*B* ≥ Vcc - 0.2V ⁽⁵⁾	COM'L.	S L	60 60	90 80	55 55	85 74	55 55	85 74	mA
	CMOS Level Inputs)	SEMR = SEML ≥ Vcc - 0.2V									
		$VIN \ge VCC - 0.2V \text{ or } VIN \le 0.2V$									
		Active Port Outputs Open f = fMAX ⁽³⁾									


NOTES:

3040 tbl 09

- 1. "X" in part numbers indicates power rating (S or L)
- 2. Vcc = 3.3V, TA = +25°C, and are not production tested. Icccc = 80mA (Typ.)
- 3. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1 / tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V			
Input Rise/Fall Times	5ns Max.			
Input Timing Reference Levels	1.5V			
Output Reference Levels	1.5V			
Output Load	See Figures 1 & 2			







Figure 1. AC Output Test Load

Figure 2. Output Test Load (for tLz, tHz, twz, tow) * Including scope and jig.

TIMING OF POWER-UP POWER-DOWN



AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾


		IDT70V261X25		IDT70V261X35		IDT70V261X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
tRC	Read Cycle Time	25		35		55	_	ns
taa	Address Access Time	_	25		35	_	55	ns
tACE	Chip Enable Access Time (3)		25	_	35	l —	55	ns
tabe	Byte Enable Access Time (3)	_	15	_	35		55	ns
taoe	Output Enable Access Time		15	_	20	_	30	ns
tон	Output Hold from Address Change	3	_	3	_	3		ns
tLZ	Output Low-Z Time ^(1, 2)	3	_	3	_	3	_	ns
tHZ	Output High-Z Time ^(1, 2)		15		20	_	25	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0		0	_	0	_	ns
tPD	Chip Disable to Power Down Time ⁽²⁾		25		35		50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15		15	_	15	_	ns
tsaa	Semaphore Address Access Time		35	_	45		65	ns

- 1. Transition is measured ±200mV from low- or high-impedance voltage with Output Test Load (Figure 2).
- This parameter is guaranteed by device characterization, but is not production tested.
 To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL.
- 4. "X" in part numbers indicates power rating (S or L).

3040 tbl 12

6.33 5

WAVEFORM OF READ CYCLES(5)



NOTES:

- 1. Timing depends on which signal is asserted last, OE, CE, LB, or UB.
- 2. Timing depends on which signal is de-asserted first CE, OE, LB, or UB.
- 3. tedd delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- Start of valid data depends on which timing becomes effective last tage, tage, tag or tedd.
- SEM = VIH.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾

		IDT70\	/261X25	IDT70V261X35		IDT70V261X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CY	CLE							
twc	Write Cycle Time	25	_	35		55	_	ns
tew	Chip Enable to End-of-Write ⁽³⁾	20	_	30		45	_	ns
taw	Address Valid to End-of-Write	20		30		45	_	ns
tas	Address Set-up Time ⁽³⁾	0		0	_	0		ns
twp	Write Pulse Width	20	_	25		40		ns
twn	Write Recovery Time	0		0	_	0	_	ns
tow	Data Valid to End-of-Write	15	_	20	_	30	_	ns
tHZ	Output High-Z Time ^(1, 2)	_	15	_	20	_	25	ns
tDH	Data Hold Time ⁽⁴⁾	0		0		0	_	ns
twz	Write Enable to Output in High-Z ^(1, 2)		15		20		25	ns
tow	Output Active from End-of-Write ^(1, 2, 4)	0		0		0		ns
tswrd	SEM Flag Write to Read Time	5		5		5	_	ns
tsps	SEM Flag Contention Window	5		5	_	5		ns


- 1. Transition is measured ±200mV from low- or high-impedance voltage with Output Test Load (Figure 2).
- This parameter is guaranteed by device characterization, but is not production tested.

 To access RAM, $\overrightarrow{CE} = V_{IL}$ and $\overrightarrow{SEM} = V_{IH}$. To access semaphore, $\overrightarrow{CE} = V_{IH}$ and $\overrightarrow{SEM} = V_{IL}$. Either condition must be valid for the entire tew time.
- The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will yary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 5. "X" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,5,8)




TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} , \overline{UB} , \overline{LB} CONTROLLED TIMING^(1,5)



- R/W or CE or UB and LB must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a LOW CE and a LOW R/W for memory array writing cycle.
- 3. twn is measured from the earlier of CE or R/W (or SEM or R/W) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the ČE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
- 6. Timing depends on which enable signal is asserted last, $\overline{\text{CE}}$ or R/\overline{W} .
- This parameter is guaranteed by device characterization, but is not production tested. Transition is measured ± 200mV from steady state with the Output Test Load (Figure 2).
- 8. If OE is LOW during R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL. tew must be met for either condition.


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



NOTE:

1. $\overline{CE} = H$ or $\overline{UB} \& \overline{LB} = H$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



- 1. Don = Dol = Vil, $\overline{CER} = \overline{CEL} = VIH$, or both $\overline{UB} \& \overline{LB} = VIH$.
- All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
 This parameter is measured from P\wanthfamily\wanthf
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

		IDT70V261X25		IDT70V261X35		IDT70V261X55			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
BUSY TIM	MING (M/S = ViH)								
tBAA	BUSY Access Time from Address Match	_	25	_	35	_	45	ns	
tBDA	BUSY Disable Time from Address Not Matched	_	25	_	35	_	45	ns	
tBAC	BUSY Access Time from Chip Enable LOW	_	25	_	35	_	45	ns	
tBDC	BUSY Disable Time from Chip Enable HIGH	_	25	_	35	_	45	ns	
taps	Arbitration Priority Set-up Time ⁽²⁾	5		5	_	5	_	ns	
tBDD	BUSY Disable to Valid Data ⁽³⁾	T -	25	_	35	_	55	ns	
BUSY TIM	MING (M/S = VIL)								
twB	BUSY Input to Write ⁽⁴⁾	0	_	0	_	0	_	ns	
twn	Write Hold After BUSY ⁽⁵⁾	20	_	25	_	25	_	ns	
PORT-TO	-PORT DELAY TIMING	/	•				<u> </u>		
twod	Write Pulse to Data Delay ⁽¹⁾	T _	55		65	_	85	ns	
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾		50	_	60		80	ns	

NOTES:

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY (M/S = Virl)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbbb is a calculated parameter and is the greater of 0, twbb twp (actual) or tbbb tbw (actual).
- 4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
- 5. To ensure that a write cycle is completed on port "B" after contention on port "A".
- 6. "X" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY (2,5)




NOTES:

3040 drw 11

- 1. To ensure that the earlier of the two ports wins. taps is ignored for $M/\overline{S} = V_{IL}$ (SLAVE).
- 2. CEL = CER = VIL
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. If M/S = VIL (SLAVE), then BUSY is an input (BUSY'A' = VIH and BUSY'B' = "don't care", for this example).
- 5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".


TIMING WAVEFORM OF WRITE WITH BUSY




NOTES:

- 1. twn must be met for both BUSY input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on port "B" blocking R/WB, until BUSYB goes High.

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING(1)



- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. If tAPS is not satisfied, the busy signal will be asserted on one side or the other, but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1)


			IDT70V261X25		IDT70V261X35		IDT70V261X55			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit		
INTERRU	INTERRUPT TIMING									
tas	Address Set-up Time	0		0	_	0	I —	ns		
twn	Write Recovery Time	0	_	0	_	0		ns		
tins	Interrupt Set Time	_	25		30	_	40	ns		
tinn	Interrupt Reset Time		30	_	35		45	ns		


NOTE:

1. "X" in part numbers indicates power rating (S or L).

3040tbl 15

WAVEFORM OF INTERRUPT TIMING(1)





NOTES:

- All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A". See Interrupt truth table.
- Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG(1)

	Le	ft Port				R	ight Po	t		
R/WL	CEL	<u>OE</u> L	A13L-A0L	ĪNTL	R/Wn	CER	ŌĒR	A13R-A0R	ĪNTR	Function
L	L	Х	3FFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTn Flag
Х	Х	Х	Х	Х	Х	L	L	3FFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	3FFE	Х	Set Left INTL Flag
Х	L	L	3FFE	H ⁽²⁾	Х	Х	Х	Х	Х	Reset Left INTL Flag

NOTES:

- 1. Assumes BUSYL = BUSYR =VIH.
- 2. If BUSYL = VIL, then no change.
- 3. If BUSYR = VIL, then no change.

6

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

Inputs			Out	puts	
CEL	CER	A0L-A13L A0R-A13R	BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
Ĺ	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

3040 tbl 16

- Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70V261 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after
 the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYL or BUSYL and BUSYL and BUSYL outputs cannot be low
 simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE⁽¹⁾

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	.1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Right port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V261.

3040 tbl 17

FUNCTIONAL DESCRIPTION

The IDT70V261 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V261 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is asserted when the right port writes to memory location 3FFE (HEX), where a write is defined as $\overline{\text{CE}} = P/\overline{\text{W}} = \text{VIL}$ per the Truth Table. The left port clears the interrupt through access of address location 3FFE when $\overline{\text{CE}}_R = \overline{\text{OE}}_R = \text{VIL}$, $R/\overline{\text{W}}$ is a "don't care". Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is asserted when the left port writes to memory location 3FFF (HEX) and to clear the 3FFF location 3FFF. The message (8 bits) at 3FFE or 3FFF is user-

defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table 1 for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is notin slave desirable, the busy logic can be disabled by placing the part

in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V261 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V261 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V261 RAM the busy pin is an output if the part is used as a master (M/\overline{S} pin = H), and




Figure 3. Busy and chip enable routing for both width and depth

the busy pin is an input if the part used as a slave (M/\overline{S} pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT70V261 is an extremely fast Dual-Port 16K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by

the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of. a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT70V261 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V261's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V261 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once

6

the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V261 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and R/\overline{W}) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (SEM) and output enable (OE) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (SEM or OE) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must

be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by




Figure 4. IDT70V261 Semaphore Logic

looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V261's Dual-Port RAM. Say the 16K x 16 RAM was to be divided into two 8K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the

indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned


different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

ORDERING INFORMATION



3040 drw 20

GENERAL INFORMATION
TECHNOLOGY AND CAPABILITIES
QUALITY AND RELIABILITY
PACKAGE DIAGRAM OUTLINES
FIFO PRODUCTS
SPECIALITY WEWORY PRODUCTS

SUBSYSTEMS PRODUCTS



SUBSYSTEMS PRODUCTS

IDT Subsystems Division has the resources and experience to deliver the highest quality RAM module products. IDT's combination of advanced design, assembly, and test capabilities give customers the highest levels of quality, service and performance. Product offerings include a number JEDEC standards as well as specialized and application specific RAM modules, including the world's highest performance and densest SRAMs, Dual-Port RAMs, and FIFOs. Custom capabilities allow our customers to enjoy the benefits of modules for high performance caches for the leading microprocessors, multi-processor board level products and multi-chip modules (MCMs).

IDT modules products provide a number of benefits to the high performance system designer:

For system designers of high performance systems, modules solve a number of major problems through the benefits they provide. The biggest benefit of modules is that they save significant amounts of space for designers packing ever more performance in less area by utilizing double sided surface mount technology. In addition, decoupling capacitors are mounted next to or underneath the active memory components on the module, thus eliminating the need to consider them or the real estate they consume.

Numerous module packaging options are available which allow designers to trade-off board area, height and mechanical stability. Vertical mount module options (modules in which mounted components are oriented in a vertical fashion) such as Zig-zag In-Line packages (ZIPs), Single In-line Memory Modules (SIMMs) and Dual In-line Memory Modules (DIMMs) are ideal packages for applications requiring the highest density. Many of these vertical mount modules are maximum 0.65 inch tall, which is well within the board space requirements for card rack type systems. Horizontal mount module options include dual in-line packages (DIPs), and pin grid array packages (PGAs). These modules are ideal for those applications requiring the most in mechanical stability and those with many I/O pins.

Design, manufacturing, and marketing often disagree on the size of memory that their high performance system will offer. By allowing the decision to made at manufacturing time by having module solutions with different memory sizes and common pinouts, the module user lets the market dictate memory requirements. JEDEC has defined standards for memory pinouts including 256Kx32 and 1Mx32 SRAM in the same 72-lead package which are among the most common industry standard SRAM modules.

Testing is both a design and manufacturing problem that is often an afterthought. By providing a pretested higher level block, modules simplify the test issue for both design and manufacturing. Since the module is tested using full parametric AC/DC guardbanded test patterns, designers are guaranteed a level of performance for a larger block of their system versus a spec for an individual component. System board test is simplified because a major block of memory has been fully tested at the module level, thus simplifying the test method and debug cycle at the board level.

Time to market is always a very important issue. Studies have shown that a major portion of profits are made in the early part of the product life cycle before competition drives down prices to a level based on manufacturing costs rather than a unique level of value. Integrating the high performance memory into an module shortens the design cycle by simplifying board design by leveraging off the module manufacturer's design expertise. System board layout and the design cycle are simplified because the number of input/outputs (I/Os) are reduced by combining common component address, data, control and power pins.

Module solutions help reduce hidden costs that are not often taken into account. Since active and passive components necessary to realize an module solution are combined onto a single substrate, the module user reduces inventory and handling costs by combining a number of diverse components into one single component.

IDT Subsystems products provide an ideal solution for system designers to integrate high performance RAM in order to maximize density, performance and cost-effectiveness for both commercial and military applications.

7.0

TABLE OF CONTENTS

SUBSYSTEMS P	RODUCTS	
SUBSYSTEMS PROI	DUCTS	PAGE
IDT7MP1015	32K x 32 CMOS Dual-Port Static Ram Module	7.1
IDT7MP1016	64K x 32 CMOS Dual-Port Static RAM Module	7.1
IDT7M1002	16K x 32 CMOS Dual-Port Static RAM Module	7.2
IDT7M1014	4K x 36 BiCMOS Dual-Port Static RAM Module	7.3
IDT7M1024	4K x 36 BiCMOS Synchronous Dual-Port Static RAM Module	7.4
IDT7M1001	128K x 8 CMOS Dual-Port Static RAM Module	
IDT7M1003	64K x 8 CMOS Dual-Port Static RAM Module	7.5
IDT7M208	64K x 9 CMOS Parallel In-Out FIFO Module	7.6
IDT7M209	128K x 9 CMOS Parallel In-Out FIFO Module	7.6
IDT7MP4120	1M x 32 CMOS Static RAM Module	7.7
IDT7MP4145	256K x 32 CMOS Static RAM Module	7.8
IDT7MP4045	256K x 32 BiCMOS/CMOS Static RAM Module	
IDT7MP4095	128K x 32 CMOS Static RAM Module	7.10
IDT7M4084	2M x 8 CMOS Static RAM Module	7.11
IDT7MB4048	512K x 8 CMOS Static RAM Module	7.12
IDT7M4048	512K x 8 CMOS Static RAM Module	
FIFO MODULES		
IDT7MP2009	32K x 18 CMOS Parallel In-Out FIFO Module	7.12
IDT7MP2010	16K x 18 CMOS Parallel In-Out FIFO Module	7.12
IDT7M208	64K x 9 Parallel In-Out FIFO Module	7.13
IDT7M207	32K x 9 Parallel In-Out FIFO Module	7 13



32K x 32/64K x 32 CMOS DUAL-PORT STATIC RAM MODULES

PRELIMINARY IDT7MP1015 IDT7MP1016

FEATURES

- Pin compatible 1Mb/2Mb CMOS Dual-Port static RAM modules
- · Fast access times: 25ns
- · Fully asynchronous read/write operation from either port
- Separate byte read/write signals for byte control
- Separate upper/lower chip select for 16-bit operation
- Full on-chip hardware support of semaphore signaling between ports
- High density surface mounted TQFP packages on a low cost, multilayer FR-4 substrate
- 64-position dual read-out DIMM (Dual In-line Memory Module) with 128 leads (socket information please reference AMP P/N: 6-382617-4)
- Single 5V (±10%) power supply
- Multiple GND pins and on-board decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL-compatible


DESCRIPTION

The IDT7MP1015/7MP1016 are 32K x 32/64K x 32 high-speed CMOS Dual-Port Static RAM modules constructed on a low cost, multilayer FR-4 substrate using four IDT7007/08 Dual-Port Static RAMs (in slave mode) using TQFPs. The IDT7MP1015/7MP1016 modules are designed to be used as stand-alone Dual-Port RAM providing two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. Performance is enhanced by facilitating port-to-port communication via semaphore controls.

The IDT7MP1015/7MP1016 modules are packaged in 64-position dual read-out DIMMs (Dual In-line Memory Modules) with 128 leads and dimensions of 1.35" x 0.15" x 1.0" (LxWxH). The module is available with access times as fast as 25ns.

All inputs and outputs of the IDT7MP1015/7MP1016 are TTL-compatible and operate from a single 5V power supply. Multiple GND pins and on-board decoupling capacitors ensure maximum immunity from noise.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology Inc.

MARCH 1995

3197 drw 01

COMMERCIAL TEMPERATURE RANGE

DSC 7128/-

PIN CONFIGURATION (1)

NFIGURA	TION (1)		
VCC L_A(0) L_A(1) L_A(2) L_A(4) L_A(5) L_A(6) L_A(6) L_A(7) GND L_A(10) L_A(11) L_A(13) L_A(14) L_A(15) L_A(15) L_A(15) L_CSU# L_CSU# L_CSU# L_CSU# L_CSU# L_CSU# L_CSU# L_CSU# L_CSU# L_CSU# L_CSU# L_CSU# L_CSU# L_CSU# L_I/O(0) L_I/O(1) L_I/O(2) L_I/O(3)	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 27 28 29 30 31 32	65 66 67 68 69 70 71 72 73 74 75 76 77 78 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96	Vcc R_A(0) R_A(1) R_A(2) R_A(2) R_A(3) R_A(4) R_A(5) R_A(6) R_A(6) R_A(7) GND R_A(10) R_A(11) R_A(11) R_A(11) R_A(12) R_A(13) R_A(14) R_A(15) GND R_R/W#(1) R_CSU# R_CSU# R_CSU# R_CSU# R_CSU# R_CSU# R_OE# Vcc R_I/O(0) R_I/O(0) R_I/O(2) R_I/O(3)
L_I/O(4) L_I/O(5) L_I/O(6) L_I/O(6) L_I/O(8) L_I/O(8) L_I/O(10) L_I/O(11) L_I/O(12) L_I/O(13) L_I/O(15) GND L_I/O(15) GND L_I/O(17) L_I/O(17) L_I/O(19) L_I/O(20) L_I/O(21) L_I/O(20) L_I/O(21) L_I/O(22) L_I/O(23) L_I/O(25) L_I/O(25) L_I/O(27) L_I/O(27) L_I/O(28) L_I/O(29) L_I/O(29) L_I/O(29) L_I/O(29) L_I/O(29) L_I/O(21) L_I/O(25) L_I/O(25) L_I/O(25) L_I/O(27) L_I/O(28) L_I/O(29) L_I/O(30) L_I/O(30) L_I/O(30) L_I/O(30)	33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 55 55 55 55 56 67 57 60 61 62 63 64	97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 120 121 122 123 124 125 126 127 128	R_I/O(4) R_I/O(5) R_I/O(6) R_I/O(7) GND R_I/O(10) R_I/O(11) R_I/O(12) R_I/O(13) R_I/O(14) R_I/O(15) GND R_I/O(16) R_I/O(17) R_I/O(18) R_I/O(19) R_I/O(20) R_I/O(20) R_I/O(21) R_I/O(22) R_I/O(25) R_I/O(26) R_I/O(27) R_I/O(27) R_I/O(28) R_I/O(28) R_I/O(29) R_I/O(29) R_I/O(27) R_I/O(30) R_I/O(31) GND

DIMM TOP VIEW

3197 drw 02

PIN NAMES

Left Port	Right Port	Description		
L_A (0-15)	R_A (0-15)	Address Inputs		
L_I/O (0-31)	R_I/O (0-31)	Data Inputs/Outputs		
L_R/W# (0-3)	R_R/W# (0-3)	Read/Write Enables		
L_CSL#	R_CSL#	Chip Select, Lower 16-bits		
L_CSU#	R_CSU#	Chip Select, Upper 16-bits		
L_OE#	R_OE#	Output Enable		
L_SEM#	R_SEM#	Semaphore Control		
N.	C	No Connect		
Vo	cc	Power		
GN	ID	Ground		

3197 tbl 01

CAPACITANCE⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Condition	Max.	Unit
CIN (1)	Input Capacitance (CS, OE, SEM, Address)	VIN = 0V	40	pF
CIN(2)	Input Capacitance (R/W, I/O)	VIN = 0V	12	pF
Соит	Output Capacitance (I/O)	Vout = 0V	12	pF

NOTE:

3197 tbl 02

1. This parameter is guaranteed by design but not tested.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commerical	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
Ta	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE:

3197 thi 03

NOTE: 1. Pin numbers 18 and 82 are N.C. for the IDT7MP1015.

^{1.} Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

7

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2		6.0	V
VIL	Input Low Voltage	-0.5(1)	_	0.8	V

NOTE:

3197 tbl 04

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Ambient			
Grade	Temperature	GND	Vcc
Commercial	0°C to +70°C	οv	5.0V ± 10%

3197 tbl 05

DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	Parameter	Test Conditions	Min.	Max.	Units
llul	Input Leakage (Address & Control)	Vcc = Max. Vin = GND to Vcc	_	40	μА
liul	Input Leakage (Data)	Vcc = Max. Vin = GND to Vcc		10	μА
IILOI	Output Leakage (Data)	Vcc = Max. CS ≥ Viн, Vout = GND to Vcc		10	μА
Vol	Output Low Voltage	Vcc = Min. IoL = 4mA		0.4	V
Vон	Output High Voltage	Vcc = Min, IoH = -4mA	2.4		V
ICC2	Dynamic Operating Current (Both Ports Active)	Vcc = Max., CS ≤ ViL, SEM = Don't Care Outputs Open, f = fMAX	_	1720	mA
ISB	Standby Supply Current (Both Ports Inactive)	Vcc = Max., L_ CS and R_ CS ≥ Vін Outputs Open, f = fмах		340	mA
ISB1	Standby Suppy Current (One Port Inactive)	Vcc = Max., L_ CS or R_ CS ≥ ViH Outputs Open, f = fMAX	_	1200	mA
ISB2	Full Standby Supply Current (Both Ports Inactive)	L_CS and R_CS ≥ Vcc − 0.2V Vin > Vcc − 0.2V or < 0.2V L_SEM and R_SEM ≥ Vcc − 0.2V	_	72	mA

3197 tbl 06

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1




Figure 1. Output Load
(For tcHz, tcLz, toHz, toLz, twHz, tow)
*Including scope and jig capacitances.

^{1.} VIL \geq -3.0V for pulse width less than 20ns

AC ELECTRICAL CHARACTERISTICS


 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$

		-	25	-30		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read Cy	rcle					
trc	Read Cycle Time	25	_	30	_	ns
taa	Address Access Time	-	25	_	30	ns
tacs ⁽²⁾	Chip Select Access Time	_	25		30	ns
tOE	Output Enable Access Time		15	_	17	ns
tон	Output Hold from Address Change	3		3		ns
tLZ ⁽¹⁾	Output to Low-Z	3	-	3	l –	ns
tHZ ⁽¹⁾	Output to High-Z		15	_	15	ns
tPU ⁽¹⁾	Chip Select to Power Up Time	0		0	_	ns
tPD ⁽¹⁾	Chip Deselect to Power Up Time		50	_	50	ns
tsop	Sem. Flag Update Pulse (OE or SEM)	15		15		ns
Write Cy	rcle					
twc	Write Cycle Time	25		30	_	ns
tcw ⁽²⁾	Chip Select to End-of-Write	20		25	_	ns
taw	Address Valid to End-of-Write	20	_	25	-	ns
tas	Address Set-Up Time	0	_	0		ns
twp	Write Pulse Width	20	_	25		ns
twn	Write Recovery Time	0	_	0	_	ns
tow	Data Valid to End-of-Write	18	_	22	_	ns
tDH	Data Hold Time	0	_	0	_	ns
tHZ ⁽¹⁾	Output to High-Z	_	15	-	15	ns
tow ⁽¹⁾	Output Active from End-of-Write	0		0		ns
tswrd	SEM Flag Write to Read Time	10		10	_	ns
tsps	SEM Flag Contention Window	10		10	_	ns

NOTES:

This parameter is guaranteed by design but not tested.
 To access RAM, CS ≤ VIL and SEM ≥ VIH. To access semaphore, CS ≥ VIH and SEM ≤ VIL.


TIMING WAVEFORM OF READ CYCLES (1, 3, 5)




NOTES:

- 1. Timing depends on which signal is asserted last, OE or CE.
- 2. Timing depends on which signal is de-asserted first CE or OE.
- tabo delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tAGE, tAGE, tAA or tBDD.
- 5. $\overline{SEM} = HIGH$.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/ \overline{W} CONTROLLED TIMING) $^{(1, 2, 4)}$



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 4)




NOTES:

- 1. R/W must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp or tew) of a LOW \overline{CS} and a LOW \overline{RW} for memory array writing cycle.

 3. twn is measured from the earlier of \overline{CS} or \overline{RW} (or \overline{SEM} or \overline{RW}) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CS or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last, CS, or R/W.
- 7. Timing depends on which enable signal is de-asserted first, $\overline{\text{CS}}$, or $\text{R/}\overline{\text{W}}$.
- 8. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE, EITHER SIDE(1)



NOTE:

1. \overline{CS} = H for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE CONTENTION(1, 3, 4)



NOTES:

- 1. Don = Dol = L, (L CS = R CS) = H, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- "A" may be either left or right port. "B" is the opposite port from "A".
 This parameter is measured from R/WA or SEMA going HIGH to R/WB or SEMB going HIGH.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

TRUTH TABLE I: Non-Contention Read/Write Control⁽¹⁾

	Inputs Outputs				Mode
<u>cs</u>	R/W	ŌĒ	SEM	I/O	Description
Н	X	х	Н	High-Z	Deselected or Power Down
L	L	Х	Н	Data_IN	Write
L	н	L	Н	Data_OUT	Read
X	X	Н	X	High-Z	Outputs Disabled

NOTE:

3197 tbl 09

- 1. The conditions for non-contention are L_A (0-13) ≠ R_A (0-13).
- 2. _ denotes a LOW to HIGH waveform transition.

TRUTH TABLE II: Semaphore Read/Write Control


	Inpu	its ⁽²⁾		Outputs	Mode
cs	R/W	ŌĒ	SEM	I/O Description	
Н	Н	L	L	Data_OUT	Read Data_IN Semaphore Flag
Н	F	Х	L	Data_IN	Write Data_IN (0, 8, 16, 24)
L	х	х	L		Not Allowed

3197 tbl 10


DEPTH/WIDTH EXPANSION AND SEMAPHORES

For more details regarding depth/width expansion or semaphore operations, please consult the IDT7007 or IDT7008 data sheets.

PACKAGE DIMENSIONS



ORDERING INFORMATION





16K x 32 CMOS DUAL-PORT STATIC RAM MODULE

IDT7M1002

FEATURES

- High-density 512K CMOS Dual-Port RAM module
- · Fast access times
 - ---Commercial: 30, 35ns
 - -Military: 40, 45ns
- · Fully asynchronous read/write operation from either port
- Easy to expand data bus width to 64 bits or more using the Master/Slave function
- · Separate byte read/write signals for byte control
- On-chip port arbitration logic
- INT flag for port-to-port communication
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted fine pitch (25 mil) LCC packages allow through-hole module to fit into 121 pin PGA footprint
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL-compatible

DESCRIPTION

The IDT7M1002 is a 16K x 32 high-speed CMOS Dual-Port Static RAM Module constructed on a co-fired ceramic substrate using four 16K x 8 (IDT7006) Dual-Port Static RAMs in surface-mounted LCC packages. The IDT7M1002 module is designed to be used as stand-alone 512K Dual-Port RAM or as a combination Master/Slave Dual-Port RAM for 64-bit or more word width systems. Using the IDT Master/Slave approach in such system applications results in full-speed, error-free operation without the need for additional discrete logic.

The module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via additional control signals SEM and INT.

The IDT7M1002 module is packaged in a ceramic 121 pin PGA (Pin Grid Array)1.35 inches on a side. Maximum access times as fast as 30ns are available over the commercial temperature range and 40ns over the military temperature range.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

PIN CONFIGURATION

	1	2	3	4	5	6	7	8	9	10	11	12	13
Α	L_I/O(24)	L_I/O(26)	L_I/O(28)	L_I/O(30)	L_CS	L_OE	L_R/W(3)	R_ŌĒ	R_CS	R_I/O(30)	R_I/O(28)	R_I/O(26)	R_I/O(24)
В	L_I/O(23)	L_I/O(25)	L_I/O(27)	L_I/O(29)	L_1/O(31)	L_A(0)	L_R/W(4)	R_A(0)	R_I/O(31)	R_I/O(29)	R_I/O(27)	R_I/O(25)	R_I/O(23)
С	L_I/O(21)	L_I/O(22)	vcc	L_A(3)	L_A(2)	L_A(1)	GND	R_A(1)	R_A(2)	R_A(3)	GND	R_I/O(22)	R_I/O(21)
D	L_I/O(19)	L_I/O(20)	L_A(4)`	GND							R_A(4)	R_I/O(20)	R_I/O(19)
Е	L_I/O(17)	L_I/O(18)	L_A(5)								R_A(5)	R_I/O(18)	R_I/O(17)
F	L_SEM	L_I/O(16)	L_A(6)		PGA TOP VIEW						R_A(6)	R_I/O(16)	R_SEM
G	L_BUSY	L_INT	GND								GND	R_INT	R_BUSY
н	L_R/W(1)	L_R/W(2)	L_A(7)							R_A(7)	R_R/W (2)	R_R/W (1)	
-1	L_I/O(15)	L_I/O(14)	L_A(8)							R_A(8)	R_I/O(14)	R_I/O(15)	
J	L_I/O(13)	L_I/O(12)	L_A(9)			_					R_A(9)	R_I/O(12)	R_I/O(13)
κ	L_I/O(11)	M/S	GND	L_A(10)	(10) L_A(11) L_A(12) GND R_A(12) R_A(11) R_A(10)					VCC	GND	R_I/O(11)	
L	L_I/O(10)	L_I/O(8)	L_I/O(6)	L_I/O(4)	L_I/O(2)	L_A(13)	R_R/W (4)	R_A(13)	R_I/O(2)	R_I/O(4)	R_I/O(6)	R_I/O(8)	R_I/O(10)
м	L_I/O(9)	L_I/O(7)	L_I/O(5)	L_I/O(3)	L_I/O(1)	L_I/O(0)	R_R/W (3)	R_I/O(0)	R_I/O(1)	R_I/O(3)	R_I/O(5)	R_I/O(7)	R_I/O(9)

2795 drw 01

The IDT logo is a registered trademark of Integrated Device Technology Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

MARCH 1995

FUNCTIONAL BLOCK DIAGRAM M/S L_A(0-13) -- R_A(0-13) L_I/O(0-7) R_I/O(0-7) L_CS IDT7006 R_CS 16K x 8 L_OE R_OE L_SEM R_SEM (ARBITRATION L-INT LOGIC) R_INT L_BUSY R_BUSY L_R/W (0) R_R/W (0) L_I/O(8-15) R_I/O(8-15) IDT7006 16K x 8 (ARBITRATION LOGIC) L_R/W (1) - R_R/W (1) L_I/O(16-23) R_I/O(16-23) IDT7006 16K x 8 (ARBITRATION LOGIC) L_R/W (2) R_R/W (2) R_I/O(24-31) L_I/O(24-31) IDT7006 16K x 8 (ARBITRATION LOGIC) L_R/W (3) · R_ R/W (3)

PIN NAMES

2795 drw 02

Left Port	Right Port	Description	
L_A (0-13)	R_A (0-13)	Address Inputs	
L_I/O (0-31)	R_I/O (0-31)	Data Inputs/Outputs	
L_R/W (1-4)	R_R/W (1-4)	Read/Write Enables	
L_CS	R_CS	Chip Select	
L_Œ	R_OE	Output Enable	
L_BUSY	R_BUSY	Busy Flag	
L_INT	R_ INT	Interrupt Flag	
L_SEM	R_SEM	Semaphore Control	
M/	ริ	Master/Slave Control	
Vcc		Power	
GND		Ground	
		2795 tbl 01	

7.2

7

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commerical	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
ТА	Operating Temperature	0 to +70	-55 to +125	ů
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ç
lout	DC Output Current	50	50	mΑ

NOTE:

2795 tbl 02

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	vcc		
Military	-55°C to +125°C	0V	5.0V ± 10%		
Commercial	0°C to +70°C	0V	5.0V ± 10%		

2795 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter Min.		Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	٧

2795 tbl 04

NOTE

1. VIL ≥ -3.0V for pulse width less than 20ns

DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, Ta = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	pol Parameter Test Conditions		Min.	Max.	Units
IIul	Input Leakage (Address & Control)	Vcc = Max. Vin = GND to Vcc	_	40	μА
[[Li]	Input Leakage (Data)	Vcc = Max. Vin = GND to Vcc	_	10	μА
llrol	Output Leakage (Data)	Vcc = Max. CS ≥ VIH, Vo∪T = GND to Vcc	_	10	μА
VoL	Output Low	Vcc = Min. IoL = 4mA Voltage	_	0.4	V
Vон	Output High Voltage	Vcc = Min, IoH = -4mA	2.4		٧

2795 tbl 05

DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, Ta = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$

			Comn	nercial	Mili		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
ICC2	Dynamic Operating Current (Both Ports Active)	Vcc = Max., CS ≤ ViL, SEM = Don't Care Outputs Open, f = fMAX	_	1360	_	1600	mA
ISB	Standby Supply Current (Both Ports Inactive)	Vcc = Max., L_ CS and R _CS ≥ ViH Outputs Open, f = fMax	_	280	_	340	mA
ISB1	Standby Suppy Current (One Port Inactive)	Vcc = Max., L_CS or R_CS ≥ ViH Outputs Open, f = fMax	_	1000	_	1160	mA
ISB2	Full Standby Supply Current (Both Ports Inactive)	L_CS and R_CS ≥ Vcc − 0.2V Vin > Vcc − 0.2V or < 0.2V L_SEM and R_SEM ≥ Vcc − 0.2V	-	60	_	120	mA

CAPACITANCE(1) $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter	Condition	Max.	Unit
CIN (1)	Input Capacitance (CS, OE, SEM, Address)	VIN = 0V	40	pF
CIN(2)	Input Capacitance (R/W, I/O, INT)	VIN = 0V	12	pF
CIN(3)	Input Capacitance (BUSY, M/S)	VIN = 0V	45	pF
Соит	Output Capacitance (I/O)	Vout = 0V	12	pF

NOTE:

2795 tbl 07

1. This parameter is guaranteed by design but not tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V		
Input Rise/Fall Times	5ns		
Input Timing Reference Levels	1.5V		
Output Reference Levels	1.5V		
Output Load	See Figures 1 and 2		

2795 tbl 08




Figure 1. Output Load

+5V 480Ω 255Ω 5pF*

*Including scope and jig capacitances.

DATAOUT

2795 drw 04

Figure 2. Output Load

(For tchz, tclz, tohz, tolz, twhz, tow)

AC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%. TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$

		7M1002SxxG				7M1002SxxGB				
		30		-35		-40		–45		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	Read Cycle									
trc	Read Cycle Time	30	1	35	_	40	_	45		ns
taa	Address Access Time	_	30	_	35		40	-	45	ns
tacs ⁽²⁾	Chip Select Access Time	-	30	_	35	_	40		45	ns
toE	Output Enable Access Time	_	17		20	_	22		25	ns
tон	Output Hold from Address Change	3	_	3	_	3	_	3	_	ns
tLZ ⁽¹⁾	Output to Low-Z	3		3	-	3		5	_	ns
tHZ ⁽¹⁾	Output to High-Z		15	_	15	_	17	_	20	ns
tPU ⁽¹⁾	Chip Select to Power Up Time	0	_	0		0	_	0		ns
tPD ⁽¹⁾	Chip Deselect to Power Up Time		50		50	_	50	_	50	ns
tsop	Sem. Flag Update Pulse (OE or SEM)	15	_	15		15		15		ns
Write C	ycle									
twc	Write Cycle Time	30	-	35	1	40		45		ns
tcw ⁽²⁾	Chip Select to End-of-Write	25	_	30	_	35	-	40	_	ns
taw	Address Valid to End-of-Write	25	_	30	_	35		40		ns
tas	Address Set-Up Time	0		0		0		0		ns
twp	Write Pulse Width	25	_	30	_	35		35		ns
twn	Write Recovery Time	0	_	0		0	T -	0	_	ns

(Continued on next page)


AC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, Ta = 55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$


		7M1002S					7M1002	SxxGB)	
		30		-3	5	4	10	1	45	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cy	Write Cycle (continued)									
tow	Data Valid to End-of-Write	22		25		25		25		ns
tDH	Data Hold Time	0	_	0	_	0		0	-	ns
tHZ ⁽¹⁾	Output to High-Z	_	15	-	15	-	17	_	20	ns
tow ⁽¹⁾	Output Active from End-of-Write	0		0	_	0		0	_	ns
tswrd	SEM Flag Write to Read Time	10	_	10		10		10		ns
tsps	SEM Flag Contention Window	10		10		10		10		ns
Busy Cyc	cle-Master Mode ⁽³⁾									
tBAA	BUSY Access Time to Address	_	30		35		35	_	35	ns
tBDA	BUSY Disable Time to Address	_	25		30	_	30	_	30	ns
tBAC	BUSY Access Time to Chip Select	_	25	_	30		30		30	ns
tBDC	BUSY Disable Time to Chip Deselect	_	25		25	_	25	_	25	ns
twoo ⁽⁵⁾	Write Pulse to Data Delay	_	55	_	60	_	65		70	ns
tDDD	Write Data Valid to Read Data Delay	-	40		45		50	_	55	ns
taps ⁽⁶⁾	Arbitration Priority Set-Up Time	5		5		5	_	5		ns
tBDD	BUSY Disable to Valid Time	_	NOTE 9	_	NOTE 9	_	NOTE 9		NOTE 9	ns
Busy Cyc	cle-Slave Mode ⁽⁴⁾		_							
tw _B ⁽⁷⁾	Write to BUSY Input	0		0		0	_	0	—	ns
twH ⁽⁸⁾	Write Hold after BUSY	25		25	_	25	_	25		ns
twoo ⁽⁵⁾	Write Pulse to Data Delay		55	_	60	_	65	_	70	ns
Interrupt	Timing									
tas	Address Set-Up Time	0	_	0	_	0	_	0	_	ns
twn	Write Recovery Time	0	_	0		0	_	0	_	ns
tins	Interrupt Set Time	l –	25	_	30		32		35	ns
tinr	Interrupt Reset Time	_	25	_	30		32		35	ns
									2	795 tbl

- This parameter is guaranteed by design but not tested.
 To access RAM, CS ≤ VIL and SEM ≥ VIH. To access semaphore, CS ≥ VIH and SEM ≤ VIL.
- 3. When the module is being used in the Master Mode ($M/\overline{S} \ge VIH$).
- 4. When the module is being used in the Slave Mode ($\dot{M}/\overline{S} \le VIL$).
- 5. Port-to-Port delay through the RAM cells from the writing port to the reading port.
- 6. To ensure that the earlier of the two ports wins.
- 7. To ensure that the write cycle is inhibited during contention.
- 8. To ensure that a write cycle is completed after contention.
- 9. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual), or tDDD tWP (actual).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE (1, 2, 4)




TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1, 3, 5)




- 1. R/W is HIGH for Read Cycles
- 2. Device is continuously enabled $\overline{CS} \le VIL$. This waveform cannot be used for semaphore reads.
- 3. Addresses valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.
- 4. OE ≤ VI
- 5. To access RAM, $\overline{\text{CS}} \leq \text{VIL}$ and $\overline{\text{SEM}} \geq \text{VIH}$. To access semaphore, $\overline{\text{CS}} \geq \text{VIH}$ and $\overline{\text{SEM}} \leq \text{VIL}$.
- 6. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)(1, 2, 4)




TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 4)




- 1. R/W must be HIGH during all address transitions.
- A write occurs during the overlap (twe) of a LOW GS and a LOW R/W.
 twn is measured from the earlier of CS or R/W (or SEM or R/W) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must be applied.
- 5. If the CS or SEM low transition occurs simultaneously with or after the P/W low transition, the outputs remain in the high impedance state.
- Timing depends on which enable signal is asserted last.
- Timing depends on which enable signal is de-asserted first.
- 8. If $\overline{\text{OE}}$ is LOW during a R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during an RW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE, EITHER SIDE(1)




1. $\overline{CS} \ge V \Vdash$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE CONTENTION(1, 3, 4)



- 1. Don = DoL ≤ VIL, (L_ \overline{CS} = R_ \overline{CS}) ≥ VIH Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/WA or SEMA going HIGH to R/WB or SEMB going HIGH.
- 4. If tSPS is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.


TIMING WAVEFORM OF READ WITH BUSY (M/S≥ VIH)(2)



NOTES:


- 1. To ensure that the earlier of the two ports wins.
- (L_ CS = R_ CS) ≤ VIL
 OE ≤ VIL for the reading port.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY $(M/\overline{S} \le VIH)^{(1,2)}$




- BUSY input equals HIGH for the writing port.
 (L_ CS = R_ CS) ≤ VIL


TIMING WAVEFORM OF WRITE WITH BUSY INPUT (M/S VIL)



TIMING WAVEFORM OF BUSY ARBITRATION (CS CONTROLLED TIMING)(1)




TIMING WAVEFORM OF BUSY ARBITRATION (CONTROLLED BY ADDRESS MATCH TIMING(1)




- 1. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

7

TIMING WAVEFORM OF INTERRUPT CYCLE(1)





NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

TRUTH TABLE I: Non-Contention Read/Write Control⁽¹⁾

	Inputs				Mode
ĊŚ	R/W	ŌĒ	SEM	1/0	Description
Н	Х	Х	Н	High-Z	Deselected or Power Down
L	L	Х	Н	Data_In	Write
L	Н	L	Н	Data_OUT	Read
Х	X	Н	Χ	High-Z	Outputs Disabled

NOTE:

2795 tbl 13

- 1. The conditions for non-contention are $L_A (0-13) \neq R_A (0-13)$.
- 2. ____ denotes a LOW to HIGH waveform transition.


TRUTH TABLE II: Semaphore Read/Write Control

	Inpu	ıts ⁽²⁾		Outputs	Mode
CS	R/W	ŌĒ	SEM	1/0	Description
Н	Н	L	L	Data_OUT	Read Data in Semaphore Flag
Н	4	Х	L	Data_IN	Write Data_IN (0, 8, 16, 24)
L	×	X	L	_	Not Allowed


INTERRUPT/BUSY FLAGS, DEPTH & WIDTH EXPANSION, MASTER/SLAVE CONTROL, SEMAPHORES

For more details regarding Interrupt/Busy flags, depth and/or width expansion, master/slave control, or semaphore operations, please consult the IDT7006 data sheet.

PACKAGE DIMENSIONS



ORDERING INFORMATION





4K x 36 BICMOS DUAL-PORT STATIC RAM MODULE

FEATURES

- High-density 4K x 36 BiCMOS Dual-Port Static RAM module
- · Fast access times
 - Commercial: 15, 20ns
 - Military: 25, 30ns
- · Fully asynchronous read/write operation from either port
- Surface mounted LCC packages allow through-hole module to fit on a ceramic PGA footprint
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL-compatible

DESCRIPTION


The IDT7M1014 is a 4K x 36 asynchronous high-speed BiCMOS Dual-Port static RAM module constructed on a cofired ceramic substrate using 4 IDT7014 (4K x 9) asynchronous Dual-Port RAMs. The IDT7M1014 module is designed to be used as stand-alone 36-bit dual-port RAM.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory.

The IDT7M1014 module is packaged in a 142-lead ceramic PGA (Pin Grid Array). Maximum access times as fast as 15ns and 25ns are available over the commercial and military temperature ranges respectively.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



2819 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

MARCH 1995

PIN CONFIGURATION

	1	2	3	4	5	6	7	8	9	10	11	12	13
Α	GND	L_I/O3	L_I/O2	GND	L_I/O1	L_I/O0	GND	R_I/O0	R_I/01	GND	R_I/O2	R_I/O3	GND
В	L_I/O4	L_I/O5	L_I/O6	L_A2	L_A1	L_A0	N.C.	R_A0	R_A1	R_A2	R_I/O6	R_I/O5	R_I/O4
С	L_I/O8	Vcc	L_I/O7	GND	N.C.	N.C.	N.C.	N.C.	N.C.	GND	R_I/07	Vcc	R_I/O8
D	L_I/O9	L_I/O10	L_I/O11	L_A3	GND			GND	R_A3	R_A4	R_I/011	R_I/O10	R_I/O9
E	L_I/O12	N.C.	N.C.	L_A4						R_A5	N.C.	N.C.	R_I/O12
F	L_I/O13	L_ŌĒ L	L_ŌĒH	L_A5						R_A6	R_ OE H	R_OE L	R_I/O13
G	GND	L_R/Wo	L_R/W1	GND						GND	R_R/W1	R_R/W0	GND
н	L_I/O14	L_R/W2	L_R/W3	L_A6						R_A7	R_R/W3	R_R/W2	R_I/O14
J	L_I/O15	L_I/O16	L_I/O17	L_A7						R_A8	R_I/017	R_I/O16	R_I/O15
κ	L_I/O20	L_I/O19	L_I/O18	GND	L_A10	L_A11	GND	R_A11	R_A10	GND	R_I/O18	R_I/O19	R_I/O20
L	L_I/O21	Vcc	L_I/O22	L_A8	L_A9	L_1/O31	R_1/O35	R_I/O34	R_I/O30	R_A9	R_I/O22	Vcc	R_I/021
М	L_I/O23	L_I/O24	L_I/O25	L_I/O29	L_I/O30	L_I/O32	L_I/O35	R_I/O33	R_I/O31	R_I/O29	R_I/O25	R_I/O24	R_I/023
N	GND	L_I/O26	L_I/O27	L_I/O28	GND	L_I/O33	L_I/O34	R_I/O32	GND	R_I/O28	R_I/O27	R_I/O26	GND

2819 drw 02

PIN NAMES

Left Port	Right Port	Names		
L_R/₩ 0-3	R_R/W 0-3	Byte Read/Write Enables		
L_ŌĒ L, H	R_ OE L, H	Word Output Enables		
L_A 0-11	R_A 0-11	Address Inputs		
L_I/O 0-35	R_I/O 0-35	Data Input/Outputs		
V	СС	Power		
GI	ND	Ground		

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	VTERM ⁽²⁾ Terminal Voltage with Respect to GND		-0.5 to +7.0	٧
VTERM ⁽³⁾	Terminal Voltage	-0.5 to +7.0	-0.5 to +7.0	٧
ТА	Operating Temperature	0 to +70	-55 to +125	ô
TBIAS	Temperature. Under Bias	-10 to +85	-65 to +135	ô
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ô
lout	DC Output Current	50	50	mA

NOTES:

2819 tbl 02 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 2. Inputs and Vcc terminals only.
- 3. I/O terminals only.

RECOMMENDED DC **OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
ViH	Input HIGH Voltage	2.2	_	6.0	V
VIL	Input LOW Voltage	-0.5 ⁽¹⁾	_	0.8	V

NOTE:

2819 tbl 03

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	οv	5.0V ± 10%
Commercial	0°C to +70°C	ΟV	5.0V ± 10%

2819 tbl 04

CAPACITANCE TABLE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
C_IN(1)	Input Capacitance (Address)	V_IN = 0V	50	pF
C_IN(2)	Input Capacitance (Data, R/W)	V_IN = 0V	15	pF
C_IN(3)	Input Capacitance (OE)	V_IN = 0V	25	pF
Соит	Output Capacitance (Data)	V_out = 0V	15	pF

NOTE:

2819 tht 05

1. This parameter is guaranteed by design but not tested.

^{1.} $VIL \ge -3.0V$ for pulse width less than 20ns.

DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	mbol Parameter Test Conditions		Min.	Max.	Unit
IILII Input Leakage Vin = GND to Vcc		Vcc = Max.	_	40	μА
IILOI	Output Leakage OE ≥ Vін, Vouт = GND to Vcc	Vcc = Max.	_	10	μА
Vol	Output LOW Voltage	Vcc = Min. loL = 4mA	_	0.4	V
Vон	Output HIGH Voltage	Vcc = Min. Ioн = -4mA	2.4	_	V

2819 ttbl 06

DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, Ta = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Icc	Operating Current	Vcc = Max.,		1040	mA
		Outputs Open, f = fMAX ⁽¹⁾			

NOTE:

2819 tb | 07

1. At f=fMAX, address and data inputs (except OE) are cycling at the maximum frequency of read cycle of 1/tRC, and using "AC TEST CONDITIONS" of input levels of GND to 3V.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-3

2819 tb 08

+5 V

480 Ω

DATAout

255Ω

5 pF*

*Including scope and jig.
Figure 1. Output Load
(For tCHZ, tCLZ, tOHZ, tOLZ, tWHZ, tOW)




Figure 2. Alternate Output Load




Figure 3. Alternate Lumped Capacitive Load, Typical Derating

7

2819 tbl 09

AC ELECTRICAL CHARACTERISTICS


 $(Vcc = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$

			7M1014	1SxxG		7M10		SxxGB		
		-15		-20		-25		-30		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	/cle									
trc	Read Cycle Time	15		20		25		30	_	ns
taa	Address Access Time		15		20	_	25	_	30	ns
toE	Output Enable Access Time		8		10	_	12	_	15	ns
tон	Output Hold from Address Change	3		3	_	3		3		ns
toLZ ⁽¹⁾	Output Enable to Output in Low-Z	0	_	0	_	0		0		ns
tonz(1)	Output Disable to Output in Hi-Z		7	_	9	_	11		13	ns
Write Cy	ycle									
twc	Write Cycle Time	15		20		25	_	30		ns
taw	Address Valid to End of Write	14		15		20		25		ns
tas	Address Set-Up Time	0		0		0		0	_	ns
twp	Write Pulse Width	12		15		20		25		ns
twn	Write Recovery Time	11		2		2		2		ns
tow	Data Valid to End of Write	10		12 -		15		20	_	ns
ton	Data Hold Time	0		0		0	_	0		ns
twnz ⁽¹⁾	Write Enable to Output in Hi-Z		7		9		11		13	ns
tow ⁽¹⁾	Output Active from End of Write	0		0		0		0		ns
twon	Write Pulse to Data Delay		30		40		45	_	50	ns
todo ⁽¹⁾	Write Data Valid to Read Data Delay		25	<u> </u>	30	<u> </u>	35	_	40	ns

NOTES:

- 1. This parameter is guaranteed by design but not tested.
- 2. Port-to-Port delay through the RAM cells from the writing port to the reading port.


TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE) (1,2)




NOTES:

- R/W is HIGH for Read Cycles.
- 2. OE ≤ VIL.

TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE) (1, 2)



TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY




NOTES:

RVW is HIGH for Read Cycles.
 Address valid prior to OE transition LOW.

3. This parameter is guaranteed by design but not tested.

2819 drw 07

TIMING WAVEFORM OF WRITE CYCLE (EITHER SIDE) (1,2)



NOTES:

- 1. R/W is HIGH during all address transitions.
- 2. If OE is LOW during the write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH, this requirement does not apply, and the write pulse can be as short as the specified twp.
- 3. This parameter is guaranteed by design but not tested.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.

0.045

0.055


0.015 0.021

0.100 TYP

0.195 MAX


0.050 TYP

PACKAGE DIMENSIONS



2819 drw 10

ORDERING INFORMATION



2819 drw 10



4K x 36 BICMOS SYNCHRONOUS DUAL-PORT STATIC RAM MODULE

FEATURES:

- High-density 4K x 36 Synchronous Dual-Port SRAM module
- · Architecture based on Dual-Port RAM cells
 - Allows full simultaneous access from both ports
- · Synchronous operation
 - 4ns set-up to clock, 1ns hold on all control, data, and address inputs
 - Data input, address, and control registers
 - Fast 20ns clock to data out
 - Self-timed write allows fast write cycle
- · Clock enable feature
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL-compatible

DESCRIPTION:

The IDT7M1024 is a 4K x 36 bit high-speed synchronous Dual-Port Static RAM module constructed on a co-fired ce-

ramic substrate using four IDT7099 (4K x 9) Dual-Port RAMs. The IDT7M1024 module is designed to be used as a standalone 36-bit Dual-Port Static RAM.


The IDT7M1024 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide very short set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal. An asynchronous output enable is provided to ease asynchronous bus interfacing.

The internal write pulse width is independent of the HIGH and LOW periods of the clock. This allows the shortest possible realized cycle times. Clock enable inputs are provided to stall the operation of the address and data input registers without introducing clock skew for very fast interleaved memory applications.

The data inputs are gated to control on-chip noise in bussed applications. The user must guarantee that the R/\overline{W} pins are LOW for at least one clock cycle before any write is attempted. A HIGH on the \overline{CE} input for one clock cycle will power down the internal circuitry to reduce static power consumption.

The IDT7M1024 module is packaged in a 142-lead ceramic

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

MARCH 1995

PGA (Pin Grid Array).

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

PIN CONFIGURATION

	1	2	3	4	5	6	7	8	9	10	11	12	13
Α	GND	L_I/O3	L_I/O2	GND	L_I/O1	L_I/O0	GND	R_I/00	R_I/O1	GND	R_I/02	R_I/O3	GND
В	L_I/O4	L_I/O5	L_I/O6	L_A2	L_A1	L_A0	L_CLK	R_A0	R_A1	R_A2	R_I/O6	R_I/05	R_I/O4
С	L_I/O8	VCC	L_I/O7	GND	L_CLKEN L	L_CLKEN H	R_CLK	R_CLKEN H	R_CLKEN L	GND	R_I/07	VCC	R_I/O8
D	L_I/O9	L_I/O10	L_I/011	L_A3	GND			GND	R_A3	R_A4	R_I/O11	R_I/O10	R_I/O9
E	L_I/O12	L_CEL	L_CEH	L_A4						R_A5	R_CE H	R_CE L	R_I/O12
F	L_I/O13	L_OE L	L_OEH	L_A5	1					R_A6	R_OEH	R_ŌĒL	R_I/O13
G	GND	L_R/W0	L_R/W1	GND	ı					GND	R_R/W1	R_R/W0	GND
н	L_I/O14	L_R/W2	L_R/W3	L_A6						R_A7	R_R/W3	R_R/W2	R_I/O14
J	L_I/O15	L_I/O16	L_I/O17	L_A7						R_A8	R_I/O17	R_I/O16	R_I/O15
κ	L_I/O20	L_I/O19	L_I/O18	GND	L_A10	L_A11	GND	R_A11	R_A10	GND	R_I/O18	R_I/O19	R_I/O20
L	L_I/O21	vcc	L_I/O22	L_A8	L_A9	L_I/O31	R_I/O35	R_I/O34	R_I/O30	R_A9	R_I/022	VCC	R_I/021
м	L_I/O23	L_1/O24	L_I/O25	L_I/O29	L_1/O30	L_I/O32	L_I/O35	R_I/O33	R_I/O31	R_I/O29	R_I/O25	R_I/O24	R_I/O23
N	GND	L_I/O26	L_I/O27	L_I/O28	GND	L_I/O33	L_I/O34	R_I/O32	GND	R_I/O28	R_I/027	R_I/O26	GND

2809 drw 02

PIN NAMES

Left Port	Right Port	Names		
L_R/W 0-3	R_R/W 0-3	Byte Read/Write Enables		
L_ŌĒ L, H	R_ OE L, H	Word Output Enables		
L_CE L, H	R_CE L, H	Word Chip Enables		
L_CLKEN L, H	R_CLKEN L, H	Word Clock Enables		
L_CLK	R_CLK	Clock Inputs		
L_A 0-11	R_A 0-11	Address Inputs		
L_I/O 0-35	R_I/O 0-35	Data Input/Outputs		
Vo	cc	Power		
GI	ND	Ground		

7

ABSOLUTE MAXIMUM BATINGS(1)

ADSOLUTE MAXIMUM HATINGS							
Symbol	Rating	Commercial	Military	Unit			
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	–0.5 to +7.0	٧			
VTERM ⁽³⁾	Terminal Voltage	-0.5 to Vcc	-0.5 to Vcc	٧			
ТА	Operating Temperature	0 to +70	-55 to +125	ç			
TBIAS	Temperature Under Bias	-55 to +125	–65 to +135	°C			
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ç			
lout	DC Output Current	50	50	mA			

NOTES:

2809 tbl 02

2. Inputs and Vcc terminals only.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient ade Temperature		vcc
Military	-55°C to +125°C	oV	5.0V ± 10%
Commercial	0°C to +70°C	ov	5.0V ± 10%

2809 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit		
Vcc	Supply Voltage	4.5	5.0	5.5	٧		
GND	Supply Voltage	0	0	0	٧		
ViH	Input HIGH Voltage	2.2		6.0	٧		
VIL	Input LOW Voltage	-0.5 ⁽¹⁾	_	0.8	V		

NOTE:

2809 tbl 04

CAPACITANCE (TA = $+25^{\circ}$ C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	50	pF
Cout	Output Capacitance	Vout = 0V	15	pF

2809 tbl 05

TRUTH TABLES

TRUTH TABLE I: READ/WRITE CONTROL (1)

	Ī	nputs			
	Synchronou	s	Asynchronous	Outputs	
Clk	CE	R/W	ŌĒ	I/O0-35	Mode
ſ	h	h	Х	High-Z	Deselected, Power Down, Data I/O Disabled
ſ	h		Х	DATAIN	Deselected, Power Down, Data Input Enabled
ſ			X	DATAIN	Write
ſ	1	h	L	DATAout	Read
ſ	1	h	Н	High-Z	Data I/O Disabled

2809 tbl 06

TRUTH TABLE II:

CLOCK ENABLE FUNCTION TABLE (1)

Inputs		outs	Regist	er Inputs	Register Outputs		
Operating Mode	Clk	CLKEN	ADDR	DATAIN	ADDR	DATAout	
Load "1"	ſ	1	h	h	Н	Н	
Load "0"	ſ	1	1	11	L	L	
Hold (do nothing)	£	h	Х	Х	N/C	N/C	
	X	Н	Х	Х	N/C	N/C	

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

^{1.} VIL = -3.0V for pulse width less than 20ns.

^{1.} H = HIGH voltage level steady state, h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition, L =LOW voltage level steady state I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition, X = Don't care, N/C = No change

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($Vcc = 5.0V \pm 10\%$)

			IDT7		
Symbol	Parameter	Test Condition	Min.	Max.	Unit
llul	Input Leakage Current	Vcc = 5.5V, VIN = 0V to Vcc		40	μА
IlLol	Output Leakage Current	CE = VIH, Vout = 0V to Vcc	_	10	μА
VoL	Output LOW Voltage	IoL = 4mA	_	0.4	V
Vон	Output HIGH Voltage	IOH = -4mA	2.4	_	V

2809 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5V ± 10%)

			:	IDT	7M1024	SxxG,	IDT7M1	024Sxx	GB	
				;	20		25	Ī	30	
Symbol	Parameter	Test Condition	Version	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE ≤ VIL Outputs Open f = fMax ⁽¹⁾	Mil. Com'l.	_	1440	_	1360	. 1	1440	mA
ISB1	Standby Current (Both Ports—TTL Level Inputs)	L_ <u>CE</u> and R_CE ≥ ViH f = fMax ⁽¹⁾	Mil.	_ _	 720	 	680 640	_	560 	mA
ISB2	Standby Current (One Port—TTL Level Inputs)	L_CE or R_CE ≥ VIH Active Port Outputs Open, f = fMax ⁽¹⁾	Mil. Com'l.	_	1080	_	1080		1000	mA
ISB3	Full Standby Current (Both Ports—CMOS Level Inputs)	Both Ports R_ \overline{CE} and L_ $\overline{CE} \ge Vcc - 0.2V$ $Vin \ge Vcc - 0.2V$ or $Vin \le 0.2V$, $f = 0^{(2)}$	Mil. Com'l.	_	40	1 1	80 40	-	80 —	mA
ISB4	Full Standby Current (One Port—CMOS Level Inputs)	One Port L_ $\overline{\text{CE}}$ or R_ $\overline{\text{CE}}$ \geq Vcc $-$ 0.2V, Vin \geq Vcc $-$ 0.2V or Vin \leq 0.2V, Active Port Outputs Open, f = fMax ⁽¹⁾	Mil. Com'l.	_	1040	1 . 1	1040 960	_	960 —	mA

NOTES:

^{1.} At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tCLK, and using "AC TEST CONDITIONS" of input levels of GND to 3V.

^{2.} f = 0 means no address, clock, or control lines change. Applies only to inputs at CMOS level standby.

7

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 and 3

DATA OUT $Z_0 = 50\Omega$ $S_0 = 50\Omega$

2909 tbl 10

Figure 1. Output Load




Figure 2. Output Load (for tclz, tchz, tolz, and tohz)

*Including scope and jig.





Figure 3. Lumped Capacitive Load, Typical Derating

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGE — (READ AND WRITE CYCLE TIMING)


(Commercial: $Vcc = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		7	M1024	SxxG,	7M102	24Sxx	GB	
		ï	20	-2	25		-30	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tclk	Clock Cycle Time	20	_	25		30		ns
tclkH	Clock HIGH Time	8	_	10		12	_	ns
tCLKL	Clock LOW Time	8	_	10		12	_	ns
tcqv	Clock HIGH to Output Valid	_	20	_	25		30	ns
trsu	Registered Signal Set-up Time	5		. 6	_	7		ns
tRHD	Registered Signal Hold Time	2	_	2	_	2		ns
tсон	Data Output Hold After Clock HIGH	3		3		3		ns
tcLz	Clock HIGH to Output Low-Z	2		2		2		ns
tcHz	Clock HIGH to Output High-Z	2	9	2	12	2	15	ns
toE	Output Enable to Output Valid	_	10	ļ	12	_	15	ns
toLZ	Output Enable to Output Low-Z	0		0	_	0		ns
tonz	Output Disable to Output High-Z	_	9	1	11	_	14	ns
tcsu	Clock Enable, Disable Set-up Time	5	_	6		7		ns
tCHD	Clock Enable, Disable Hold Time	3	_	3		3		ns
Port-to	-Port Delay							
tcwdd	Write Port Clock HIGH to Read Data Delay	_	35	_	45	_	55	ns

TIMING WAVEFORM OF READ CYCLE, EITHER SIDE(1,2)



TIMING WAVEFORM OF READ CYCLE WITH PORT-TO-PORT DELAY




7.4

^{1.} L_CE = R_CE = L, L_CLKEN = R_CLKEN = L 2. OE = L for the reading port.


7

TIMING WAVEFORM OF READ-TO-WRITE CYCLE No. 1, CE HIGH(1)



1. OE LOW throughout.


TIMING WAVEFORM OF READ-TO-WRITE CYCLE NO. 1, $\overline{\text{CE}}$ LOW^(1,2)



NOTES:

- 1. During dead cycle, if \overline{CE} is LOW, data will be written into array.
- 2. OE LOW throughout.

PACKAGE DIMENSIONS




0.045 0.055 0.015 0.021 0.100 TYP 0.195 MAX 0.135 0.050 TYP

BOTTOM VIEW

2809 drw 10

ORDERING INFORMATION





128K x 8 64K x 8 **CMOS DUAL-PORT** STATIC RAM MODULE IDT7M1001 IDT7M1003

FEATURES

- High-density 1M/512K CMOS Dual-Port Static RAM module
- · Fast access times:
 - ---Commercial 35, 40ns
 - -Military 40, 50ns
- · Fully asynchronous read/write operation from either port
- Full on-chip hardware support of semaphore signaling between ports
- · Surface mounted LCC (leadless chip carriers) components on a 64-pin sidebraze DIP (Dual In-line Package)
- · Multiple Vcc and GND pins for maximum noise immunity
- Single 5V (±10%) power supply
- · Input/outputs directly TTL-compatible

PIN CONFIGURATION(1)

		_	
Vcc □	1	64 🗀 (GND
R/WL	2		R/WR
OEL 🛚	3		<u>OE</u> R
CSL 🗆	4	61 🔲 (CSR
SEML D	5	60 🗀 🕃	SEMR
Aol 🗆	6		Aor
A1L 🗆	7		A1R
GND 🗒	8	57 🗆 /	A ₂ R
A2L 🗖	9		A3R
A3L 🗖	10		A4R
A₄L □	11	54 🗀 /	A ₅ R
A5L □	12	53 🗖 /	A6R
A6L ☐	13	52 🗖 /	A7R
A7L 🛘	14	51 🗀 /	A8R
A8L 🗆	15		A9R
A9L 🗖	16		4 10R
A10L 🔲	17	48 🗀 /	A11R
A11L 🔲	18		A12R
A12L 🔲	19		4 13R
A13L 🔲	20		4 14R
A14L 🔲	21		A15R
A15L 🔲	22		416R
A16L	23		GND
1/OoL 🛚	24		/O0R
1/01L 🔲	25		/O1R
I/O2L 🔲	26		/O2R
I/O3L 🔲	27		/O3R
1/O4L 🔲	28	37 🗖 I	/O4R
1/O5L 🗖	29	36□ 1	/O5R
I/O6L	30	35 🗖 1	/O6R
1/07L 🗍	31		/O7R
GND	32		Vcc
and H	<u> </u>	33	•00

DIP

TOP VIEW

1. For the IDT7M1003 (64K x 8) version, Pins 23 and 43 must be connected to GND for proper operation of the module.

DESCRIPTION:

The IDT7M1001/IDT7M1003 is a 128K x 8/64K x 8 highspeed CMOS Dual-Port Static RAM module constructed on a multilayer ceramic substrate using eight IDT7006 (16K x 8) Dual-Port RAMs and two IDT FCT138 decoders or depopulated using only four IDT7006s and two decoders.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via semaphore (SEM) "handshake" signaling. The IDT7M1001/1003 module is designed to be used as stand-alone Dual-Port RAM where on-chip hardware port arbitration is not needed. It is the users responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.

The IDT7M1001/1003 module is packaged on a multilayer co-fired ceramic 64-pin DIP (Dual In-line Package) with dimensions of only 3.2" x 0.62" x 0.38". Maximum access times as fast as 35ns over the commercial temperature range are

All inputs and outputs of the IDT7M1001/1003 are TTLcompatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation of the module.

All IDT military module semiconductor components are manufacured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

PIN NAMES

Left Port	Right Port	Description
A (0-16)L	A (0-16)R	Address Inputs
I/O (0-7)L	I/O (0-7)R	Data Inputs/Outputs
R/WL	R/WR	Read/Write Enables
<u>CS</u> L	CSR	Chip Select
ŌĒL	ŌĒR	Output Enable
SEML	SEMR	Semaphore Control
V	'cc	Power
G	IND	Ground

2804 tbl 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

©1995 Integrated Device Technology, Inc.

NOTE:


MILITARY AND COMMERCIAL TEMPERATURE RANGES


MARCH 1995

2804 drw 01

FUNCTIONAL BLOCK DIAGRAM

7M1001





ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Іоит	DC Output Current	50	50	mA

M	^	TI	Ξ,

CAPACITANCE⁽¹⁾ (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter	Test Conditions	Max.	Unit
CIN1	Input Capacitance (CS or SEM)	Vin = 0V	15	pF
CIN2	Input Capacitance (Data, Address, All Other Controls)	Vin = 0V	100	pF
Соит	Output Capacitance (Data)	Vout = 0V	100	pF

NOTE:

2804 tbl 03

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	οv	5.0V ± 10%
Commercial	0°C to +70°C	οv	5.0V ± 10%

2804 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0_	V
ViH	Input High Voltage	2.2	-	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	V

NOTE:

2804 tbl 05 1. VIL (min.) = -3.0V for pulse width less than 20ns.

DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$

			Commercial						
Symbol	Parameter	Test Conditions	Min.	Max. ⁽¹⁾	Max. ⁽²⁾	Min.	Max. ⁽¹⁾	Max. ⁽²⁾	Unit
ICC2	Dynamic Operating Current (Both Ports Active)	Vcc = Max., CS ≤ ViL, SEM ≥ ViH Outputs Open, f = fMAX		940	660	_	1130	790	mA
Icc1	Standby Supply Vcc = Max., L_CS or R_CS ≥ ViH — Current (One Port Active) Outputs Open, f = fMax		750	470	_	905	565	mA	
ISB1	Standby Supply Current (TTL Levels) Vcc = Max., L_CS and R_CS ≥ V Outputs Open, f = fMAX L_SEM and R_SEM ≥ Vcc −0.2V		_	565	285	_	685	345	mA
ISB2	Full Standby Supply Current (CMOS Levels)	L_CS and R_CS ≥ Vcc -0.2V Vln > Vcc 0.2V or < 0.2V L_SEM and R_SEM ≥ Vcc -0.2V		125	65	_	245	125	mA

1. IDT7M1001 (128K x 8) version only.

2. IDT7M1003 (64K x 8) version only.

^{1.} Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

^{1.} This parameter is guaranteed by design but not tested.

DC ELECTRICAL CHARACTERISTICS

 $(Vcc=5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	Parameter	Test Conditions	IDT7 Min.	M1001 Max.	IDT7N Min.	/11003 Max.	Unit
llul	Input Leakage (Address, Data & Other Controls)	Vcc = Max. Vin = GND to Vcc	_	80	-	40	μА
llul	Input Leakage (CS and SEM)	Vcc = Max. Vin = GND to Vcc	_	10	_	10	μА
llLOI	Output Leakage (Data)	Vcc = Max. CS ≥ ViH, Vout = GND to Vcc	_	80	_	40	μА
Vol	Output Low Voltage	Vcc = Min. loL = 4mA		0.4		0.4	V
Voн	Output High Voltage	Vcc = Min. Iон = -4mA	2.4		2.4	_	V

2804 tbl 07

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2804 tbl 08




Figure 1. Output Load

Figure 2. Output Load (for tclz, tchz, tolz, tolz, twhz, tow)

*Including scope and jig.


AC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$


			35	-40		-50		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	ile							
trc	Read Cycle Time	35		40	_	50	_	ns
taa	Address Access Time	_	35	_	40	_	50	ns
tacs ⁽²⁾	Chip Select Access Time		35	_	40		50	ns
toE	Output Enable Access Time		20	_	25		30	ns
toн	Output Hold From Address Change	3	_	3		3		ns
tcLZ ⁽¹⁾	Chip Select to Output in Low-Z	3		3	_	3	_	ns
tcнz ⁽¹⁾	Chip Deselect to Output in High-Z		20		20		25	ns
tolz ⁽¹⁾	Output Enable to Output in Low-Z	3		3		3		ns
toнz ⁽¹⁾	Output Disable to Output in High-Z		20		20		25	ns
teu ⁽¹⁾	Chip Select to Power-Up Time	0		0		0		ns
tPD ⁽¹⁾	Chip Disable to Power-Down Time		50		50		50	ns
tsop	SEM Flag Update Pulse (OE or SEM)	15	_	15		15	_	ns
Write Cyc	sle							
twc	Write Cycle Time	35		40		50		ns
tcw ⁽²⁾	Chip Select to End-of-Write	30		35	_	_ 40	_	ns
taw	Address Valid to End-of-Write	30		35		40		ns
tas1 ⁽³⁾	Address Set-up to Write Pulse Time	5		5	-	5		ns
tas2	Address Set-up to CS Time	0		0		0		ns
twp	Write Pulse Width	30	_	35		40	_	ns
twa ⁽⁴⁾	Write Recovery Time	0_		0	_	0		ns
tow	Data Valid to End-of-Write	25	_	30		35		ns
tDH ⁽⁴⁾	Data Hold Time	0		0		0		ns
tонz ⁽¹⁾	Output Disable to Output in High-Z		20		20	<u></u>	25	ns
twnz ⁽¹⁾	Write Enable to Output in High-Z		20		20		25	ns
tow ^(1, 4)	Output Active from End-of-Write	0		0	_	0		ns
tswrp	SEM Flag Write to Read Time	15		15		15		ns
tsps	SEM Flag Contention Window	15		15		15		ns
Port-to-Po	ort Delay Timing							
twoo ⁽⁵⁾	Write Pulse to Data Delay		60	_	65		70	ns
topo ⁽⁵⁾	Write Data Valid to Read Data Valid	_	45		50	_	55	ns

- This parameter is guaranteed by design but not tested.
 To access RAM SEM ≥ VII. and SEM ≥ VIII. To access semaphore, SEM ≥ VIII.
- 3. tast = 0 if R/\overline{W} is asserted LOW simultaneously with or after the \overline{CS} LOW transition.
- 4. For $\overline{\text{CS}}$ controlled write cycles, twn= 5ns, ton= 5ns, tow= 5ns.
- 5. Port-to-Port delay through the RAM cells from the writing port to the reading port.

TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE)(1,2,4)



TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE)(1,3,5)




NOTES:

1. R/W is HIGH for Read Cycles

- 2.• Device is continuously enabled. \overline{CS} = LOW. This waveform cannot be used for semaphore reads.
- 3. Addresses valid prior to or coincident with \overline{CS} transition LOW.
- 4. \overline{OE} = LOW.
- 5. To access RAM, $\overline{CS} = LOW$, $\overline{SEM} = H$, To access semaphore, $\overline{CS} = HIGH$ and $\overline{SEM} = LOW$.
- 6. This parameter is guaranteed by design but not tested.


TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)(1,3,5,8)



NOTES:

- 1. R/W is HIGH for Read Cycles
- Device is continuously enabled. \overline{CS} = LOW. \overline{UB} or \overline{LB} = LOW. This waveform cannot be used for semaphore reads.
- Addresses valid prior to or coincident with CS transition low. $\overrightarrow{OE} = LOW$.
- To access RAM, \overline{CS} = LOW, \overline{UB} or \overline{LB} = LOW, \overline{SEM} = H. To access semaphore, \overline{CS} = HIGH and \overline{SEM} = LOW.
- Timing depends on which enable signal is asserted last.
- Timing depends on which enable signal is de-asserted first.
- If \overline{OE} is LOW during a R/ \overline{W} controlled write cycle, the write pulse width must be larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If \overline{OE} is HIGH during a R/ \overline{W} controlled write cycle, this requirement does not apply and the write pulse width be as short as the specified twp.
- 9. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1,3,5,8)



R/W must be HIGH during all address transitions.

- A write occurs during the overlap (twe) of a LOW UB or LB and a LOW CS and a LOW R/W for memory array writing cycle.
- twn is measured from the earlier of CS or R/W (or SEM or R/W) going HIGH to the end of write cycle.
- During this period, the I/O pins are in the output state and input signals must not be applied.

 If the CS or SEM LOW transition occurs simultaneously with or after the RW LOW transition, the outputs remain in the high-impedance state.


- Timing depends on which enable signal is asserted last.

 Timing depends on which enable signal is de-asserted first.

 If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. This parameter is guaranteed by design but not tested.

7.5


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING (EITHER SIDE)(1)



NOTE:

1. \overline{CS} = HIGH for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE CONTENTION(1,3,4)




2804 drw 11

NOTES:

- 1. Don = DoL = LOW, L_CS = R_CS = HIGH. Semaphore Flag is released form both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/WA or SEMA going HIGH to R/WB or SEMB going HIGH.
- 4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1)



2804 drw 12

TRUTH TABLES

TABLE I: NON-CONTENTION READ/WRITE CONTROL(1)

	Inp	uts ⁽¹⁾		Outputs		
CS	R/W	ŌĒ	SEM	I/O ₀ - I/O ₇	Mode	
Ή	Х	Х	Н	High-Z	Deselected: Power Down	
٦	L	Х	Н	DATAIN	Write to Both Bytes	
L	Н	L	Н	DATAOUT	Read Both Bytes	
Х	X	Н	X	High-Z	Outputs Disabled	
NOTE:						2804 tbl 10

1. AOL - A12 ≠ AOR - A12R

TABLE II: SEMAPHORE READ/WRITE CONTROL(1)

	Inputs			Outputs		
CS	R/W	ŌĒ	SEM	1/00 - 1/07	Mode	
π	Н	L	L	DATAOUT	Read Data in Semaphore Flag	
Х		Х	L	DATAIN	Write DIN0 into Semaphore Flag	
٦	Х	Х	L	_	Not Allowed	

NOTE:


1. AOL - A12 ≠ A0R - A12R

2804 tbl 11

SEMAPHORE OPERATION

For more details regarding semaphores & semaphore operations, please consult the IDT7006 datasheet.


7.5



2804 drw 13


7M1003

7M1001



2804 drw 14

ORDERING INFORMATION



2804 drw 15



64K x 9/128K x 9 **CMOS PARALLEL IN-OUT** FIFO MODULE

PRELIMINARY IDT7M208 IDT7M209

FEATURES:

- First-In/First-Out memory module
- 64K x 9 (IDT7M208) or 128K x 9 (IDT7M209)
- High speed: 20ns (max.) access time
- Asynchronous and simultaneous read and write
- Fully expandable: depth and/or width
- MASTER/SLAVE multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and Full warning-flags
- Single 5V (±10%) power supply

DESCRIPTION:

IDT7M208 and IDT7M209 are FIFO memory modules constructed on a multi-lavered ceramic substrate using four IDT7206 (16Kx9) or IDT7207 (32Kx9) FIFOs in leadless chip carriers. Extremely high speeds are achieved in this fashion due to the use of IDT7206/7s fabricated in IDT's high performance CMOS technology. These devices utilize an algorithm that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags as warnings for data overflow and underflow conditions and expansion logic to allow for unlimited expansion capability in both word size and depth.


The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE (\overline{W}) and READ (\overline{R}) pins. The devices have a read/write cycle time of 20ns (min.) for commercial and 30ns (min.) for military temperature ranges.


The devices utilize a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

IDT's Military FIFO modules have semiconductor components manufactued in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION





The IDT logo is a registered trademark of Integrated Device Technology, Inc.

7

PIN NAMES

IN NAMES										
W =	FL =	XI =	<u>EF</u> =							
WRITE	FIRST LOAD	EXPANSION IN	EMPTY FLAG							
R=	D =	XO =	V _{cc} =							
READ	DATAIN	EXPANSION OUT	5V							
RS =	Q=	FF=	GND =							
RESET	DATAout	FULL FLAG	GROUND							

3162 tbl 01

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

NOTE:

3162 tbl 02

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
CIN	Input Capacitance	VIN = OV	50	pF
Cour	Output Capacitance	Vour = 0V	50	pF

NOTE:

3162 tbl 03

1. This parameter is guaranteed by design but not tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	>
Vcc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0_	0	0	V
ViH ⁽¹⁾	Input High Voltage Commercial	2.0	-	1	V
VIH ⁽¹⁾	Input High Voltage Military	2.2			V
VIL ⁽²⁾	Input Low Voltage Commercial and Military	_		0.8	V

NOTES:

3162 tbl 04

- 1. VIH = 2.6V for XI input (commercial) VIH = 2.8V for XI input (military)
- 2. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

($VCC = 5.0V\pm10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; and $-55^{\circ}C$ to $+125^{\circ}C$)

		Comn	Commercial		Military	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
l⊔ ⁽¹⁾	Input Leakage Current (Any Input)	– 5	5	-40	40	μА
loL ⁽²⁾	Output Leakage Current	-40	40	-40	40	μΑ
Vон	Output Logic "1" Voltage Iout = -2mA	2.4	_	2.4	_	V
Vol	Output Logic "0" Voltage IouT = 8mA		0.4		0.4	٧
ICC1 ⁽³⁾	Vcc Power Supply Current	_	560		720	mA
ICC2 ⁽³⁾	Standby Current ($\overline{R} = \overline{W} = \overline{RS} = \overline{FL/RT} = VIH$)		60	_	80	mA
Icc3 ⁽³⁾	Power Down Current (All Input = Vcc - 0.2V)		32	_	48	mA

NOTES

- 1. Measurements with $0.4 \le Vin \le Vcc$.
- 2. $R \ge V_{IH}$, $0.4 \le V_{OUT} \le V_{CC}$.
- 3. Icc measurements are made with outputs open.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1 and 2

3162 tbl 06




Figure 1. Output Load
* Includes scope and jig capacitances.

Figure 2. Output Load (for tRLZ, tWLZ, and tRHZ)

* Includes scope and jig capacitances.

AC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C \text{ and } -55^{\circ}C \text{ to } +125^{\circ}C)$


		_	-20		25	-3	30	_	35	
		(Com	'l Only)	(Com	'l Only)	(Mil C	Only)	(Mil	Only)	, ,
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency	_	33.3		28.6		25	_	22.5	MHz
trc	Read Cycle Time	30		35		40	_	45		ns_
tA	Access Time	_	20	_	25		30	_	35	ns
trr	Read Recovery Time	10		10		10		10	_	ns
tRPW ⁽¹⁾	Read Pulse Width	20		25	_	30	_	35	_	ns
trlz(2)	Read Pulse Low to Data Bus at Low Z	5	_	5	_	5		5	_	ns
twLZ ⁽²⁾	Write Pulse High to Data Bus at Low Z	5		5	_	5	_	10	_	ns
tDV	Data Valid from Read Pulse High	5		5	_	5	_	5	_	ns
tRHZ ⁽²⁾	Read Pulse High to Data Bus at High Z		16	_	20		20	_	20	ns
twc	Write Cycle Time	30		35		40		45		ns
twpw ⁽¹⁾	Write Pulse Width	20	_	25	_	30		35		ns
twr	Write Recovery Time	10		10		10		10	_	ns
tos	Data Set-up Time	15		18		18	_	20	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	0	_	ns
tRSC	Reset Cycle Time	30	_	35		40	_	45		ns
tRS ⁽¹⁾	Reset Pulse Width	20		25		30	_	35	_	ns
trsr	Reset Recovery Time	10		10	_	10		10		ns
tefl	Reset to Emtpy Flag Low		30		35		40	_	45	ns
tREF	Read Low to Emtpy Flag Low	_	23	_	25	_	30	_	35	ns
tRFF	Read High to Full Flag High	_	23		25	_	30	_	35	ns
tweF	Write High to Empty Flag High	_	23		25		30	_	35	ns_
twff	Write Low to Full Flag Low	_	23	_	25	_	30	_	35	ns

NOTES:

1. Pulse widths less than minimum value are not allowed.

2. Values guaranteed by design, not currently tested.


TIMING WAVEFORM OF RESET CYCLE(1,2)




NOTES:

- 1. trsc = trs + trsr
- 2. \overline{W} and \overline{R} = VIH during RESET.


TIMING WAVEFORM OF ASYNCHRONOUS WRITE AND READ OPERATION



TIMING WAVEFORM FOR THE FULL FLAG FROM LAST WRITE TO FIRST READ



TIMING WAVEFORM FOR THE EMPTY FLAG FROM LAST READ TO FIRST WRITE




NOTE:

1. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM FOR THE EMPTY FLAG CYCLE W EF R 3162 drw 09

NOTE:


1. tRPE must be ≥ tRPW (min). Refer to Technical Note TN-08 for details on this boundary condition.




NOTE:

1. twpF must be ≥ twpw (min). Refer to Technical Note TN-08 for details on this boundary condition.

TIMING WAVEFORM OF READ DATA FLOW-THROUGH MODE



TIMING WAVEFORM OF WRITE DATA FLOW-THROUGH MODE




DEPTH/WIDTH EXPANSION & DATA FLOW-THROUGH MODES:


For more details on expanding FIFO modules in depth and/ or width, please refer to the IDT7206 or IDT7207 data sheets.

For more details on data flow-through modes (read data fall through and write data fall-through), please refer to the IDT7206 or IDT7207 data sheets.

PACKAGE DIMENSIONS



ORDERING INFORMATION





1M x 32 **CMOS STATIC RAM MODULE**

PDo-GND PD1-NC

PD2-GND

PD3 -NC

IDT7MP4120

FEATURES

- · High-density 4MB Static RAM module
- Low profile 72-pin ZIP (Zig-zag In-line vertical Package) or 72-pin SIMM (Single In-line Memory Module)
- Fast access time: 20ns (max.)
- · Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V (±10%) power supply
- · Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL-compatible

PIN CONFIGURATION(1)

NC PD3 PD0 I/O0 I/O1 I/O2 I/O3 VCC A7 A8 A9 I/O4 I/O5 I/O6 I/O7 WE A14 CS1	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36	1 33 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35	NC PD2 GND PD1 I/O9 I/O10 I/O11 A0 A1 A2 I/O12 I/O13 I/O14 I/O15 GND A15 CS2
CS3 A16 GND I/O 16 I/O 17 I/O 18 I/O 19 A10 A11 A12 A13 I/O 20 I/O 21 I/O 22 I/O 23 GND A19 NC	38 40 42 44 46 48 55 52 54 56 60 62 64 66 70 72	37 39 41 43 45 47 49 51 55 57 59 61 63 65 71	CS4 A17 OE I/O24 I/O25 I/O26 I/O27 A3 A4 A5 VCC A6 I/O28 I/O29 I/O30 I/O31 A18 NC

ZIP. SIMM **TOP VIEW**

NOTE:

1. Pins 3, 4, 6 and 7 (PDo, PD1, PD2 and PD3 respectively) are read by the user to determine the density of the module. If PDo reads GND, PD1 reads NC, PD2 reads GND and PD3 reads NC, then the module has a 1M depth.

DESCRIPTION


The IDT7MP4120 is a 1M x 32 Static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 1M x 4 Static RAMs in plastic packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. The IDT7MP4120 is available with access time as fast as 20ns with minimal power consumption.

The IDT7MP4120 is packaged in a 72-pin FR-4 ZIP (Zigzag In-line vertical Package) or a 72-pin SIMM (Single In-line Memory Module). The ZIP configuration allows 72 pins to be placed on a package 4.05" long and 0.365" wide. At only 0.60" high, this low-profile package is ideal for systems with minimum board spacing while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4120 are TTL-compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Four identification pins (PDo, PD1, PD2 and PD3) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PDo, PD1, PD2 and PD3 to determine a 1M depth.

FUNCTIONAL BLOCK DIAGRAM



3019 drw 02

PIN NAMES

PIN NAIVILO	
I/O0-I/O31	Data Inputs/Outputs
A0-A19	Addresses
CS1-CS4	Chip Selects
WE	Write Enable
ŌĒ.	Output Enable
PD0-PD3	Depth Identification
Vcc	Power
GND	Ground
NC	No Connect
GND	Ground

3019 tbl 01

The IDT logo is a registered trademark of Integrated Device Technology Inc.

COMMERCIAL TEMPERATURE RANGE

MARCH 1995

3019 drw 01

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Ci/o	Data I/O Capacitance	V(IN) = 0V	15	pF
CIN1	Input Capacitance (Address)	V(IN) = 0V	60	pF
CIN2	Input Capacitance (WE, OE)	V(IN) = 0V	75	pF
Сімз	Input Capacitance (CS)	V(IN) = 0V	20	рF

NOTE:

1. This parameter is guaranteed by design but not tested.

3019 tbl 02

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

NOTE:

1. VIL (min) = -1.5V for pulse width less than 10ns.

3019 tbl 03

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

3019 tbl 04

TRUTH TABLE

Mode	CS	ŌĒ	WE	Output	Power
Standby	H	Х	Х	High-Z	Standby
Read	L	L	Н	DATAout	Active
Write	L	Х	L.	DATAIN	Active
Read	L	Н	Н	High-Z	Active

3019 tbl 05

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE:

3019 tbl 06

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
llul	Input Leakage (Address and Control)	Vcc = Max.; Vin = GND to Vcc	_	80	μА
IILII	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc		10	μА
llLOl	Output Leakage	Vcc = Max.; CS = ViH, Vout = GND to Vcc	_	10	μА
Vol	Output LOW	Vcc = Min., IoL = 8mA		0.4	V
Voн	Output HIGH	Vcc = Min., IoH = -4mA	2.4	_	V


3019 tbl 07

Symbol	Parameter	Test Conditions	7MP4120 Max.	Unit
Icc	Dynamic Operating Current	f = fmax; $\overline{\text{CS}}$ = ViL Vcc = Max.; Output Open	1280	mA
IsB	Standby Supply Current	CS ≥ VIH, VCC = Max. Outputs Open, f = fMax	480	mA
ISB1	Full Standby Supply Current	CS ≥ Vcc - 0.2V; f = 0 Vin > Vcc - 0.2V or < 0.2V	120	mA

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V	
Input Rise/Fall Times	5ns	
Input Timing Reference Levels	1.5V	
Output Reference Levels	1.5V	
Output Load	See Figures 1 and 2	

2769 tbl 09



*Includes scope and jig.

Figure 1. Output Load

Figure 2. Output Load (for tolz,tohz, tchz, tclz, twhz, tow)

3019 drw 04

AC ELECTRICAL CHARACTERISTICS


 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$

		7N	IP41209	SxxZ/M		
		-2	0	-2	:5	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read Cy	cle					
tRC	Read Cycle Time	20	_	25		ns
taa	Address Access Time	_	20		25	ns
tacs	Chip Select Access Time	_	20	_	25	ns
tcLZ ⁽¹⁾	Chip Select to Output in Low-Z	3		3		ns
toE	Output Enable to Output Valid	_	12	_	15	ns
toLz ⁽¹⁾	Output Enable to Output in Low-Z	0	_	0	_	ns
tcHz ⁽¹⁾	Chip Deselect to Output in High-Z		10	_	12	ns
tonz ⁽¹⁾	Output Disable to Output in High-Z	_	10		12	ns
toн	Output Hold from Address Change	3		3	_	ns
tpu ⁽¹⁾	Chip Select to Power-Up Time	0		0	_	ns
tPD ⁽¹⁾	Chip Deselect to Power-Down Time		20	_	25	ns
Write Cy	cle					
twc	Write Cycle Time	20	_	25	_	ns
tcw	Chip Select to End-of-Write	17		20		ns
taw	Address Valid to End-of-Write	17		20		ns
tas	Address Set-up Time	0		0		ns
twp	Write Pulse Width	15	_	20		ns
twr	Write Recovery Time	3		3		ns
twHz ⁽¹⁾	Write Enable to Output in High-Z		10		15	ns
tow	Data to Write Time Overlap	12		15	_	ns
tDH	Data Hold from Write Time	0		0	_	ns
tow ⁽¹⁾	Output Active from End-of-Write	0		0		ns

NOTE:


^{1.} This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. 1(1)




3019 drw 05

TIMING WAVEFORM OF READ CYCLE NO. 2^(1,2,4)



TIMING WAVEFORM OF READ CYCLE NO. 3(1,3,4)




3019 drw 07


NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected. $\overline{CS} = VIL$
- 3. Address valid prior to or coincident with CS transition LOW.
- 4. \overline{OE} = VIL.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED) (1, 2, 3, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED) (1, 2, 3, 5)




NOTES:

1. WE or CS must be HIGH during all address transitions.

be as short as the specified twp.


- 2. A write occurs during the overlap (twp) of a LOW CS and a LOW WE.
- twn is measured from the earlier of CS or WE going HIGH to the end of write cycle.
 During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested. 7. If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of two or (twHz+tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can

PACKAGE DIMENSIONS




3019 drw 10

SIMM VERSION



ORDERING INFORMATION





Integrated Device Technology, Inc.

256K x 32 CMOS STATIC RAM MODULE

PDo - GND

PD1 - GND

PD2 - OPEN

PD3 - OPEN

FEATURES:

- High density 1 megabyte static RAM module (upgradeable to 4 megabyte, IDT7MP4120)
- Low profile 72 lead SIMM (Single In-line Memory Module)
- Very fast access time: 15ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL compatible

PIN CONFIGURATION(1)

NC PD3 PD0 I/O0 I/O1 I/O2 I/O3 Vcc A7 A8 A9 I/O4 I/O5 I/O6 I/O7 WE A14 CS1	12 14 16 18 20	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33	GND PD1 I/O8 I/O9 I/O10 I/O11 A0 A1 A2 I/O12 I/O13 I/O14
CS3 A16 GND I/O16 I/O17 I/O18 I/O19 A10 A11 A12 A13 I/O20 I/O21 I/O22 I/O23 GND NC	44 46 48 50 52 54 56 60 62 64 66 68	37 39 41 43 45 47 49 51 53 55 57 61 63 65 67 67	A17 OE I/O24 I/O25 I/O26 I/O27 A3 A4 A5 VCC A6 I/O28 I/O29 I/O30 I/O31

3148 drw 01

NOTE: SIMM TOP VIEW

DESCRIPTION:


The IDT7MP4145 is a 256K x 32 static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 256K x 4 static RAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. The IDT7MP4145 is available with access time as fast as 15ns with minimal power consumption.

The IDT7MP4145 is packaged in a 72 lead SIMM (Single In-line Memory Module). The SIMM configuration allows 72 leads to be placed on a package 4.25 inches long and 0.365 inches wide. At only 0.65 inches high, this low profile package is ideal for systems with minimum board spacing; using angled SIMM sockets can reduce the effective module height even further.

All inputs and outputs of the IDT7MP4145 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Four identification pins (PDo-3) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PDo-3 to determine a 256K depth.

FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

I/O0-31	Data Inputs/Outputs
A0-17	Addresses
CS ₁₋₄	Chip Selects
WE	Write Enable
ŌĒ	Output Enable
PD0-1	Depth Identification
Vcc	Power
GND	Ground
NC	No Connect

3148 tbl 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc. All others are property of their respective companies.

COMMERCIAL TEMPERATURE RANGE

MARCH 1995

Pins 3, 4, 6 and 7 (PDo-3) are read by the user to determine the density
of the module. If PDo, PD1 read GND and PD2, PD3 read OPEN, then the
module had a 256K depth.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN(D)	Input Capacitance (CS)	V(IN) = 0V	20	pF
CIN(A)	Input Capacitance (Address & Control)	V(IN) = 0V	70	pF
CI/O	I/O Capacitance	V(0UT) = 0V	12	pF

NOTE:

CONDITIONS

3148 tbl 02

RECOMMENDED DC OPERATING

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	V

NOTE:

3148 tbl 03

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥V	5.0V ± 10%

3148 tbl 04

TRUTH TABLE

Mode	<u>cs</u>	Œ	WE	Output	Power
Standby	Н	Х	Х	High Z	Standby
Read	L	L	Н	DATAout	Active
Write	L	Х	L	DATAIN	Active
Read	L	Н	Н	High-Z	Active

3148 tbl 05

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
IILII	Input Leakage (Address and Control)	Vcc = Max.; Vin = GND to Vcc		80	μА
llul	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc		10	μА
liloi	Output Leakage	Vcc = Max.; $\overline{\text{CS}}$ = ViH, VouT = GND to Vcc		10	μА
Vol	Output Low	Vcc = Min., IoL = 8mA		0.4	V
Vон	Output High	Vcc = Min., Iон = -4mA	2.4		V

3148 tbl 07

Symbol	Parameter	Test Conditions	Max.	Unit
Icc	Dynamic Operating Current	f = fMAX; $\overline{\text{CS}}$ = VIL VCC = Max.; Output Open	1360	mA
ISB	Standby Supply Current	CS ≥ VIH, VCC = Max. Outputs Open, f = fMAX	480	mA
ISB1	Full Standby Supply Current	$\overline{CS} \ge V_{CC} - 0.2V; f = 0$ VIN > VCC - 0.2V or < 0.2V	120	mA


^{1.} This parameter is guaranteed by design but not tested.

^{1.} VIL (min) = -1.5V for pulse width less than 10ns.

3148 drw 04

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2






Figure 1. Output Load

*Includes scope and jig capacitances.

Figure 2. Output Load (for tolz,tohz, tchz, tckz, tckz, twhz, tow)

AC ELECTRICAL CHARACTERISTICS


 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$

		-1	5	-2	20	-2	25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	ele							
trc	Read Cycle Time	15		20		25		ns
taa	Address Access Time		15		20		25	ns
tacs	Chip Select Access Time		15	_	20		25	ns
tcLz ⁽¹⁾	Chip Select to Output in Low-Z	3		5	_	_ 5		ns
toe	Output Enable to Output Valid		8		10		12	ns
toLZ ⁽¹⁾	Output Enable to Output in Low-Z	0	-	0		0	-	ns
tcHz ⁽¹⁾	Chip Deselect to Output in High-Z	_	8	-	10		12	ns
toHz ⁽¹⁾	Output Disable to Output in High-Z		8	_	10		10	ns
toн	Output Hold from Address Change	3	_	3		_3		ns
tPU ⁽¹⁾	Chip Select to Power-Up Time	0		0	_	0		ns
tPD ⁽¹⁾	Chip Deselect to Power-Down Time	_	15	-	20]	25	ns
Write Cy	cle							
twc	Write Cycle Time	15	_	20		25	_	ns
tcw	Chip Select to End-of-Write	12		15		20	_	ns
taw	Address Valid to End-of-Write	12		15		20	_	ns
tas	Address Set-up Time	0	_	0	_	0		ns
twp	Write Pulse Width	12	_	15	_	20	_	ns
twn	Write Recovery Time	0	_	0		0	_	ns
twnz ⁽¹⁾	Write Enable to Output in High-Z	_	8		13		15	ns
tow	Data to Write Time Overlap	10		12		15	-	ns
tDH	Data Hold from Write Time	0		0	_	0	_	ns
tow ⁽¹⁾	Output Active from End-of-Write	0		0	_	0		ns


NOTE:

^{1.} This parameter is guaranteed by design, but not tested.


TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾



TIMING WAVEFORM OF READ CYCLE NO. 2^(1,2,4)




TIMING WAVEFORM OF READ CYCLE NO. 3^(1,3,4)




NOTES:

- 1. WE is High for Read Cycle.
- 2. Device is continuously selected. $\overline{CS} = VIL$
- 3. Address valid prior to or coincident with \overline{CS} transition low.
- 4. OE = VIL.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED) (1, 2, 3, 7)





TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED) (1, 2, 3, 5)



- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (twp) of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.
- 3. twn is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the end of write cycle.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested. If \overline{OE} is low during a \overline{WE} controlled write cycle, the write pulse width must be the larger of two or (twhz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is high during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


PACKAGE DIMENSIONS





3148 drw 10

ORDERING INFORMATION





256K x 32 BiCMOS/CMOS STATIC RAM MODULE

GND

GND

FEATURES:

- High density 1 megabyte static RAM module
- Low profile 64 pin ZIP (Zig-zag In-line vertical Package) or 64 pin SIMM (Single In-line Memory Module)
- Ultra fast access time: 10ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL-compatible

PIN CONFIGURATION(1)

			1	
20	١.	1	GND	
PD ₀	2	3	PD1	PD ₀ –
1/00	4	5	1/08	PD1
1/01	6	7	I/O9	
1/02	8	9	1/010	
I/O3	10	11	1/011	
Vcc	12	13	Ao	
A7	14	15	A1	
A 8	16	17	A ₂	
A9	18	19	1/012	
1/04	20	21	I/O13	
I/O ₅	22	23	1/014	
1/06	24	25	1/015	
1/07	26	27	GND	
WE	28	29	A15	
<u>A1</u> 4	30	ZIP, SIMM 31	CS₂	
CS ₁	32	TOP VIEW		
CS ₃	34	33	CS ₄	
A16	36	35	A17	
GND	38	37	ŌĒ	
I/O ₁₆	40	39	1/024	
I/O ₁₇	42	41	I/O25	
I/O18	44	43	I/O26	
1/018	46	45	I/O27	
	48	47	Аз	
A10	50	49	A4	
A11	52	51	A 5	
A12	54	53	Vcc	
A13	56	55	A ₆	
I/O20	58	57	I/O28	
1/021	60	59	I/O29	
I/O22	62	61	I/O30	
1/023	64	63	I/O31	
GND	04			703 drw 01

NOTE:

Pins 2 and 3 (PDo and PD1) are read by the user to determine the density
of the module. If PDo reads GND and PD1 reads GND, then the module
had a 256K depth.

DESCRIPTION:


The IDT7MP4045 is a 256K x 32 static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 256K x 4 static RAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. The IDT7MP4045 is available with access time as fast as 10ns with minimal power consumption.

The IDT7MP4045 is packaged in a 64 pin FR-4 ZIP (Zigzag In-line vertical Package) or a 64 pin SIMM (Single In-line Memory Module). The ZIP configuration allows 64 pins to be placed on a package 3.65 inches long and 0.365 inches wide. At only 0.585 inches high, this low profile package is ideal for systems with minimum board spacing while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4045 are TTL-compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Two identification pins (PD0 and PD1) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD0 and PD1 to determine a 256K depth.

FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

Data Inputs/Outputs	
Addresses	
Chip Selects	
Write Enable	
Output Enable	
Depth Identification	
Power	
Ground	
	Addresses Chip Selects Write Enable Output Enable Depth Identification Power

2703 tbl 01

The IDT logo is a registered trademark of Integrated Device Technology Inc.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN(C)	Input Capacitance (CS)	V(IN) = 0V	20	pF
CIN(A)	Input Capacitance (Address & Control)	V(IN) = 0V	70	pF
Ci/o	I/O Capacitance	V(OUT) = 0V	12	pF

NOTE:

TRUTH TABLE

Mode	CS	ŌĒ	WE	Output	Power
Standby	Н	Х	Х	High-Z	Standby
Read	L	٦	H	DATAout	Active
Write	L	Х	L	DATAIN	Active
Read	L	Н	Н	High-Z	Active

2703 tbl 05

RECOMMENDED DC OPERATING **CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	_0	0	0	٧
VIH	Input High Voltage	2.2	-	6.0	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

NOTE:

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	∘c
Tstg	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

1. VIL (min) = -1.5V for pulse width less than 10ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

2703 tht 04

2703 tbl 03

2703 tbl 02

DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
IIul	Input Leakage (Address and Control)	Vcc = Max.; Vin = GND to Vcc	_	80	μА
IILII	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc	_	10	μΑ
IILOI	Output Leakage	Vcc = Max.; $\overline{\text{CS}}$ = ViH, VouT = GND to Vcc	_	10	μА
Vol	Output LOW	Vcc = Min., lot = 8mA		0.4	V
Voн	Output HIGH	Vcc = Min., IoH = -4mA	2.4	-	V

2703 tbl 07

Symbol	Parameter	Test Conditions	10ns, 12ns Max.	15ns - 25ns Max.	Unit
Icc	Dynamic Operating Current	f = fmax; $\overline{\text{CS}}$ = VIL Vcc = Max.; Output Open	1600	1360	mA
ISB	Standby Supply Current	CS ≥ VIH, Vcc = Max. Outputs Open, f = fмаx	480	480	mA
ISB1	Full Standby Supply Current	$\overline{CS} \ge Vcc - 0.2V$; f = 0 VIN > Vcc - 0.2V or < 0.2V	320	120	mA

2703 tbl

2


7.9

^{1.} This parameter is guaranteed by design but not tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-4

2703 tbl 09



*Includes scope and jig.

Figure 1. Output Load

Figure 2. Output Load (for tolz,tohz, tchz, tckz, twhz, tow)




Figure 3. Alternate Output Load




Figure 4. Alternate Lumped Capacitive Load, **Typical Derating**

AC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$

		7MP404	5SAxxZ,	7MP4045	SAxxM	
		-10	0	-1	2	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read Cy	cle					
trc	Read Cycle Time	10		12		ns
taa	Address Access Time		10	_	12	ns
tacs	Chip Select Access Time	_	10	-	12	ns
tcLZ ⁽¹⁾	Chip Select to Output in Low Z	2	-	2	-	ns
toE	Output Enable to Output Valid	_	5	1	7	ns
toLZ ⁽¹⁾	Output Enable to Output in Low Z	0		0	_	ns
tcHz ⁽¹⁾	Chip Deselect to Output in High Z		6	_	7	ns
tonz ⁽¹⁾	Output Disable to Output in High Z	_	6	_	7	ns
tон	Output Hold from Address Change	3		3		ns
Write Cy	cle					
twc	Write Cycle Time	10	-	12		ns
tcw	Chip Select to End of Write	8	_	10		ns
taw	Address Valid to End of Write	8		10	_	ns
tas	Address Set-up Time	0	_	0	_	ns
twp	Write Pulse Width	8	_	10	_	ns
twn	Write Recovery Time	1	_	1	_	ns
twHz ⁽¹⁾	Write Enable to Output in High Z	-	5	_	6	ns
tow	Data to Write Time Overlap	6	_	7	_	ns
tDH	Data Hold from Write Time	1		1	_	ns
tow ⁽¹⁾	Output Active from End of Write	1	_	1		ns

NOTE:

1. This parameter is guaranteed by design but not tested.

AC ELECTRICAL CHARACTERISTICS


(VCC = $5V \pm 10\%$, TA = 0° C to $+70^{\circ}$ C)

		7MP4045SxxZ, 7MP4045SxxM					М	
		1	5		20	-2	25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	ole							
trc	Read Cycle Time	15		20		25		ns
taa	Address Access Time		15		20		25	ns
tacs	Chip Select Access Time	_	15		20		25	ns
tcLZ ⁽¹⁾	Chip Select to Output in Low-Z	3		5		5	_	ns
tOE	Output Enable to Output Valid		8		10		12	ns
toLz ⁽¹⁾	Output Enable to Output in Low-Z	0		0		0		ns
tcHz ⁽¹⁾	Chip Deselect to Output in High-Z		8		10		12	ns
tonz ⁽¹⁾	Output Disable to Output in High-Z		8		10		10	ns
toн	Output Hold from Address Change	3		3		3		ns
tPU ⁽¹⁾	Chip Select to Power-Up Time	0		0		0		ns
tPD ⁽¹⁾	Chip Deselect to Power-Down Time		15	1	20		25	ns
Write Cy	cle							
twc	Write Cycle Time	15		20		25		ns
tcw	Chip Select to End-of-Write	12		15		20		ns
taw	Address Valid to End-of-Write	12		15		20		ns
tas	Address Set-up Time	0		0		0		ns
twp	Write Pulse Width	12		15		20		ns
twn	Write Recovery Time	0		0		0		ns
twHz ⁽¹⁾	Write Enable to Output in High-Z		8		13		15	ns
tow	Data to Write Time Overlap	10		12		15		ns
tDH	Data Hold from Write Time	0		0		0		ns
tow ⁽¹⁾	Output Active from End-of-Write	0		0	_	0		ns


NOTE:

^{1.} This parameter is guaranteed by design but not tested.


TIMING WAVEFORM OF READ CYCLE NO. 1(1)



TIMING WAVEFORM OF READ CYCLE NO. 2^(1,2,4)



TIMING WAVEFORM OF READ CYCLE NO. 3^(1,3,4)




2703 drw 06


NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected. $\overline{CS} = V_{IL}$
- 3. Address valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.
- 4. $\overline{OE} = VIL$
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED) (1, 2, 3, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED) (1, 2, 3, 5)




NOTES:

1. WE or CS must be HIGH during all address transitions.

be as short as the specified twp.


- 2. A write occurs during the overlap (twp) of a LOW CS and a LOW WE.
- 3. twn is measured from the earlier of CS or WE going HIGH to the end of write cycle.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
 If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of two or (twHz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can


PACKAGE DIMENSIONS ZIP VERSION



SIMM VERSION


2703 drw 12





2703 drw 13

ORDERING INFORMATION



128K x 32 CMOS STATIC RAM MODULE

FEATURES:

- · High density 4 megabit static RAM module
- Low profile 64-pin ZIP (Zig-zag In-line vertical Package) or 64-pin SIMM (Single In-line Memory Module)
- · Fast access time: 20ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL compatible

PIN CONFIGURATION

PD0 - GND PD1 - No Connect

		_	
PD0 I/O0 I/O1 I/O2 I/O3 VCC A7 A8 A9 I/O4 I/O5 I/O6 I/O7 WE A14	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31	GND PD1 I/O8 I/O9 I/O10 I/O11 A0 A1 A2 I/O12 I/O13 I/O14 I/O15 GND A15 CS2
CS3 A16 GND I/O16 I/O17 I/O18 I/O19 A10 A11 A12 A13 I/O20 I/O21 I/O22 I/O23 GND	34 36 38 40 42 44 46 48 50 52 54 56 60 62 64	33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63	CS4 NC OE I/O24 I/O25 I/O26 I/O27 A3 A4 A5 VCC A6 I/O28 I/O29 I/O30 I/O31

3147 drw 02

ZIP, SIMM TOP VIEW


DESCRIPTION:

The IDT7MP4095 is a 128K x 32 static RAM module constructed on an epoxy laminate (FR-4) substrate using four 128K x 8 static RAMs in plastic SOJ packages. The IDT7MP4095 is available with access times as fast as 20ns with minimal power consumption.

The IDT7MP4095 is packaged in a 64-pin FR-4 ZIP (Zigzag In-line vertical Package) or a 64-pin SIMM (Single In-line Memory Module). The ZIP configuration allows 64 pins to be placed on a package 3.65 inches long and 0.21 inches thick. At only 0.60 inches high, this low-profile package is ideal for systems with minimum board spacing, while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4095 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

I/O0-31	Data Inputs/Outputs		
A0-16	Addresses		
<u>CS</u> 1−4	Chip Selects		
WE	Write Enable		
ŌĒ	Output Enable		
Vcc	Power		
GND	Ground		
NC	No Connect		

3147 tbl 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc. All others are property of their respective companies.

CAPACITANCE (TA = $+25^{\circ}$ C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN(D)	Input Capacitance (Data and CS)	V(IN) = 0V	12	pF
CIN(A)	Input Capacitance (Address, WE, OE)	V(IN) = 0V	40	pF
Соит	Output Capacitance	V(OUT) = 0V	12	pF

NOTE:

1. This parameter is guaranteed by design but not tested.

3147 tbi 04

RECOMMENDED DC OPERATING CONDITIONS

<u> </u>					
Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2	_	5.8	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	V

NOTE:

3147 tbl 05

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

3147 tbl 06

TRUTH TABLE

Mode	CS	Œ	WE	Output	Power
Standby	Н	Х	Х	High Z	Standby
Read	L	٦	H	DATAout	Active
Write	L	Х		DATAIN	Active
Read	L	I	Τ	High-Z	Active

3147 tbl 02

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	ol Rating Va		Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	ias -10 to +85	
Tstg	Storage Temperature	ture -55 to +125 °C	
IOUT	DC Output Current	50	mA

NOTES:

3147 tbl 03

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
llul	Input Leakage	Vcc = Max.; Vin = GND to Vcc	_	10	μА
	(Data and CS)				
IIul	Input Leakage	Vcc = Max.; Vin = GND to Vcc	_	40	μА
	(Address, WE, and OE)				i
litol	Output Leakage	Vcc = Max.; $\overline{\text{CS}}$ = ViH, VouT = GND to Vcc	_	10	μА
Vol	Output Low	Vcc = Min., IoL = 8mA		0.4	V
Vон	Output High	Vcc = Min., Ioн = -4mA	2.4	_	V

Symbol	Parameter	Test Conditions	Max.	Unit
Icc	Dymanic Operating Current	f = fmax; \overline{CS} = VIL Vcc = Max.; Output Open	680	mA
ISB	Standby Supply Current	CS ≥ VIH, Vcc = Max. Outputs Open, f = fMAX	160	mA
ISB1	Full Standby Supply Current	\overline{CS} \ge \text{Vcc} - 0.2V; f = 0 \text{VIN} > \text{Vcc} - 0.2V \text{ or < 0.2V}	60	mA

^{1.} VIL (min) = -3.0V for pulse width less than 20ns.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

3147 tbl 08




Figure 1. Output Load




Figure 2. Output Load (for tOLZ, tOHZ, tCHZ, tCLZ, tWHZ, tOW)

AC ELECTRICAL CHARACTERISTICS


 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$

		-2	20	-2!	5	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read Cyc	cle					
tRC	Read Cycle Time	20		25		ns
taa	Address Access Time		20	L <u> </u>	25	ns
tacs	Chip Select Access Time		20	<u> </u>	25	ns
tcLZ ⁽¹⁾	Chip Select to Output in Low Z	3		3		ns
toe	Output Enable to Output Valid	<u> </u>	10	<u> </u>	12	ns
toLZ ⁽¹⁾	Output Enable to Output in Low Z	0		0		ns
tcHz ⁽¹⁾	Chip Deselect to Output in High Z		12		15	ns
tonz ⁽¹⁾	Output Disable to Output in High Z		12		15	ns
tон	Output Hold from Address Change	3		3		ns
tPU ⁽¹⁾	Chip Select to Power-Up Time	0_		0		ns
tPD ⁽¹⁾	Chip Deselect to Power-Down Time		20		25	ns
Write Cy	cle					
twc	Write Cycle Time	20		25		ns
tcw	Chip Select to End of Write	18		20		ns
taw	Address Valid to End of Write	18		20		ns
tas	Address Set-up Time	0	_	0		ns
twp	Write Pulse Width	18		20	 	ns
twn	Write Recovery Time	3	-	3 _		ns
twHz ⁽¹⁾	Write Enable to Output in High Z	_	13	_	15	ns
tow	Data to Write Time Overlap	12		15		ns
tDH	Data Hold from Write Time	0		0		ns
tow ⁽¹⁾	Output Active from End of Write	0		0		ns


NOTE:

1. This parameter is guaranteed by design, but not tested.


TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾



TIMING WAVEFORM OF READ CYCLE NO. 2^(1,2,4)




TIMING WAVEFORM OF READ CYCLE NO. 3^(1,3,4)




NOTES:

- 1. WE is High for Read Cycle.
- 2. Device is continuously selected. \overline{CS} = VIL.
- 3. Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.
- 4. OE = VIL.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{\text{WE}}$ CONTROLLED TIMING) $^{(1, 2, 3, 7)}$




TIMING WAVEFORM OF WRITE CYCLE NO. 2 $(\overline{\text{CS}}$ CONTROLLED TIMING) $^{(1, 2, 3, 5)}$




- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (twp) of a low CS and a low WE.

 3. twn is measured from the earlier of CS or WE going high to the end of write cycle.
- During this period, I/O pins are in the output state, and input signals must not be applied.
 If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- 7. If OE is low during a WE controlled write cycle, the write pulse width must be the larger of twp or (twnz + tow).


PACKAGE DIMENSIONS SIMM VERSION






3147 drw 09

ZIP VERSION



3147 drw 10

ORDERING INFORMATION



3147 drw 11



2M x 8 CMOS STATIC RAM MODULE

PRELIMINARY IDT7M4084

FEATURES:

- High-density 16 megabit (2M x 8) Static RAM module
- · Equivalent to the JEDEC standard for future monolithic
- Fast access time: 55ns (max.)
- Low power consumption
 - Active: 110mA (max.)
 - CMOS Standby: 450μA (max.)
 - Data Retention: 250μA (max.) Vcc = 2V
- Surface mounted plastic packages on a 36-pin, 600 mil
 - FR-4 DIP (Dual-In-Line Package) substrate
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL-compatible


DESCRIPTION:

The IDT7M4084 is a 16 megabit (2M x 8) Static RAM module constructed on a co-fired ceramic substrate using four 512K x 8 Static RAMs and a decoder. The IDT7M4084 is available with access times as fast as 55ns, and a data retention current of $250\mu A$ and a standby current of $450\mu A$.


The IDT7M4084 is packaged in a 36-pin ceramic DIP resulting in the same JEDEC footprint in a package 1.8 inches long and 0.6 inches wide.

All inputs and outputs of the7M4084 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



DIP
TOP VIEW

PIN NAMES

1/00-7	Data Inputs/Outputs
A0-20	Addresses
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power
GND	Ground

2794 tbl 01

The IDT logo is a registered trademark of Integrated Device Technology Inc.

COMMERCIAL 7	TEMPERA	TURE	RANGE
--------------	---------	------	-------

APRIL 1995

TRUTH TABLE

Mode	CS	ŌĒ	WE	Output	Power
Standby	Н	Х	Х	High-Z	Standby
Read	L	L	Н	Douт	Active
Read	L	Н	Н	High-Z	Active
Write	1	X		DIN	Active

2794 tbl 02

2794 tbl 03

2794 tbl 04

CAPACITANCE⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	35	рF
CIN(C)	Input Capacitance (CS)	VIN = 0V	8	рF
Соит	Output Capacitance	Vout = 0V	35	pF

NOTE:

1. This parameter is guaranteed by design, but not tested.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	\ \ \
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE:

2794 tbl 05

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2	_	6	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

NOTE:

1. VIL = -2.0V for pulse width less than 10ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Grade Temperature		Vcc
Commercial	0°C to +70°C	0V	5V ± 10%

2794 tbl 06

DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$

			7M40	84LxxN	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
li li	Input Leakage	Vcc = Max., Vin = GND to Vcc		20	μΑ
IILOI	Output Leakage	Vcc = Max., CS = ViH, Vout = GND to Vcc	_	20	μА
Vol	Output Low Voltage	Vcc = Min., IoL = 2mA	_	0.4	V
Vон	Output High Voltage	Vcc = Min., IoH = -1mA	2.4		٧
Icc	Dynamic Operating Current	$VCC = Max., \overline{CS} \le VIL; f = fMAX,$		110	mA
ISB	Standby Supply Current (TTL Levels)	CS ≥ VIH, Vcc = Max., f = fмax, Outputs Open	_	12	mA
ISB1	Full Standby Supply Current (CMOS Levels)	CS ≥ Vcc - 0.2V, V _{IN} ≥ Vcc - 0.2V or ≤ 0.2V	_	450	μА

7.11

DATA RETENTION CHARACTERISTICS

 $(TA = 0^{\circ}C \text{ to } +70^{\circ}C)$


				Max.	
Symbol	Parameter	Test Condition	Min.	Vcc @ 2.0V	Unit
VDR	Vcc for Data Retention		2.0	_	٧
ICCDR	Data Retention Current	CS ≥ Vcc - 0.2V	_	250	μА
tCDR ⁽²⁾	Chip Deselect to Data Retention Time	Vin ≤ Vcc - 0.2V or	0	_	ns
tR ⁽²⁾	Operation Recovery Time	Vin ≥ 0.2V	tRC ⁽¹⁾		ns

NOTES:

- tnc = Read Cycle Time.
 This parameter is guaranteed by design, but not tested.

2794 tbl 08

DATA RETENTION WAVEFORM



2794 drw 03

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V	
Input Rise/Fall Times	5ns	
Input Timing Reference Levels	1.5V	
Output Reference Levels	1.5V	
Output Load	See Figures 1 and 2	

2794 tbl 09




Figure 1. Output Load




Figure 2. Output Load (for tolz, tchz, tohz, twhz, tow and tclz)

AC ELECTRICAL CHARACTERISTICS


(VCC = 5V \pm 10%, TA = 0°C to +70°C)

				7M4084	LxxN			
		-55		-70)	-8		_
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle	T					,	
trc	Read Cycle Time	55		70		85		ns
taa	Address Access Time		55		70		85	ns
tacs	Chip Select Access Time		55		70		85	ns
toe	Output Enable to Output Valid		30		45		48	ns
tonz ⁽¹⁾	Output Disable to Output in High-Z	<u> </u>	20		30		33	ns
toLZ ⁽¹⁾	Output Enable to Output in Low-Z	5		5		0		ns
tcLZ ⁽¹⁾	Chip Select to Output in Low-Z	5		5		5	_	ns
tcHz ⁽¹⁾	Chip Deselect to Output in High-Z		20	_	40		43	ns
tон	Output Hold from Address Change	5	_	5	_	5		ns
tPU ⁽¹⁾	Chip Select to Power-Up Time	0		0		0	_	ns
tPD ⁽¹⁾	Chip Deselect to Power-Down Time		55		70		85	ns
Write Cy	cle							
twc	Write Cycle Time	55		70	-	85		ns
twp	Write Pulse Width	55		55	_	65		ns
tas	Address Set-up Time	5		0	_	2		ns
taw	Address Valid to End-of-Write	50		65	П	82		ns
tcw	Chip Select to End-of-Write	50	<u> </u>	65	-	80	<u> </u>	ns
tow	Data to Write Time Overlap	20		35	1	38	_	ns
tDH	Data Hold Time	0		0		0		ns
twn	Write Recovery Time	0		0	_	0		ns
twHz ⁽¹⁾	Write Enable to Output in High-Z		20		30		33	ns
tow ⁽¹⁾	Output Active from End-of-Write	5		0	_	0	_	ns

NOTE:


^{1.} This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. 1(1)




2794 drw 06

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)




2794 drw 08


NOTES:

- 1. WE is High for Read Cycle.
- 2. Device is continuously selected, $\overline{CS} = VIL.$
- 3. Address valid prior to or coincident with CS transition low.
- 4. OE = VIL.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)




TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)



NOTES:


- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW CS and a LOW WE.
- 3. twn is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of write cycle.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
 7. If OE is LOW during a WE controlled write cycle, the write pulse width must be the greater of twp or twpz + tow to allow the I/O drivers to turn off and data
- 7. If OE is LOW during a WE controlled write cycle, the write pulse width must be the greater of twp or twpz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

PACKAGE DIMENSIONS



2794 drw 11

ORDERING INFORMATION



2794 drw 12



512K x 8 CMOS STATIC RAM MODULE

IDT7MB4048

FEATURES:


- High-density 4-megabit (512K x 8) Static RAM module
- Fast access time: 25ns (max.)
 Surface mounted plastic packages on a 32-pin, 600 mil FR-4 DIP substrate
- Single 5V (±10%) power supply
- Inputs/outputs directly TTL-compatible

DESCRIPTION:


The IDT7MB4048 is a 4-megabit (512K x 8) Static RAM module constructed on a multilayer epoxy laminate (FR-4) substrate using four 1 megabit SRAMs and a decoder. The IDT7MB4048 is available with access times as fast as 25ns. The IDT7MB4048 is packaged in a 32-pin FR-4 DIP resulting in the JEDEC footprint in a package 1.6 inches long and 0.6 inches wide.

All inputs and outputs of the IDT7MB4048 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM



DIN NAMES

PIN NAMES				
I/O0-7	Data Inputs/Outputs			
A0-18	Addresses			
CS	Chip Select			
WE	Write Enable			
ŌĒ	Output Enable			
Vcc	Power			
GND	Ground			

2675 tbl 01

The IDT logo is a registered trademark of Integrated Device Technology Inc.

TRUTH TABLE

Mode	cs	ŌĒ	WE	Output	Power		
Standby	Η	Х	Х	High-Z	Standby		
Read	L	L	Н	Douт	Active		
Read	L	Н	Н	High-Z	Active		
Write	L	Х	L	Din	Active		

2675 tbl 02

CAPACITANCE⁽¹⁾ (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter	Conditions	Тур.	Unit
Cin	Input Capacitance	VIN = 0V	35	рF
CIN(C)	Input Capacitance (CS)	VIN = 0V	8	рF
Соит	Output Capacitance	Vout = 0V	35	рF

NOTE:

1. This parameter is guaranteed by design, but not tested.

2675 tbl 03

2675 tbl 04

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2		6	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	V

NOTE:

1. VIL = -2.0V for pulse width less than 10ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5V ± 10%

2675 tbl 06

2675 tbl 05

DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%. TA = 0^{\circ}C \text{ to } +70^{\circ}C)$

			7MB4048SxxP		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
IILII	Input Leakage	Vcc = Max., Vin = GND to Vcc		8	μА
llLOİ	Output Leakage	Vcc = Max., $\overline{\text{CS}}$ = ViH, Vout = GND to Vcc		8	μА
Vol	Output Low Voltage	Vcc = Min., IoL = 8mA		0.4	V
Vон	Output High Voltage	Vcc = Min., loн = -1mA	2.4	_	٧
Icc	Dynamic Operating Current	Vcc = Max., CS ≤ ViL; f = fMAx, Outputs Open		480	mA
ISB	Standby Supply Current (TTL Levels)	CS ≥ VIH, Vcc = Max., f = fMAx, Outputs Open	_	250	mA
ISB1	Full Standby Supply Current (CMOS Levels)	$\overline{\text{CS}} \ge \text{Vcc} - 0.2\text{V}, \text{ Vin } \ge \text{Vcc} - 0.2\text{V}$ or ≤ 0.2	_	170	mA

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2675 tbl 09




Figure 1. Output Load




Figure 2. Output Load (for tolz, tchz, tohz, twhz, tow and tclz)

AC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$


		7MB4048						
							-35	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read (
trc	Read Cycle Time	25	<u> —</u>	30		35		ns
tAA	Address Access Time		25		30		35	ns
tACS	Chip Select Access Time		25		30		35	ns
toE	Output Enable to Output Valid		12	_	15	_	15	ns
toHz ⁽¹⁾	Output Disable to Output in High-Z		12	_	12		15	ns
toLZ ⁽¹⁾	Output Enable to Output in Low-Z	0	_	0	_	0	1	ns
tcLZ ⁽¹⁾	Chip Select to Output in Low-Z	5	_	5		5	_	ns
tCHZ ⁽¹⁾	Chip Deselect to Output in High-Z	_	14	_	16	_	20	ns
tон	Output Hold from Address Change	3	_	3	-	3		ns
tPU ⁽¹⁾	Chip Select to Power-Up Time	0		0		0		ns
tPD ⁽¹⁾	Chip Deselect to Power-Down Time	_	25	_	30	_	35	ns
Write C	cycle							
twc	Write Cycle Time	25	_	30	_	35	1	ns
twp	Write Pulse Width	17		20		25		ns
tas ⁽²⁾	Address Set-up Time	3	_	0		0		ns
taw	Address Valid to End-of-Write	20		25	_	30	_	ns
tcw	Chip Select to End-of-Write	20	_	25	_	30	_	ns
tow	Data to Write Time Overlap	15	_	17	_	20		ns
tDH ⁽²⁾	Data Hold Time	0	_	0	_	0	_	ns
twR ⁽²⁾	Write Recovery Time	0	_	0		0	_	ns
twnz ⁽¹⁾	Write Enable to Output in High-Z	-	15	_	15		15	ns
tow ⁽¹⁾	Output Active from End-of-Write	2		5		5	_	ns
VOTEC								

This parameter is guaranteed by design, but not tested.
 tAS=0ns for \overline{\overline

2675 tbl 10


F

TIMING WAVEFORM OF READ CYCLE NO. 1(1)




2675 drw 06

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)




TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)




2675 drw 08

- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, CS = VIL.
- 3. Address valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.
- 4. OE = VIL.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)





TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)





- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW $\overline{\text{CS}}$ and a LOW $\overline{\text{WE}}$.
- 3. twn is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of write cycle.
- During this period, I/O pins are in the output state, and input signals must not be applied.
 If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- 7. If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of two or (twhz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

PACKAGE DIMENSIONS










2675 drw 11

ORDERING INFORMATION(1)



7



512K x 8 CMOS STATIC RAM MODULE

IDT7M4048

FEATURES:

- · High-density 4 megabit CMOS Static RAM module
- Equivalent to the JEDEC standard for future monolithic 512K x 8 StaticRAMs
- Fast access time: 25ns (max.)
- Surface mounted LCCs (leadless chip carriers) on a 32pin, 600 mil ceramic DIP substrate
- Single 5V (±10%) power supply
- Inputs/outputs directly TTL-compatible

DESCRIPTION:


The IDT7M4048 is a 4 megabit (512K x 8) CMOS Static RAM module constructed on a co-fired ceramic substrate using four 1 Megabit StaticRAMs and a decoder. The IDT7M4048 is available with access times as fast as 25ns.

The IDT7M4048 is packaged in a 32-pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 4 megabits into the JEDEC DIP footprint.

All inputs and outputs of the IDT7M4048 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

All IDT military module semiconductor components are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.


FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology Inc.

7

PIN CONFIGURATION



DIP TOP VIEW

TRUTH TABLE

Mode	S	ŌĒ	WE	Output	Power
Standby	Н	X	X	High-Z	Standby
Read	L	L	Н	Dout	Active
Read	L	Н	Н	High-Z	Active
Write	L	Х	L	Din	Active

2822 tbl 01

CAPACITANCE(1) (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	50	рF
CIN(C)	Input Capacitance (CS)	VIN = 0V	10	pF
Соит	Output Capacitance	Vout = 0V	40	рF

NOTE:

1. This parameter is guaranteed by design, but not tested.

2822 tbl 02

PIN NAMES

I/O0-7	Data Inputs/Outputs
A0-18	Addresses
CS .	Chip Select
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power
GND	Ground

2822 tbl 04

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Та	Operating Temperature	-55 to +125	°C
TBIAS	Temperature Under Bias	-65 to +135	°C
Тѕтс	Storage Temperature	-65 to +160	°C
IOUT	DC Output Current	50	mA

NOTE:

2822 tbl 05

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5V ± 10%

2822 tbl 06

2

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2	_	6	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

NOTE:

1. VIL = -1.5V for pulse width less than 10ns.

2822 tbl 03

DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$


			7M4048	SxxCB	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
litii	Input Leakage	Vcc = Max., Vin = GND to Vcc		20	μА
llLol	Output Leakage	Vcc = Max., $\overline{\text{CS}}$ = ViH, Vout = GND to Vcc	_	20	μА
Vol	Output Low Voltage	Vcc = Min., IoL = 8mA	_	0.4	V
Vон	Output High Voltage	Vcc = Min., loн = -4mA	2.4		V
Icc	Dynamic Operating Current	$VCC = Max., \overline{CS} \le VIL; f = fMAX,$ Outputs Open		300	mA
ISB	Standby Supply Current (TTL Levels)	CS ≥ ViH, Vcc = Max., f = fMAX, Outputs Open	_	160	mA
ISB1	Full Standby Supply Current (CMOS Levels)	$\overline{\text{CS}} \ge \text{Vcc} - 0.2\text{V}, \text{Vin} \ge \text{Vcc} - 0.2\text{V}$ or $\le 0.2\text{V}, \text{Vcc} = \text{Max.}, \text{f} = 0, \text{Outputs Open}$	_	85	mA

2822 tbl 07

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2822 tb! 08



Including scope and jig capacitances

Figure 1. Output Load

Figure 2. Output Load (for tolz, tchz, tohz, twhz, tow and tclz)

7

2822 tbl 09

AC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$

				7M4048	SxxCB			
		2	25 ⁽³⁾	-3	0	-3	35	Ì
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle							
trc	Read Cycle Time	25		30		35	<u> </u>	ns
taa	Address Access Time		25		30		35	ns
tacs	Chip Select Access Time	<u> </u>	25		30		35	ns
toe	Output Enable to Output Valid		12		15		15	ns
tonz ⁽¹⁾	Output Disable to Output in High-Z		12		12		15	ns
toLZ ⁽¹⁾	Output Enable to Output in Low-Z	0	<u> </u>	0		0	L_	ns
tcLZ ⁽¹⁾	Chip Select to Output in Low-Z	_5_		5		5		ns
tcHz ⁽¹⁾	Chip Deselect to Output in High-Z		14	1	16		20	ns
toн	Output Hold from Address Change	3	_	3	_	3	_	ns
tPU ⁽¹⁾	Chip Select to Power-Up Time	0	_	0		0	_	ns
tPD ⁽¹⁾	Chip Deselect to Power-Down Time	_	25	_	30	_	35	ns
Write Cy	cle							
twc	Write Cycle Time	25		30		35		ns
twp	Write Pulse Width	17		20		25		ns
tas ⁽²⁾	Address Set-up Time	3	_	3		3	_	ns
taw	Address Valid to End-of-Write	20		25	_	30		ns
tcw	Chip Select to End-of-Write	20		25		30		ns
tDW	Data to Write Time Overlap	15	_	17	_ I	20		ns
tDH ⁽²⁾	Data Hold Time	0		0	_	0		ns
twn ⁽²⁾	Write Recovery Time	0		0		0		ns
twHZ ⁽¹⁾	Write Enable to Output in High-Z		15		15		15	ns
tow ⁽¹⁾	Output Active from End-of-Write	3		3		3	l —	ns


NOTES:

1. This parameter is guaranteed by design, but not tested.


2. tAS = 0ns for \overline{CS} controlled write cycles. tDH, tWR = 3ns for \overline{CS} controlled write cycles.

3. Preliminary specifications only.


TIMING WAVEFORM OF READ CYCLE NO. 1(1)



TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)




TIMING WAVEFORM OF READ CYCLE NO. 3(1, 3, 4)




- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, $\overline{CS} = VIL$.
- 3. Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.
- 4. $\overline{OE} = VIL$
- 5. Transition is measured ±200mV from steady state. This parameter is guranateed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)




- WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW \(\overlap{OS}\) and a LOW \(\overlap{WE}\).


 3. twn is measured from the earlier of \(\overlap{OS}\) or \(\overlap{WE}\) going HIGH to the end of write cycle.

 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high-impedance state. 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- 7. During a WE controlled write cycle, the write pulse width must be the larger of two or (twhz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

PACKAGE DIMENSIONS



ORDERING INFORMATION



2822 drw 11

One 800# does it all!

Dial 1-800-345-7015 to contact either your local sales office or corporate headquarters. Dial the 800 number above, then follow the instructions to be routed to your local sales office or corporate headquarters, and an operator will assist you in contacting technical support or customer service.

DOMESTIC SALES REPRESENTATIVES

ALABAMA

IDT 555 Sparkman Drive Suite1238 Huntsville, AL 35816

ALASKA

Thorson Pacific, Inc. 14575 Bel-Red Road Ste. 102 Bellevue, WA 98005

ARIZONA

Western High Tech Mktg. 9414 E. San Salvador Suite 206 Scottsdale, AZ 85258

ARKANSAS

IDT (S. Cen. Regional Office) 15851 Dallas Pkwy., Suite 1100 Dallas, TX 75248

CALIFORNIA

IDT
(Corporate Headquarters)
2975 Stender Way
P.O. Box 58015
Santa Clara, CA 95052
IDT
(Western Headquarters)
2975 Stender Way
Santa Clara, CA 95052
IDT
(SW Regional Office)

(SW Regional Office) 6 Jenner Drive Suite 100 Irvine, CA 92718 IDT

(SW Regional Office) 17609 Ventura Blvd. Suite 300 Encino, CA 91316

Quest-Rep 6494 Weathers Place Suite 200 San Diego, CA 92121

CANADA (EASTERN)

Dynasty Components 110-1140 Morrison Drive Ottawa, Ontario Canada K2H 8S9 Dynasty Components 2339 Otami Trail Mississauga, Ontario Canada L5H 3N2

Dynasty Components 1870 Sources Boulevard Suite 202 Pointe Claire, Quebec Canada H9R 5N4

CANADA (WESTERN)

Thorson Co. Northwest 4170 Still Creek Drive Ste. 200 Burnaby, British Columbia Canada V5C 6C6

Dynasty Components 2 Mtn. River Estates Ste 17, R.P. #2 P.O. Box 14 Calgary, Alberta Canada T2P 2G5

Dynasty Components 1502-2041 Bellwood Ave Burnaby, BC Canada V5B 4V5

COLORADO

5299 DTC Blvd., Ste 350 Inglewood, CO 80111 Thorson Rocky Mountain 7108 "D" S. Alton Way Suite A Englewood, CO 80112

CONNECTICUT

SJ New England 10 Copper Ridge Circle Guilford . CT 06437

SJ New England 15 Coventry Lane Naugatuck, CT 06770

DELAWARE

IDT (SE Regional Office) Horn Point Harbor 105 Eastern Avenue Suite 201 Annapolis, MD 21403

S-J Mid Atlantic, Inc. 131-D Gaither Drive Mt. Laurel, NJ 08054

FLORIDA

IDT (SE Headquarters) 1413 S. Patrick Drive Suite10 Indian Harbor Beach, FL 32937

18167 U.S. 19 North Suite 455 Clearwater, FL 34624 IDT 1500 N.W. 49th Street Suite 500 Ft. Lauderdale, FL 33309

GEORGIA

IDT (SE Regional Office) 18167 U.S. 19 North Suite 455 Clearwater, FL 34624

HAWAII

IDT (Western Headquarters) 2975 Stender Way Santa Clara, CA 95052

IDAHO (NORTHERN)

Anderson Associates 270 S. Main Street Suite 108 Bountiful, UT 84010

IDAHO (SOUTHERN)

Thorson Rocky Mountain 5505 South 900 East, Ste. 140 Salt Lake City, UT 84117

ILLINOIS

IDT (Central Regional Office) 1375 E. Woodfield Road Suite 380 Schaumburg, IL 60173

TEQ Sales 820 Davis Road Suite 304 Elgin, IL 60123

INDIANA Arete Sales

2260 Lake Avenue Suite 250 Ft. Wayne, IN 46805 Arete Sales P.O. Box 24796 Indianapolis, IN 46224

IOWA

Rep Associates
4905 Lakeside Drive N.E.
Suite 107
Cedar Rapids, IA 52402
Rush and West Assoc.
4537 Brandy St.
Davenport, IA 52807
W

KANSAS

Rush & West Associates 333 E. Poplar Street Olathe, KS 66061

KENTUCKY (EASTERN)

Norm Case Associates 21010 Center Ridge Road Rocky River, OH 44116

KENTUCKY (WESTERN)

Arete Sales P.O. Box 24796 Indianapolis, IN 46224

Norm Case Associates 303 Uhl Road Melbourne, KY 41059

LOUISIANA

IDT (S. Cen. Regional Office) 14285 Midway Road Suite100 Dallas, TX 75244

MAINE

IDT (NE Headquarters) #2 Westboro Business Pk. 200 Friberg Pkwy, Suite 4002 Westboro, MA 01581

MARYLAND

IDT (SE Regional Office) Horn Point Harbor 105 Eastern Avenue Suite201 Annapolis, MD 21403

MASSACHUSETTS

IDT (NE Headquarters) #2 Westboro Business Pk. 200 Friberg PkWay, Suite 4002 Westboro, MA 01581 SJ New England 11 Waterman Street Worcester. MA 01603

MICHIGAN

Bergin-Milan Group, Ltd. 33900 W. Eight Mile Rd. Suite 181 Farmington Hills, MI 48335

MINNESOTA

IDT (N. Cen. Regional Office) 1650 W. 82nd Street Suite 1040 Minneapolis. MN 55431

OHMS Technology Inc. 5780 Lincoln Drive Suite 400 Edina, MN 55436

MISSISSIPPI

IDT 555 Sparkman Drive Suite1238 Huntsville, AL 35816

MISSOURI

Rush & West Associates 2170 Mason Road St. Louis, MO 63131

MONTANA

Thorson Rocky Mountain 7108 "D" S. Alton Way Suite A Englewood, CO 80112

NEBRASKA

Rush & West Associates 333 E. Poplar Street Ste.C-3 Olathe, KS 66061

NEVADA (NORTHERN)

IDT (Western Headquarters) 2975 Stender Way Santa Clara, CA 95052

NEVADA (SOUTHERN)

Western High Tech Mktg. 9414 E. San Salvador, Suite 206 Scottsdale, AZ 85258

NEW HAMPSHIRE

IDT (NE Headquarters) #2 Westboro Business Pk. 200 Friberg Pkwy, Suite 4002 Westboro, MA 01581

NEW JERSEY

IDT (SE Regional Office) One Greentree Centre, Suite 202 Marlton, NJ 08053

SJ Mid-Atlantic, Inc. 1331-D Gaither Drive Mt. Laurel, NJ 08054

NEW JERSEY (NORTHERN)

SJ Associates 265 Sunrise HWay, #20 Rockville Centre, NY 11570

NEW MEXICO

Western High Tech Mktg. 9414 E. San Salvador Suite 206 Scottsdale, AZ 85258

NEW YORK

IDT (NE Regional Office) 1160 Pittsford Victor Rd. Bldg. E Pittsford, NY 14534

Quality Components 3343 Harlem Road Buffalo, NY 14225

Quality Components 116 E. Fayette Street Manlius, NY 13104

Quality Components 451 Brookwood Dr. Webster, NY 14622

Quality Components RD #2, Box 31E Glassfactory Road Holland Patent, NY 13354

SJ Associates 265 Sunrise HWay, #20 Rockville Centre, NY 11570

NORTH CAROLINA

IDT 213 Townsend Ct. Cary, NC 27511

Tingen Technical Sales 304A W. Millbrook Road Raleigh, NC 27609

NORTH DAKOTA

OHMS Technology Inc. 5780 Lincoln Drive Suite 400 Edina, MN 55436

OHIO

Norm Case Associates 21010 Center Ridge Road Rocky River, OH 44116

OKLAHOMA

IDT (S. Cen. Regional Office) 14285 Midway Road Suite 100 Dallas. TX 75244

OREGON

IDT (NW RegionalOffice) 15455 NW Greenbriar PkWay Suite 210 Beaverton, OR 97006

Thorson Pacific, Inc. 9600 S.W. Oak Street Suite 320 Portland, OR 97223

PENNSYLVANIA (WESTERN)

Norm Case Associates 21010 Center Ridge Road Rocky River, OH 44116

PENNSYLVANIA (EASTERN)

S-J Mid-Atlantic 131-D Gaither Drive Mt. Laurel, NJ 08054

RHODE ISLAND

IDT (NE Headquarters) #2 Westboro Business Pk. 200 Friberg PkWay, Suite 4002 Westboro, MA 01581

SOUTH CAROLINA

Tingen Technical Sales 304A W. Millbrook Road Raleigh, NC 27609

SOUTH DAKOTA

OHMS Technology Inc. 5780 Lincoln Drive Suite 400 Edina, MN 55436

TENNESSEE

IDT 555 Sparkman Drive Suite 1200-D Huntsville, AL 35816

TEXAS

IDT
(S. Cen. Regional Office)
14285 Midway Road
Suite 100
Dallas, TX 75244
IDT
6034 W. Courtyard Dr.
Ste. 305-60
Austin. TX 78730

UTAH

Anderson Associates 270 S. Main Street Suite 108 Bountiful, UT 84010

Thorson Rocky Mountain 1831 E. Fort Union Blvd. Suite 103 Salt Lake City, UT 84121

VERMONT

IDT (NE Headquarters) #2 Westboro Business Pk. 200 Friberg Pkwy, Suite 4002 Westboro, MA 01581

VIRGINIA

IDT (SE Regional Office) Horn Point Harbor 105 Eastem Avenue Sulte201 Annapolis. MD 21403

WASHINGTON

Thorson Pacific, Inc. 12340 N.E. 8th St., #201 Bellevue, WA 98005

WEST VIRGINIA

Norm Case Associates 21010 Center Ridge Road Rocky River, OH 44116

WISCONSIN

TEQ Sales 20720 W. Watertown Rd. Suite 201 Waukesha, WI 53186

WYOMING

Thorson Rocky Mountain 7108 "D" S. Alton Way Suite A Englewood, CO 80112

AUTHORIZED DISTRIBUTORS (U.S. and Canada)

Future Electronics **Hamilton Hallmark**

Insight Electronics Port Electronics WYLE

Contact your local office.

INTERNATIONAL SALES REPRESENTATIVES

AFRICA

Prime Source (PTY) Ltd. Oraange Grove, So. Africa Tel.: 2711-444-7237

AUSTRALIA

GEC Electronics Division Rydalmere,NSW, Australia

Tel.: 612-638-1999/1888 GEC Electronics Division Adelaide, SA, Australia

Tel.: 618-223-1222 GEC Electronics Division Burwood, Australia Tel.: 613-245-3230

GEC Electronics Division Perth, WA, Australia Tel.: 613-381-4040

GEC Electronics Division Bowen Hills, Australia Tel.: 619-252-5801

AUSTRIA

Elbatex GmbH Vienna, Austria Tel.: 43-186-32110

BELGIUM

ACAL N.V. Betea Components Zaventem, Belgium Tel.: 322-725-1080

CHINA

Lestina International, Ltd. Beijing, China Tel.: 86-1-849-9430

Lestina International, Ltd. Guang Zhou Tel.: 86-20-885-0613

DENMARK

Exatec A/S Skovlunde, Denmark Tel.: 45-44-927-000

AVNET Nortec A/S Herlev, Denmark Tel.: 45-42-842-000

FINLAND

AVNET Nortec OY Helsinki, Finland Tel.: 358-0670-277

FRANCE

(So. Europe Reg. Office) 15 Rue du Buisson aux Fraises 91300 Massy, France Tel.: 33-1-69-30-89-00

A2M Brignolles, France Tel.: 33-1-94-59-2293

A2M

Bron, France Tel.: 33-1-72-37-0414

A2M

Buc, France Tel.: 33-1-39-56-8181

A2M

Cesson-Sevigne, France Tel.: 33-1-99-63-3232

A2M

Le Chesnay Cedex, France Tel.: 33-1-39-54-9113

A2M

Merignac, France Tel.: 33-1-56-34-1097 COMPRESS Rungis Cedex, France Tel.: 331-4687-8020

AVNET EMG Cesson-Sevigne, France Tel.: 33-99-83-9898

AVNET EMG Chantillon, France Tel.: 33-149-652-2750

AVNET EMG Rognes, France Tel.: 33-42-50-1805

AVNET EMG Saint-Etienne, France Tel.: 33-77-79-7970

AVNET EMG Schwerwiller, France Tel.: 33-88-82-5514

GERMANY

IDT

(Cen. Europe Reg. Office) GottfriedVonCramm-Str.1 8056 Neufahm, Germany Tel.: 49-8165-5024

AVNET E2000 Munich, Germany Tel.: 089-45110-01

AVNET E2000 Berlin, Germany Tel.: 030-2110761/0764

AVNET E2000 Dusseldorf, Germany Tel.: 0211-92003-0

AVNET E2000 Frankfurt, Germany Tel.: 069-973804-0

AVNET E2000 Hamburg, Germany Tel.: 040-645570-0

AVNET E2000 Numberg, Germany Tel.: 0911-995161-0

AVNET E2000 Gerlingen, Germany Tel.: 07156-356-0

Jermyn GmbH Limburg, Germany Tel.: 49-6431/508-0

Jermyn GmbH Berlin, Germany Tel.: 49-30/2142056

Jermyn GmbH Dusseldorf, Germany Tel.: 49-211/25001-0

Jermyn GmbH Heimstetten, Germany 49-89/909903-0 Jermyn GmbH Herrenberg, Germany Tel.: 49-7032/203-01

Jermyn GmbH Pinneberg, Germany Tel.: 49-40/5282041

Jermyn GmbH Nornberg, Germany Tel.: 49-911425095

Jermyn GmbH Hermsdorf, Germany Tel.: 49-3660142374

Scantec GmbH Planegg, Germany Tel.: 49-898598021

Scantec GmbH Kirchheim, Germany Tel.: 49-702183094

Scantec GmbH Ruckersdorf, Germany Tel.: 49-91-157-9529

Topas Electronic GmbH Hannover, Germany Tel.: 49-51-113-1217

Topas Electronic GmbH Quickborn, Germany Tel.: 49-4106-73097

GREECE

Digital Electronics Athens, Greece Tel.: 30-1-533-5754

HONG KONG

IDT ASIA LTD. Unit 1003 China Hong Kong City Tower 6, 33 Canton Road Tsimshatsui, Hong Kong Tel.: 852-736-0122

Lestina International Ltd. Kowloon, Hong Kong Tel.: 852-735-1736

INDIA

Techno Trends San José, CA Tel.: (408) 294-2833

Sritech Information Technology, Inc Javanagar, Bangalore 0812-643608

IRELAND

Bloomer Electronics Craigavon, County Armagh, N. Ireland Tel: 762-3398181

ISRAEL

Active Technologies New Hyde Park, NY Tel.: (516) 488-1226 Vectronics, Ltd.

Herzlia, Israel Tel.: 972-9-55-60-70

ITALY

IDT (IDT Italia S.r.L.)
Central Direzionale
Colleoni
Palazzo Astolabia
Via Cardano 2
20041 Agrate Brianza,
Milan, Italy
Tel.: 39-39-68-99-987

AVNET De Mico Cassina De Pecchi (MI) Tel.: 02-95-34-36-00

AVNET De Mico Torino, Italy

Tel.: 011-31-81-481/500

AVNET De Mico Rome, Italy Tel.: 06-33-32-283/284

AVNET DeMico Bologna, Italy Tel.: 051-55-56-14/00-64

AVNET De Mico Rubano (Padova), Italy Tel.: 049-63-35-55/36-00

AVNET De Mico Campi Briseno, Italy Tel.: 055-89-41-05/15

Lasi Electronica Bologna, Italy Tel.: 3951-353815/374556

Lasi Electronica Firenze, Italy Tel.: 3955-582627

Lasi Electronica Milano, Italy Tel.: 39-266-1431

Lasi Electronica Roma, Italy Tel.: 396-5405301/ 5409614

Lasi Electronica Torino, Italy Tel.: 3911-328588/359277

JAPAN

IDT KK (Japan Headquarters) Sumitomo Fudosan Sanbacho Bldg. 6-26 Sanbacho Chiyoda-Ku Tokyo 102, Japan Tel.: 813-3221-9821 Dia Semicon Systems Yokohama, Japan Tel.: 045-476-7410

Kanematsu Semiconductor Corp.

Tokyo, Japan Tel.: 813-3551-7791

Tachibana Tectron Co. Ltd Tokyo, Japan Tel.: 813-3793-1171

KOREA

Uniquest Korea Seoul, Korea Tel.: 822-562-8805

Uniquest Corporation San José, CA Tel.: 408-432-8805

NETHERLANDS

ACAL Auriema Eindhoven, Netherlands Tel.: 040-502-602

NEW ZEALAND

GEC Electronics Division Auckland, New Zealand Tel.: 649-526-0107

NORWAY

AVNET Nortec A/S Hvalstad, Norway Tel.: 47-66-84-62-10

PORTUGAL

Anatronic S.A. Odivelas, Portugal Tel.: 351-19376267/6287

SINGAPORE/ FAR EAST

Serial System PTE LTD Singapore Tel.: 65-280-0200

SPAIN

Anatronic, S.A. Madrid, Spain Tel.: 34-1-542-5566 Anatronic, S.A.

Barcelona, Spain Tel.: 34-3-458-1906/7

SWEDEN

IDT (IDT AB) Veddestavagen 13 S-175 62 Jarfalla, Sweden Tel. :468-761-1130

AVNET Nortec AB Vinthundsvagen, Sweden Tel.: 46-8629-1400 AVNET Nortec AB Solna, Sweden Tel.: 46-8629-1400 AVNET Nortec OY Helsinki, Sweden

Tel.: 358-0613-181

SWITZERLAND

Eljapex Wettingen, Switzerland Tel.: 011-41-56275-777

TAIWAN

Johnson Trading & Engineering Co. Taipei, Taiwan ROC Tel.: 886-273-31211

Synnex Technology International Corp. Taipei, Taiwan ROC Tel.: 886-2-506-3320 World Peace Industrial

Co., Ltd. Nankang, Taipei, Taiwan ROC Tel: 886-2-788-5200

UNITED KINGDOM

IDT (European Headquarters/ No. Europe Reg. Office) Prime House Barnett Wood Lane Surrey, UK KT227DG Tel.: 44-372-363-339/734

Avnet Access, Ltd. Letchworth, Herfordshire, UK

Tel.: 0462-480888 MicroCall, Ltd. Thame Oxon, UK Tel.: 44-844-261-939

M.M.D. Ltd Reading, Berkshire Tel.: 44-734-313232

		e e			
					,
					\$
				-	
					* 1
					:



Integrated Device Technology, Inc.

2975 Stender Way
Santa Clara, CA 95054-3090
(800) 345-7015
FAX: (408) 492-8674

