


Integrated Device Technology, Inc.

## 1995

## SPECIALIZED MEMORIES

 \& MODULES DATA BOOK
## GENERAL INFORMATION

## TEGHNOLOGY AND CAPABLITIES

## QUALTY AND RELABILITY

## PACRAGE DIAGRAN OUTLINES

FIPOPROLUCTS

SPECIALITY MEMORY PRODUCTS

SUBSYSTEMS PRODUOTS

## CONTENTS OVERVIEW

For ease of use for our customers, Integrated Device Technology provides four separate data books - Logic, Specialized Memories and Modules, RISC and RISC SubSystems, and Static RAM.

IDT's 1995 Specialized Memories and Modules Data Book is comprised of new and revised data sheets for the FIFO, Specialty Memory and Subsystem product groups. Also included is a current packaging section for the products included in this book. This section will be updated in each subsequent data book to reflect packages offered for products included in that book.

The 1995 Specialized Memories and Modules Data Book's Table of Contents contains a listing of the products contained in that data book only. In the past we have included products that appeared in other IDT data books. The numbering scheme for the book is consistent with the 1990-91 data books. The number in the bottom center of the page denotes the section number and the sequence of the data sheet within that section, (i.e. 5.5 would be the fifth data sheet in the fifth section). The number in the lower right hand corner is the page number of that particular data sheet.

Integrated Device Technology, a recognized leader in high-speed CMOS technology, produces a broad line of products. This enables us to provide a complete CMOS solution to designers of high-performance digital systems. Not only do our product lines include industry standard devices, they also feature products with 3.3V technology, faster speed, lower power, and package and/or architectural benefits that allow the designer to achieve significantly improved system performance.

To find ordering information: Ordering Information for all products in this book appears in Section 1, along with the Package Outline Index, Product Selector Guides, and Cross Reference Guides. Reference data on our Technology Capabilities and Quality Commitments is included in separate sections (2 and 3, respectively).

To find product data: Start with the Table of Contents, organized by product line (page 1.2), or with the Numeric Table of Contents (page 1.4). These indexes will direct you to the page on which the complete technical data sheet can be found. Data sheets may be of the following type:

ADVANCE INFORMATION - contain initial descriptions, subject to change, for products that are in development, including features and block diagrams.

PRELIMINARY - contain descriptions for products soon to be, or recently, released to production, including features, pinouts and block diagrams. Timing data are based on simulation or initial characterization and are subject to change upon full characterization.

FINAL - contain minimum and maximum limits specified over the complete supply and temperature range for full production devices.

New products, product performance enhancements, additional package types and new product families are being introduced frequently. Please contact your local IDT sales representative to determine the latest device specifications, package types and product availability.

## LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT. 1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Note: Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

The IDT logo is a registered trademark and BiCameral, BurstRAM, BUSMUX, CacheRAM, DECnet, Double-Density, FASTX, Four-Port, FLEXI-CACHE, Flexi-PAK, Flow-thruEDC, IDT/c, IDTenvY, IDT/sae, IDT/sim, IDT/ux, MacStation, MICROSLICE, NICStAR, Orion, PalatteDAC, REAL8, R3041, R3051, R3052, R3081, R3721, R4600, RISCompiler, RISController, RISCard, RISCore, RISC Subsystem, RISC Windows, SARAM, SmartLogic, SolutionPak, SyncFIFO, SyncBiFIFO, SPC, and TargetSystem are trademarks of Integrated Device Technology, Inc.
MIPS is a registered trademark of MIPS Computer Systems, Inc
All others are trademarks of their respective companies.

## 1995 SPECIALIZED MEMORIES \& MODULES DATA BOOK TABLE OF CONTENTS

PAGE
GENERAL INFORMATION
Contents Overview ..... 1.1
Table of Contents ..... 1.2
Numeric Table of Contents ..... 1.3
Ordering Information ..... 1.4
IDT Package Marking Description ..... 1.5
FIFO Product Selector Guide ..... 1.6
Specialty Memory Product Selector Guide ..... 1.7
Subsystems Product Selector Guide ..... 1.8
FIFO Cross Reference Guide ..... 1.9
Specialty Memory Cross Reference Guide. ..... 1.10
Subsystems Cross Reference Guide ..... 1.11
TECHNOLOGY AND CAPABILITIES
IDT...Leading the CMOS Future ..... 2.1
IDT Military and DESC-SMD Program ..... 2.2
Radiation Hardened Technology ..... 2.3
IDT Leading Edge CMOS Technology ..... 2.4
State-of-the-Art Facilities and Capabilities ..... 2.5
Superior Quality and Reliability ..... 2.6
QUALITY AND RELIABILITY
Quality, Service and Performance ..... 3.1
IDT Quality Conformance Program ..... 3.2
Radiation Tolerant/Enhanced/Hardened Products for Radiation Environments ..... 3.3
PACKAGE DIAGRAM OUTLINES
Thermal Performance Calculations for IDT's Packages ..... 4.1
Package Diagram Outline Index ..... 4.2
Monolithic Package Diagram Outlines ..... 4.3
FIFO PRODUCTS
IDT77201 155bps ATM SAR Controller for PCI-Based Networking Applications ..... 5.1
IDT72261 CMOS SuperSync ${ }^{\text {TM }}$ FIFO $16,384 \times 9$-bit ..... 5.2
IDT72271 CMOS SuperSync FIFO 32,768 x 9-bit ..... 5.2
IDT72255 CMOS SuperSync FIFO $8,192 \times 18$-bit ..... 5.3
IDT72265 CMOS SuperSync FIFO $16,384 \times 18$-bit ..... 5.3
IDT72423 CMOS Single Bit SyncFIFO ${ }^{\text {TM }} 64 \times 1$-bit ..... 5.4
IDT72203 CMOS Single Bit SyncFIFO $256 \times 1$-bit ..... 5.4
IDT72213 CMOS Single Bit SyncFIFO $512 \times 1$-bit ..... 5.4
IDT72420 CMOS SyncFIFO $64 \times 8$-bit ..... 5.5
IDT72200 CMOS SyncFIFO $256 \times 8$-bit ..... 5.5
CMOS SyncFIFO $512 \times 8$-bit ..... 5.5
CMOS SyncFIFO $1,024 \times 8$-bit ..... 5.5
CMOS SyncFIFO $2,048 \times 8$-bit ..... 5.5
CMOS SyncFIFO $4,096 \times 8$-bit ..... 5.5
CMOS SyncFIFO $64 \times 9$-bit ..... 5.6
CMOS SyncFIFO $256 \times 9$-bit ..... 5.6
CMOS SyncFIFO $512 \times 9$-bit ..... 5.6
CMOS SyncFIFO $1,024 \times 9$-bit ..... 5.6

## 1995 SPECIALIZED MEMORIES \& MODULES DATA BOOK (CONTINUED) <br> PAGE

## FIFO PRODUCTS (CONTINUED)

IDT72231
CMOS SyncFIFO $2,048 \times 9$-bit
5.6

IDT72241
IDT72801
IDT72811
IDT72821
IDT72831
IDT72841
IDT72205
IDT72215
IDT72225
IDT72235
IDT72245
IDT72805
IDT72815
IDT72825
IDT723611
IDT723613
IDT723631
IDT723641
IDT723651
IDT72605
IDT72615
IDT723612
IDT723614
IDT723622
IDT723632
IDT723642
IDT72401
IDT72402
IDT72403
IDT72404
IDT72413
IDT7200
IDT7201
IDT7202
IDT7203
IDT7204
IDT7205
IDT7206
IDT7207
IDT72V01
IDT72V02
IDT72V03
IDT72V04
IDT72510
IDT72520
IDT72511
IDT72521
IDT72021
IDT72031
IDT72041
IDT72103
IDT72104
CMOS SyncFIFO $4,096 \times 9$-bit
5.6


Dual CMOS SyncFIFO $1,024 \times 9 \times 2$................................................................... 5.7
Dual CMOS SyncFIFO $2,048 \times 9 \times 2$................................................................... 5.7
Dual CMOS SyncFIFO $4,096 \times 9 \times 2$................................................................... 5.7
CMOS SyncFIFO $256 \times 18$-bit .............................................................................. 5.8
CMOS SyncFIFO $512 \times 18$-bit .............................................................................. 5.8
CMOS SyncFIFO $1,024 \times 18$-bit........................................................................... 5.8
CMOS SyncFIFO $2,048 \times 18$-bit............................................................................. 5.8
CMOS SyncFIFO 4,096 x 18-bit............................................................................. 5.8
CMOS Dual SyncFIFO $256 \times 18 \times 2$..................................................................... 5.09
CMOS Dual SyncFIFO $512 \times 18 \times 2$..................................................................... 5.09
CMOS Dual SyncFIFO $1,024 \times 18 \times 2$................................................................... 5.09
BiCMOS SyncFIFO $64 \times 36$-bit........................................................................... 5.10
CMOS SyncFIFO with Bus Matching and Byte Swapping $64 \times 36$-bit..................... 5.11
CMOS SyncFIFO $512 \times 36$-bit ............................................................................ 5.12
CMOS SyncFIFO $1,024 \times 36$-bit........................................................................... 5.12
CMOS SyncFIFO $2,048 \times 36$-bit .................................................................................. 5.12
CMOS SyncBiFIFOTM $256 \times 18 \times 2$..................................................................... 5.13
CMOS SyncBiFIFOTM $512 \times 18 \times 2$..................................................................... 5.13
BiCMOS SyncFIFO $64 \times 36 \times 2$........................................................................... 5.14
CMOS SyncBiFIFO with Bus Matching and Byte Swapping $64 \times 36 \times 2$................. 5.15
CMOS SyncBiFIFO $256 \times 36 \times 2$........................................................................ 5.16
CMOS SyncBiFIFO $512 \times 36 \times 2$......................................................................... 5.16
CMOS SyncBiFIFO $1024 \times 36 \times 2$....................................................................... 5.16
CMOS Parallel FIFO $64 \times 4$-bit........................................................................... 5.17
CMOS Parallel FIFO $64 \times 5$-bit............................................................................ 5.17
CMOS Parallel FIFO $64 \times 4$-bit ............................................................................ 5.17
CMOS Parallel FIFO $64 \times 5$-bit............................................................................ 5.17
CMOS Parallel FIFO with Flags $64 \times 5$-bit............................................................ 5.18
CMOS Asynchronous FIFO $256 \times 9$-bit ................................................................ 5.19
CMOS Asynchronous FIFO $512 \times 9$-bit ................................................................ 5.19
CMOS Asynchronous FIFO $1,024 \times 9$-bit .............................................................. 5.19
CMOS Asynchronous FIFO 2,048 $\times$ 9-bit ..................................................................... 5.20
CMOS Asynchronous FIFO $4,096 \times 9$-bit ............................................................. 5.20
CMOS Asynchronous FIFO $8,192 \times 9$-bit ............................................................. 5.20
CMOS Asynchronous FIFO $16,384 \times 9$-bit ........................................................... 5.20
CMOS Asynchronous FIFO $32,768 \times 9$-bit ........................................................... 5.21
3.3V CMOS Asynchronous FIFO $512 \times 9$-bit......................................................... 5.22
3.3V CMOS Asynchronous FIFO 1,024 x 9-bit..................................................... 5.22
3.3V CMOS Asynchronous FIFO 2,048 x 9-bit..................................................... 5.22
3.3V CMOS Asynchronous FIFO $4,096 \times 9$-bit...................................................... 5.22

Bus-Matching BiDirectional FIFO $512 \times 18$-bit- $1,024 \times 9$-bit ................................ 5.23
Bus-Matching BiDirectional FIFO $1,024 \times 18$-bit-2,048 $\times 9$-bit .............................. 5.23
Parallel BiDirectional FIFO $512 \times 18$-bit ............................................................... 5.24
Parallel BiDirectional FIFO $1024 \times 18$-bit ............................................................. 5.24
CMOS Asynchronous FIFO with Retransmit 1,024 x 9-bit ..................................... 5.25
CMOS Asynchronous FIFO with Retransmit $2,048 \times 9$-bit ..................................... 5.25
CMOS Asynchronous FIFO with Retransmit 4,096 x 9-bit ..................................... 5.25
CMOS Parallel-to-Serial FIFO 2,048 x 9-bit ......................................................... 5.26
CMOS Parallel-to-Serial FIFO 4,096 x 9-bit .......................................................... 5.26
IDT72105 CMOS Parallel-to-Serial FIFO $256 \times 16$-bit .......................................................... 5.27
1995 SPECIALIZED MEMORIES \& MODULES DATA BOOK (CONTINUED) ..... PAGE
IDT7115 CMOS Parallel-to-Serial FIFO $512 \times 16$-bit ..... 5.27
IDT7125 CMOS Parallel-to-Serial FIFO $1,024 \times 16$-bit ..... 5.27
IDT72131 CMOS Parallel-to-Serial FIFO $2,048 \times 9$-bit ..... 5.28
IDT72141 CMOS Parallel-to-Serial FIFO $4,096 \times 9$-bit ..... 5.28
IDT72132 CMOS Serial-to-Parallel FIFO $2,048 \times 9$-bit ..... 5.29
IDT72142 CMOS Serial-to-Parallel FIFO $4,096 \times 9$-bit ..... 5.29
FIFO MODULESPlease refer to Subsystems Products listing for FIFO Modules.
SPECIALTY MEMORY PRODUCTS
IDT7130SA/LA 8K ( $1 \mathrm{~K} \times 8$ ) Dual-Port RAM (Master) ..... 6.1
IDT7140SA/LA 8K ( $1 \mathrm{~K} \times 8$ ) Dual-Port RAM (Slave) ..... 6.1
IDT7132SA/LA16K ( $2 \mathrm{~K} \times 8$ ) Dual-Port RAM (Master)6.2
IDT7142SA/LAIDT71321SA/LA
16K (2K x 8) Dual-Port RAM (Slave) ..... 6.2
16K (2K x 8) Dual-Port RAM (Master with Interrupts) ..... 6.3
$16 \mathrm{~K}(2 \mathrm{~K} \times 8$ ) Dual-Port RAM (Slave with Interrupts) ..... 6.3
32K ( $4 \mathrm{~K} \times 8$ ) Dual-Port RAM ..... 6.4
32K (4K x 8) Dual-Port RAM (with Semaphore) ..... 6.5
64K ( $8 \mathrm{~K} \times 8$ ) Dual-Port RAM ..... 6.6
128K ( $16 \mathrm{~K} \times 8$ ) Dual-Port RAM ..... 6.7
256K (32K x 8) Dual-Port RAM ..... 6.8
$512 \mathrm{~K}(64 \mathrm{~K} \times 8$ ) Dual-Port RAM ..... 6.9
18K ( $2 \mathrm{~K} \times 9$ ) Dual-Port RAM (Master with Busy and Interrupt) ..... 6.10
$18 \mathrm{~K}(2 \mathrm{~K} \times 9$ ) Dual-Port RAM (Slave with Busy and Interrupt) ..... 6.10
36K ( $4 \mathrm{~K} \times 9$-Bit) Dual-Port RAM ..... 6.11
72K ( $8 \mathrm{~K} \times 9$-Bit) Dual-Port RAM ..... 6.12
144K ( $16 \mathrm{~K} \times 9$-Bit) Dual-Port RAM ..... 6.13
32K (2K x 16-Bit) Dual-Port RAM (Master) ..... 6.14
32K (2K x 16-Bit) Dual-Port RAM (Slave) ..... 6.14
64K (4K $\times 16$-Bit) Dual-Port RAM ..... 6.15
128K ( $8 \mathrm{~K} \times 16$-Bit) Dual-Port RAM ..... 6.16
256K (16K $\times 16$-Bit) Dual-Port RAM ..... 6.17
256K (16K x 16-Bit) High-Speed Dual-Port RAM ..... 6.18
512K ( $32 \mathrm{~K} \times 16$-Bit) High-Speed Dual-Port RAM ..... 6.19
36K ( $4 \mathrm{~K} \times 9$ ) Synchronous Dual-Port RAM ..... 6.20
512 K ( $64 \mathrm{~K} \times 8$-Bit) Synchronous Dual-Port RAM ..... 6.21
512K ( $32 \mathrm{~K} \times 16$ ) Synchronous Dual-Port RAM ..... 6.22
16K ( $2 \mathrm{~K} \times 8$ ) FourPort ${ }^{\text {TM }}$ Static RAM ..... 6.23
64 K ( $4 \mathrm{~K} \times 16$-Bit) Sequential-Access/Random Access Memory (SARAM ${ }^{\text {M }}$ ) ..... 6.24
128K ( $8 \mathrm{~K} \times 16$-Bit) Sequential-Access/Random Access Memory (SARAM ${ }^{\text {M }}$ ) ..... 6.25
16 K ( $2 \mathrm{~K} \times 8$-Bit) 3.3 V CMOS Dual-Port RAM with Interrupts ..... 6.26
64 K ( $8 \mathrm{~K} \times 8$-Bit) 3.3V Dual-Port RAM ..... 6.27
128K ( $16 \mathrm{~K} \times 8$-Bit) 3.3V Dual-Port RAM ..... 6.28
256K (32K x 8-Bit) 3.3V Dual-Port RAM ..... 6.29
64 K ( $4 \mathrm{~K} \times 16$-Bit) 3.3V Dual-Port RAM ..... 6.30
128 K ( $8 \mathrm{~K} \times 16$-Bit) 3.3V Dual-Port RAM ..... 6.31
256K (16K x 16-Bit) 3.3V Dual-Port RAM ..... 6.32
256K (16K x 16-Bit) 3.3V Dual-Port RAM ..... 6.33
MULTI-PORT MODULESPlease refer to Subsystems Products listing for Multi-Port Modules
1995 SPECIALIZED MEMORIES \& MODULES DATA BOOK (CONTINUED) ..... PAGE
SUBSYSTEMS PRODUCTS
IDT7MP1015 32K $\times 32$ CMOS Dual-Port Static Ram Module ..... 7.1
IDT7MP1016 $64 \mathrm{~K} \times 32$ CMOS Dual-Port Static RAM Module ..... 7.1
IDT7M1002 $16 \mathrm{~K} \times 32$ CMOS Dual-Port Static RAM Module ..... 7.2
IDT7M1014 $4 \mathrm{~K} \times 36$ BiCMOS Dual-Port Static RAM Module ..... 7.3
IDT7M1024 $4 \mathrm{~K} \times 36$ BiCMOS Synchronous Dual-Port Static RAM Module ..... 7.4
IDT7M1001 $128 \mathrm{~K} \times 8$ CMOS Dual-Port Static RAM Module ..... 7.5
IDT7M1003 $64 \mathrm{~K} \times 8$ CMOS Dual-Port Static RAM Module ..... 7.5
IDT7M208 $64 \mathrm{~K} \times 9$ CMOS Parallel In-Out FIFO Module ..... 7.6
IDT7M209128K x 9 CMOS Parallel In-Out FIFO Module7.6
IDT7MP4120$1 \mathrm{M} \times 32$ CMOS Static RAM Module7.7
IDT7MP4145IDT7MP4045256K x 32 CMOS Static RAM Module7.8
$256 \mathrm{~K} \times 32$ BiCMOS/CMOS Static RAM Module ..... 7.9
IDT7MP4095 $128 \mathrm{~K} \times 32$ CMOS Static RAM Module ..... 7.10
IDT7M4084 $2 \mathrm{M} \times 8$ CMOS Static RAM Module ..... 7.11
IDT7MB4048 $512 \mathrm{~K} \times 8$ CMOS Static RAM Module ..... 7.12
IDT7M4048$512 \mathrm{~K} \times 8$ CMOS Static RAM Module7.13
IDT7MP2009 32K x 18 CMOS Parallel In-Out FIFO Module ..... 7.12
IDT7MP2010 16K x 18 CMOS Parallel In-Out FIFO Module ..... 7.12
IDT7M208IDT7M207
$64 \mathrm{~K} \times 9$ Parallel In-Out FIFO Module ..... 7.13
32K x 9 Parallel In-Out FIFO Module ..... 7.13
IDT SALES OFFICE, REPRESENTATIVE AND DISTRIBUTOR LOCATIONS

## NUMERICAL TABLE OF CONTENTS

PART NO. PAGE
IDT7005S/L 64K (8K x 8) Dual-Port RAM ..... 6.6
IDT7006S/L 128K (16K x 8) Dual-Port RAM ..... 6.7
IDT7007S/L 256K (32K x 8) Dual-Port RAM ..... 6.8
IDT7008S/L
512 K ( $64 \mathrm{~K} \times 8$ ) Dual-Port RAM ..... 6.9
IDT70121S/L 18K (2K x 9) Dual-Port RAM (Master with Busy and Interrupt) ..... 6.10
18K (2K x 9) Dual-Port RAM (Slave with Busy and Interrupt) ..... 6.10
IDT70125S/L
36K (4K x 9-Bit) Dual-Port RAM
36K (4K x 9-Bit) Dual-Port RAM ..... 6.11 ..... 6.11
IDT7014S
IDT7014S

72K ( $8 \mathrm{~K} \times 9$-Bit) Dual-Port RAM

72K ( $8 \mathrm{~K} \times 9$-Bit) Dual-Port RAM .....  ..... 6.12 .....  ..... 6.12
IDT7015S/L
IDT7015S/L
144K (16K x 9-Bit) Dual-Port RAM
144K (16K x 9-Bit) Dual-Port RAM ..... 6.13 ..... 6.13
IDT7016S/L
IDT7016S/L
64 K (4K x 16-Bit) Dual-Port RAM
64 K (4K x 16-Bit) Dual-Port RAM ..... 6.15 ..... 6.15
IDT7024S/L
IDT7024S/L
128K (8K x 16-Bit) Dual-Port RAM
128K (8K x 16-Bit) Dual-Port RAM ..... 6.16 ..... 6.16
IDT7025S/L
IDT7025S/L
256K (16K x 16-Bit) Dual-Port RAM ..... 6.17
256K (16K $\times 16$-Bit) High-Speed Dual-Port RAM ..... 6.18
IDT70261S/L
512 K (32K x 16-Bit) High-Speed Dual-Port RAM ..... 6.19
16K ( $2 \mathrm{~K} \times 8$ ) FourPortm Static RAM ..... 6.23
IDT7052S/L
64 K ( $4 \mathrm{~K} \times 16$-Bit) Sequential-Access/Random Access Memory (SARAM ${ }^{\mathrm{TM}}$ ) ..... 6.24
IDT70824S/L
128 K ( $8 \mathrm{~K} \times 16$-Bit) Sequential-Access/Random Access Memory (SARAM ${ }^{\text {TM }}$ ) ..... 6.25 ..... 6.25
IDT70825S/L
512K ( $64 \mathrm{~K} \times 8$-Bit) Synchronous Dual-Port RAM
512K ( $64 \mathrm{~K} \times 8$-Bit) Synchronous Dual-Port RAM ..... 6.21 ..... 6.21
IDT70908S/L
IDT70908S/L
$512 \mathrm{~K}(32 \mathrm{~K} \times 16$ ) Synchronous Dual-Port RAM
$512 \mathrm{~K}(32 \mathrm{~K} \times 16$ ) Synchronous Dual-Port RAM ..... 6.22 ..... 6.22
IDT70927S/L
IDT70927S/L
36K ( $4 \mathrm{~K} \times 9$ ) Synchronous Dual-Port RAM ..... 6.20
64K ( $8 \mathrm{~K} \times 8$-Bit) 3.3V Dual-Port RAM ..... 6.27
IDT70V05S/L
128K ( $16 \mathrm{~K} \times 8$-Bit) 3.3V Dual-Port RAM
128K ( $16 \mathrm{~K} \times 8$-Bit) 3.3V Dual-Port RAM ..... 6.28 ..... 6.28
IDT70V06S/L
IDT70V06S/L
256K (32K $\times 8$-Bit) 3.3V Dual-Port RAM ..... 6.29
IDT70V24S/L 64 K ( $4 \mathrm{~K} \times 16$-Bit) 3.3 V Dual-Port RAM ..... 6.30
IDT70V25S/L 128K (8K $\times 16$-Bit) 3.3V Dual-Port RAM ..... 6.31
IDT70V26S/L 256K (16K $\times 16$-Bit) 3.3V Dual-Port RAM ..... 6.32
IDT70V261S/L 256K (16K x 16-Bit) 3.3V Dual-Port RAM ..... 6.33
IDT7115 CMOS Parallel-to-Serial FIFO $512 \times 16$-bit ..... 5.27
IDT7125 CMOS Parallel-to-Serial FIFO $1,024 \times 16$-bit ..... 5.27
IDT7130SA/LA 8 K (1K x 8) Dual-Port RAM (Master) ..... 6.1
IDT7132SA/LA 16K ( $2 \mathrm{~K} \mathrm{x} \mathrm{8} \mathrm{)} \mathrm{Dual-Port} \mathrm{RAM} \mathrm{(Master)}$ ..... 6.2
IDT71321SA/LA 16K (2K x 8) Dual-Port RAM (Master with Interrupts) ..... 6.3
IDT7133SA/LA 32 K ( $2 \mathrm{~K} \times 16$-Bit) Dual-Port RAM (Master) ..... 6.14
IDT7134SA/LA $32 \mathrm{~K}(4 \mathrm{~K} \times 8$ ) Dual-Port RAM ..... 6.4
IDT71342SA/LA $32 \mathrm{~K}(4 \mathrm{~K} \times 8$ ) Dual-Port RAM (with Semaphore) ..... 6.5
IDT7140SA/LA $8 \mathrm{~K}(1 \mathrm{~K} \times 8$ ) Dual-Port RAM (Slave) ..... 6.1
IDT7142SA/LA 16K (2K x 8) Dual-Port RAM (Slave) ..... 6.2
IDT71421SA/LA 16K (2K x 8) Dual-Port RAM (Slave with Interrupts) ..... 6.3
IDT7143SA/LA $\quad 32 \mathrm{~K}$ ( $2 \mathrm{~K} \times 16$-Bit) Dual-Port RAM (Slave) ..... 6.14
IDT71V321S/L 16K (2K x 8-Bit) 3.3V CMOS Dual-Port RAM with Interrupts ..... 6.26
IDT7200 CMOS Asynchronous FIFO $256 \times 9$-bit ..... 5.19
IDT7201 CMOS Asynchronous FIFO $512 \times 9$-bit ..... 5.19
IDT7202 CMOS Asynchronous FIFO $1,024 \times 9$-bit ..... 5.19
IDT72021 CMOS Asynchronous FIFO with Retransmit 1,024 x9-bit ..... 5.25
IDT7203 CMOS Asynchronous FIFO $2,048 \times 9$-bit ..... 5.20
IDT72031 CMOS Asynchronous FIFO with Retransmit $2,048 \times 9$-bit ..... 5.25IDT7204IDT72041
CMOS Asynchronous FIFO 4,096 $\times$ 9-bit ..... 5.20
CMOS Asynchronous FIFO with Retransmit $4,096 \times 9$-bit ..... 5.25
IDT7205 CMOS Asynchronous FIFO $8,192 \times 9$-bit ..... 5.20
IDT7206 CMOS Asynchronous FIFO $16,384 \times 9$-bit ..... 5.20
IDT7207 CMOS Asynchronous FIFO $32,768 \times 9$-bit ..... 5.21IDT72103
CMOS Parallel-to-Serial FIFO $2,048 \times 9$-bit ..... 5.26
IDT72104 CMOS Parallel-to-Serial FIFO $4,096 \times 9$-bit ..... 5.26
IDT72105 CMOS Parallel-to-Serial FIFO $256 \times 16$-bit ..... 5.27

## NUMERICAL TABLE OF CONTENTS (CONTINUED)

PART NO. PAGE
IDT72131 CMOS Parallel-to-Serial FIFO 2,048 x 9-bit ..... 5.28
IDT72141 CMOS Parallel-to-Serial FIFO $4,096 \times 9$-bit ..... 5.28
CMOS Serial-to-Parallel FIFO $2,048 \times 9$-bit ..... 5.29
CMOS Serial-to-Parallel FIFO $4,096 \times 9$-bit ..... 5.29
CMOS SyncFIFO $256 \times 8$-bit ..... 5.5
CMOS SyncFIFO $256 \times 9$-bit ..... 5.6
CMOS Single Bit SyncFIFO $256 \times 1$-bit ..... 5.4
CMOS SyncFIFO $256 \times 18$-bit ..... 5.8
CMOS SyncFIFO $512 \times 8$-bit ..... 5.5
CMOS SyncFIFO $512 \times 9$-bit ..... 5.6
CMOS Single Bit SyncFIFO $512 \times 1$-bit ..... 5.4
CMOS SyncFIFO $512 \times 18$-bit ..... 5.8
CMOS SyncFIFO $1,024 \times 8$-bit ..... 5.5
CMOS SyncFIFO $1,024 \times 9$-bit ..... 5.6
CMOS SyncFIFO $1,024 \times 18$-bit ..... 5.8
CMOS SyncFIFO $2,048 \times 8$-bit ..... 5.5
CMOS SyncFIFO $2,048 \times 9$-bit ..... 5.6
CMOS SyncFIFO $2,048 \times 18$-bit ..... 5.8
CMOS SyncFIFO $4,096 \times 8$-bit ..... 5.5
CMOS SyncFIFO $4,096 \times 9$-bit ..... 5.6
CMOS SyncFIFO $4,096 \times 18$-bit ..... 5.8
CMOS SuperSync FIFO $8,192 \times 18$-bit ..... 5.3
CMOS SuperSync™ FIFO $16,384 \times 9$-bit ..... 5.2
CMOS SuperSync FIFO $16,384 \times 18$-bit ..... 5.3
CMOS SuperSync FIFO $32,768 \times 9$-bit ..... 5.2
BiCMOS SyncFIFO $64 \times 36$-bit ..... 5.10
BiCMOS SyncFIFO $64 \times 36 \times 2$ ..... 5.14
CMOS SyncFIFO with Bus Matching and Byte Swapping $64 \times 36$-bit ..... 5.11
CMOS SyncBiFIFO with Bus Matching and Byte Swapping $64 \times 36 \times 2$ ..... 5.15
CMOS SyncBiFIFO $256 \times 36 \times 2$ ..... 5.16
CMOS SyncFIFO $512 \times 36$-bit ..... 5.12
CMOS SyncBiFIFO $512 \times 36 \times 2$ ..... 5.16
CMOS SyncFIFO $1,024 \times 36$-bit ..... 5.12
CMOS SyncBiFIFO $1024 \times 36 \times 2$ ..... 5.16
CMOS SyncFIFO $2,048 \times 36$-bit ..... 5.12
CMOS Parallel FIFO $64 \times 4$-bit ..... 5.17
CMOS Paraliel FIFO $64 \times 5$-bit ..... 5.17
CMOS Parallel FIFO $64 \times 4$-bit ..... 5.17
CMOS Parallel FIFO $64 \times 5$-bit ..... 5.17
CMOS Parallel FIFO with Flags $64 \times 5$-bit ..... 5.18
CMOS SyncFIFO $64 \times 8$-bit ..... 5.5
CMOS SyncFIFO $64 \times 9$-bit ..... 5.6
CMOS Single Bit SyncFIFOTM $64 \times 1$-bit ..... 5.4
Bus-Matching BiDirectional FIFO $512 \times 18$-bit- $1,024 \times 9$-bit ..... 5.23
Parallel BiDirectional FIFO $512 \times 18$-bit ..... 5.24
Bus-Matching BiDirectional FIFO $1,024 \times 18$-bit-2,048 $\times 9$-bit ..... 5.23
Parallel BiDirectional FIFO $1024 \times 18$-bit ..... 5.24
CMOS SyncBiFIFOTM $256 \times 18 \times 2$ ..... 5.13
CMOS SyncBiFIFOTM $512 \times 18 \times 2$ ..... 5.13
Dual CMOS SyncFIFO $256 \times 9 \times 2$ ..... 5.7
CMOS Dual SyncFIFO $256 \times 18 \times 2$ ..... 5.09
Dual CMOS SyncFIFO $512 \times 9 \times 2$ ..... 5.7
CMOS Dual SyncFIFO $512 \times 18 \times 2$ ..... 5.09
Dual CMOS SyncFIFO $1,024 \times 9 \times 2$ ..... 5.7
CMOS Dual SyncFIFO $1,024 \times 18 \times 2$ ..... 5.09

NUMERICAL TABLE OF CONTENTS (CONTINUED)
PART NO. PAGE
IDT72831 Dual CMOS SyncFIFO $2,048 \times 9 \times 2$ ..... 5.7
IDT72841 Dual CMOS SyncFIFO $4,096 \times 9 \times 2$ ..... 5.7
IDT72V01 3.3V CMOS Asynchronous FIFO $512 \times 9$-bit ..... 5.22
IDT72V02 3.3V CMOS Asynchronous FIFO $1,024 \times 9$-bit ..... 5.22
IDT72V03 3.3V CMOS Asynchronous FIFO $2,048 \times 9$-bit ..... 5.22
IDT72V04 3.3V CMOS Asynchronous FIFO 4,096 $\times 9$-bit ..... 5.22
IDT77201 155bps ATM SAR Controller for PCI-Based Networking Applications ..... 5.1
IDT7M1001 $128 \mathrm{~K} \times 8$ CMOS Dual-Port Static RAM Module ..... 7.5
IDT7M1002 $16 \mathrm{~K} \times 32$ CMOS Dual-Port Static RAM Module ..... 7.2
IDT7M1003 $64 \mathrm{~K} \times 8$ CMOS Dual-Port Static RAM Module ..... 7.5
IDT7M1014 $4 \mathrm{~K} \times 36$ BiCMOS Dual-Port Static RAM Module ..... 7.3
IDT7M1024 4K $\times 36$ BiCMOS Synchronous Dual-Port Static RAM Module ..... 7.4
IDT7M208 $64 \mathrm{~K} \times 9$ CMOS Parallel In-Out FIFO Module ..... 7.6
IDT7M209 128K $\times 9$ CMOS Parallel In-Out FIFO Module ..... 7.6
IDT7M4048 $512 \mathrm{~K} \times 8$ CMOS Static RAM Module ..... 7.13
IDT7M4084 $2 \mathrm{M} \times 8$ CMOS Static RAM Module ..... 7.11
IDT7MB4048 $512 \mathrm{~K} \times 8$ CMOS Static RAM Module ..... 7.12
IDT7MP1015 32K x 32 CMOS Dual-Port Static Ram Module ..... 7.1
IDT7MP1016 $64 \mathrm{~K} \times 32$ CMOS Dual-Port Static RAM Module ..... 7.1
IDT7MP4045 $256 \mathrm{~K} \times 32$ BiCMOS/CMOS Static RAM Module ..... 7.9
IDT7MP4095 $128 \mathrm{~K} \times 32$ CMOS Static RAM Module ..... 7.10
IDT7MP4120 $1 \mathrm{M} \times 32$ CMOS Static RAM Module ..... 7.7
IDT7MP4145 $256 \mathrm{~K} \times 32$ CMOS Static RAM Module ..... 7.8

## ORDERING INFORMATION

When ordering by TWX or Telex, the following format must be used:
A. Complete Bill To.
B. Complete Ship To.
C. Purchase Order Number.
D. Certificate of Conformance. Y or N .
E. Customer Source Inspection. Y or N .
F. Government Source Inspection. Y or N
G. Government Contract Number and Rating.
H. Requested Routing.
I. IDT Part Number -

Each item ordered must use the complete part number exactly as listed in the price book.
J. SCD Number - Specification Control Document (Internal Traveller).
K. Customer Part Number/Drawing Number/Revision Level -

Specify whether part number is for reference only, mark only, or if extended processing to customer specification is required.
L. Customer General Specification Numbers/Other Referenced Drawing Numbers/Revision Levels.
M. Request Date With Exact Quantity.
N. Unit Price.
O. Special Instructions, Including Q.A. Clauses, Special Processing.

Federal Supply Code Number/Cage Number - 61772
Dun \& Bradstreet Number - 03-814-2600
Federal Tax I.D. - 94-2669985
TLX\# - 887766
FAX\# - 408-727-3468

*Consult Factory

## IDT PACKAGE MARKING DESCRIPTION

## PART NUMBER DESCRIPTION

IDT's part number identifies the basic product, speed, power, package(s) available, operating temperature and processing grade. Each data sheet has a detailed description, using the part number, for ordering the proper product for the user's application. The part number is comprised of a series of alpha-numeric characters:

1. An "IDT" corporate identifier for Integrated Device Technology, Inc.
2. A basic device part number composed of alpha-numeric characters.
3. A device power identifier, composed of one or two alpha characters, is used to identify the power options. In most cases, the following alpha characters are used: " $S$ " or "SA" is used for the standard power product.
" $L$ " or " $L A$ " is used for lower power than the standard power product.
4. A device speed identifier, when applicable, is either alpha characters, such as " $A$ " or " $B$ ", or numbers, such as 20 or 45. The speed units, depending on the product, are in nanoseconds or megahertz.
5. A package identifier, composed of one or two characters. The data sheet should be consulted to determine the packages available and the package identifiers for that particular product.
6. A temperature/process identifier. The product is available in either the commercial or military temperature range, processed to a commercial specification, or the product is available in the military temperature range with full compliance to MIL-STD-883. Many of IDT's products have burn-in included as part of the standard commercial process flow.
7. A special process identifier, composed of alpha characters, is used for products which require radiation enhancement (RE) or radiation tolerance (RT).

Example for Monolithic Devices:


* Field Identifier Applicable To All Products


## ASSEMBLY LOCATION DESIGNATOR

IDT uses various locations for assembly. These are identified by an alpha character in the last letter of the date code marked on the package. Presently, the assembly location alpha character is as follows:

A = Anam, Korea
$I=$ USA
$P=$ Penang, Malaysia

## MIL-STD-883C COMPLIANT DESIGNATOR

IDT ships military products which are compliant to the latest revision of MIL-STD-883C. Such products are identified by a "C" designation on the package. The location of this designator is specified by internal documentation at IDT.

## First-In, First-Out Memories (FIFOs)

- Largest and most complete FIFO product line
- Easy to use, highly integrated data buffering solutions
- Represents the culmination of over 11 years of architectural innovation and technical expertise


## SUPERSYNCS: NEXT GENERATION CLOCKED FIFOs

- Large density: $8 \mathrm{~K}, 16 \mathrm{~K}$, and 32 K words ( 9 - and 18 -bit wide)
- Ultra high-performance pipelined architecture- 100 MHz (8ns access time)
- Utilizes less expensive SRAM technology for low cost/bit
- Read, write clocks can be synchronous or simultaneous
- Auto Power Down minimizes external power management logic circuit needs
- Numerous easy to use add ons: partial reset, retransmit, serial loading, programmable flags, standard or first word fall through
mode, and space saving 64-pin Thin Quad Flat Pack (TQFP)


## SYNCHRONOUS (CLOCKED) UNIDIRECTIONAL FIFOs

- Ultra high-performance- 83 MHz
- 1-,8-, 9-, 18- and 36-bit wide widths
- Various FIFO depths- 64 to 4 K
- Read, write clocks can be asynchronous or simultaneous
- Programmable depths for Almost-Empty and Almost-Full flags
- Simple word width expansion
- Depth expansion versions available
- Space saving 64-pin Thin Quad Flat Pack (TQFP)

SYNCHRONOUS (CLOCKED) BIDIRECTIONAL FIFOs

- Very high-performance-50MHz
- 18-, and 36-bit wide words
- Read, write clocks can by asynchronous or simultaneous
- Programmable depths for Almost-Empty and Almost-Full flags
- Space saving 64-pin Thin Quad Flat Pack (TQFP)


## ASYNCHRONOUS BIDIRECTIONAL FIFOs

- Bus-matching for $18 / 9$-bit, $36 / 9$-bit or $36 / 18$-bit connections
- Bi-directional FIFOs for 9 or 18 bit parallel connections
- Bypass path for direct status/command or data interchange
- Programmable depths for Almost-Empty and Almost- Full flags
- Standard DMA control pins for peripheral interfaces
- Reread/rewrite capabilities


## ASYNCHRONOUS UNIDIRECTIONAL FIFOs

- High-performance-12ns data access times
- 3.3V versions for low power consumption
- Various FIFO depths-256 to 16K
- Asynchronous or simultaneous reads and writes
- Simple width and depth expansion
- Surface mount package solutions
- Multiple flags- Full, Empty, and Half-Full
- Configurable Parallel/Serial versions
- Dedicated serial to parallel or parallel to serial versions

| $\begin{aligned} & \text { Pat } \\ & \text { No. } \end{aligned}$ | Description | Max. Speed (ns) Mil. Com'l. | Max. <br> Power <br> (mW) | Avail. | Fax Doc. No. | Data <br> Book <br> Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## SUPERSYNCS: NEXT GENERATION CLOCKED FIFOs

| IDT72261 | $16 \mathrm{~K} \times 9$ | (Depth expandable) | 15 | 10 | 660 | NOW | 3036 | 15.20 ■ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| IDT72271 | $32 \mathrm{~K} \times 9$ | (Depth expandable) | 15 | 10 | 660 | NOW | 3036 | 15.20 In |
| IDT72255 | $8 \mathrm{~K} \times 18$ | (Depth expandable) | 15 | 10 | 770 | NOW | 3037 | 15.21 |
| IDT72265 | $16 \mathrm{~K} \times 18$ | (Depth expandable) | 15 | 10 | 770 | NOW | 3037 | 15.21 ■ |

SYNCHRONOUS (CLOCKED) UNIDIRECTIONAL FIFOS

| IDT72423 | $64 \times 1$ | 15 | 10 | 440 | NOW | 2747 | CALL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72203 | $256 \times 1$ | 15 | 10 | 440 | NOW | 2747 | CALL高 |
| IDT72213 | $512 \times 1$ | 15 | 10 | 440 | NOW | 2747 | CALL |
| IDT72420 | $64 \times 8$ | 20 | 12 | 440 | NOW | 2680 | 15.12 |
| IDT72200 | $256 \times 8$ | 20 | 12 | 440 | NOW | 2680 | 15.12 |
| IDT72210 | $512 \times 8$ | 20 | 12 | 440 | NOW | 2655 | 15.12 |
| IDT72220 | $1 \mathrm{~K} \times 8$ | 25 | 15 | 440 | NOW | 2680 | 15.12 |
| IDT72230 | $2 \mathrm{~K} \times 8$ | 25 | 15 | 440 | NOW | 2680 | 15.12 |
| IDT72240 | $4 \mathrm{~K} \times 8$ | 25 | 15 | 440 | NOW | 2680 | 15.12 |
| IDT72421 | $64 \times 9$ | 20 | 12 | 440 | NOW | 2655 | 15.13 |
| IDT72201 | $256 \times 9$ | 20 | 12 | 440 | NOW | 2655 | 15.13 |
| IDT72211 | $512 \times 9$ | 20 | 12 | 440 | NOW | 2655 | 15.13 |
| IDT72221 | $1 \mathrm{~K} \times 9$ | 25 | 15 | 440 | NOW | 2655 | 15.13 |
| IDT72231 | $2 \mathrm{~K} \times 9$ | 25 | 15 | 440 | NOW | 2655 | 15.13 |
| IDT72241 | 4K $\times 9$ | 25 | 15 | 440 | NOW | 2655 | 15.13 |
| IDT72801 | Dual $256 \times 9$ (Configurable) | - | 15 | 700 | NOW | 3034 | 15.15 |

First-In, First-Out Memories (FIFOs)

| Part No. | Description | Max. Speed (ns) Mil. Com'l. |  |  | Avail. | Fax <br> Doc. <br> No. | Data <br> Book <br> Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72811 | Dual $512 \times 9$ (Configurable) | - | 15 | 700 | NOW | 3034 | 15.15 |
| IDT72821 | Dual 1K $\times 9$ (Configurable) | - | 15 | 700 | NOW | 3034 | 15.15 |
| IDT72831 | Dual 2K x 9 (Configurable) | - | 15 | 700 | NOW | 3034 | 15.15 |
| IDT72841 | Dual 4K $\times 9$ (Configurable) | - | 15 | 700 | NOW | 3034 | 15.15 |
| IDT72205LB | $256 \times 18$ (Depth expandable) | 25 | 15 | 1100 | NOW | 2766 | 15.14 |
| IDT72215LB | $512 \times 18$ (Depth expandable) | 25 | 15 | 1100 | NOW | 2766 | 15.14 |
| IDT72225LB | $1 \mathrm{~K} \times 18$ (Depth expandable) | 25 | 15 | 1100 | NOW | 2766 | 15.14 |
| IDT72235LB | $2 \mathrm{~K} \times 18$ (Depth expandable) | 25 | 15 | 1100 | NOW | 2766 | 15.14 |
| IDT72245LB | 4K $\times 18$ (Depth expandable) | 25 | 15 | 1100 | NOW | 2766 | 15.14 |
| DT72805 | Dual $256 \times 18$ (Configurable) | II. | 20 | 1700 | 2Q95 |  | CALL |
| IDT72815 | Dual $512 \times 18$ (Configurable) | - | 20 | 1700 | 20'95. |  | CALE |
| IDT72825 | Dual $1 \mathrm{~K} \times 18$ (Configurable) | - | 20 | 1700 | NOW |  | CALL |
| IDT723611 | $64 \times 36$ | - | 15 | 1100 | NOW | 3024 | 15.22■ |
| IDT723613 | $64 \times 36$ bus matching | - | 15 | 1100 | NOW |  | CALL |
| IDT723631 | $512 \times 36$ | - | 15 | 1200 | NOW | 3023 | 15.26 |
| IDT723641 | $1 \mathrm{~K} \times 36$ | - | 15 | 1300 | NOW | 3023 | 15.26 |
| IDT723651巠 2 Kx |  | - | 15 | 1400 | 2Q95. | 3023 | 15.26 |
| SYNCHRONOUS (CLOCKED) BIDIRECTIONAL FIFOs |  |  |  |  |  |  |  |
| IDT72605 | $256 \times 18 \times 2$ dual memory bank | 30 | 20 | 1375 | NOW | 2704 | 15.16 |
| IDT72615 | $512 \times 18 \times 2$ dual memory bank | 30 | 20 | 1375 | NOW | 2704 | 15.16 |
| IDT723612 | $64 \times 36 \times 2$ | - | 15 | 1200 | NOW | 3025 | 15.23 |
| IDT723614 | $64 \times 36 \times 2$ bus matching | - | 15 | 1200 | NOW |  | CALL |
| IDT723622 | $256 \times 36 \times 2$ | - | 15 | 1250 | NOW | 3043 | 15.25 |
| IDT723632 | $512 \times 36 \times 2$ | - | 15 | 1300 | NOW | 3022 | 15.24 |
| IDT723642 $1 \mathrm{~K} \times 36 \times 2$ |  | I- | 15 | 1400 | 4Q:95 | 3043 | 15.25 |

ASYNCHRONOUS UNIDIRECTIONAL FIFOs

| IDT72401 | $64 \times 4$ | 35 MHz | 45 MHz | 192 | NOW | 2747 | 15.6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72402 | $64 \times 5$ | 35 MHz | 45 MHz | 192 | NOW | 2747 | 15.6 |
| IDT72403 | $64 \times 4$ with $\overline{\mathrm{OE}}$ (output enable) | 35 MHz | 45 MHz | 192 | NOW | 2747 | 15.6 |
| IDT72404 | $64 \times 5$ with $\overline{\mathrm{OE}}$ (output enable) | 35 MHz | 45 MHz | 192 | NOW | 2747 | 15.6 |
| IDT72413 | $64 \times 5$ with $\overline{\mathrm{OE}}$, Almost-Empty, Almost-Full flags | 35 MHz | 45 MHz | 192 | NOW | 2748 | 15.7 |
| IDT7200 | $256 \times 9$ | 20 | 12 | 770 | NOW | 2679 | 15.1 |
| IDT7201 | $512 \times 9$ | 20 | 12 | 770 | NOW | 2679 | 15.1 |
| IDT7202 | $1 \mathrm{~K} \times 9$ | 20 | 12 | 770 | NOW | 2679 | 15.1 |
| IDT7203 | $2 \mathrm{~K} \times 9$ | 20 | 12 | 880 | NOW | 2661 | 15.2 |
| IDT7204 | $4 \mathrm{~K} \times 9$ | 20 | 12 | 880 | NOW | 2661 | 15.2 |
| IDT7205 | $8 \mathrm{~K} \times 9$ | 20 | 15 | 770 | NOW | 2661 | 15.2 |
| IDT7206 | $16 \mathrm{~K} \times 9$ | 20 | 15 | 880 | NOW | 2661 | 15.2 |
| IDT7207 | $32 \mathrm{~K} \times 9$ | 20 | 15 | 880 | NOW |  | CALL |

## ASYNCHRONOUS 3.3V FIFOs

| DT72V01 | $512 \times 9$ | - | 25 | 180 | 2Q95 | 3033 | 15.3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72V02 | 1K x 9 | - | 25 | 180 | NOW | 3033 | 15.3 |
| IDT72V03 | 2K x 9 | - | 25 | 180 | NOW | 3033 | I 5.3 |

First-In, First-Out Memories (FIFOs)

| $\begin{aligned} & \text { Part } \\ & \text { No. } \\ & \hline \end{aligned}$ | Description | $\begin{gathered} \text { Max. S } \\ \text { Mil. } \\ \hline \end{gathered}$ | peed (ns) Com'l. | Max. Power (mW) | Avail. | Fax <br> Doc. <br> No. | Data <br> Book <br> Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72V04 | 4K $\times 9$ | - | 25 | 180 | NOW | 3033 | 15.3 |
| IDT72V05 | $8 \mathrm{BK} \times 9$ | = | 25 | 225 | 40'95 |  | CALIm |
| ASYNCHRONOUS BIDIRECTIONAL FIFOS |  |  |  |  |  |  |  |
| IDT72510 | $512 \times 18-1 \mathrm{~K} \times 9$ bus matching | - | 25 | 1210 | NOW | 2669 | 15.18 |
| IDT72511 | $512 \times 18-512 \times 18$ (with reread/rewrite) | CALL | 25 | 1210 | NOW | 2668 | 15.19 |
| IDT72520 | $1 \mathrm{~K} \times 18-2 \mathrm{~K} \times 9$ bus matching | - | 25 | 1210 | NOW | 2669 | 15.18 |
| IDT72521 | $1 \mathrm{~K} \times 18$-1K $\times 18$ (with reread/rewrite) | 40 | 25 | 1265 | NOW | 2668 | 15.19 |
| FLAGGED FIFOs |  |  |  |  |  |  |  |
| IDT72021 | 1K $\times 9$ with Half-Full, Almost-Empty, Almost-Full flags and $\overline{O E}$ | 30 | 25 | 660 | NOW | 2677 | 15.5 |
| IDT72031 | 2K x 9 with Half-Full, Almost-Empty, Almost-Full flags and $\overline{O E}$ | 30 | 25 | 660 | NOW | 2677 | 15.5 |
| IDT72041 | $4 \mathrm{~K} \times 9$ with Half-Full, Almost-Empty, Almost-Full flags and $\overline{\mathrm{OE}}$ | 30 | 25 | 660 | NOW | 2677 | 15.5 |
| PARALLELSERIAL FIFOs |  |  |  |  |  |  |  |
| IDT72103 | 2K $\times 9$ configurable Parallel/Serial I/O, multiple flags, 50 MHz serial rate and FlexiShift | 40 | 35 | 770 | NOW | 2753 | 15.8 |
| IDT72104 | 4K $\times 9$ configurable Parailel/Serial I/O, multiple flags, 50 MHz serial rate and FlexiShift | 40 | 35 | 770 | NOW | 2753 | 15.8 |
| IDT72105 | $256 \times 16$ dedicated Parallel-to-Serial I/O, 50 MHz serial shift rate, multiple flags | - | 25 | 550 | NOW | 2665 | 15.9 |
| IDT72115 | $512 \times 16$ dedicated Parallel-to-Serial I/O, 50 MHz serial shift rate, multiple flags | - | 25 | 550 | NOW | 2665 | 15.9 |
| IDT72125 | $1 \mathrm{~K} \times 16$ dedicated Parallel-to-Serial I/O, 50 MHz serial shift rate, multiple flags | - | 25 | 550 | NOW | 2665 | 15.9 |
| IDT72131 | 2K $\times 9$ dedicated Parallel-to-Serial I/O, <br> 50 MHz serial rate, multiple flags and FlexiShift | 40 | 35 | 770 | NOW | 2751 | 15.10 |
| IDT72132 | $2 \mathrm{~K} \times 9$ dedicated Serial-to-Parallel I/O, 50 MHz serial rate, multiple flags and FlexiShift | 40 | 35 | 770 | NOW | 2752 | 15.11 |
| IDT72141 | 4K $\times 9$ dedicated Parallel-to-Serial I/O, 50 MHz serial rate, multiple flags and FlexiShift | 40 | 35 | 770 | NOW | 2751 | 15.10 |
| IDTT72142 | 4K $\times 9$ dedicated Serial-to-Parallel I/O, 50 MHz serial rate, multiple flags and FlexiShift | 40 | 35 | 770 | NOW | 2752 | 15.11 |

## High-Speed CMOS/BiCMOS Multi-Port RAMs

- Now offering 12 ns Dual-Port RAMs (the world's fastest) - 3.3 V options available ( $16 \mathrm{~K}, 64 \mathrm{~K}, 128 \mathrm{~K}, 256 \mathrm{~K}$ ).
- First synchronous Dual-Port (7099) available allowing for self-timed write cycles.
- Now offering the 70825 Sequential-Access Random-Access

Memory (SARAM ${ }^{\text {TM }}$ ).

- World's first Four-Port ${ }^{\text {TM }}$ RAMs.
- x9 Dual-Port RAMs (18K, 36K, $72 \mathrm{~K}, 144 \mathrm{~K}$ ).
- Largest family of Dual-Port RAMs ( 8 K to 512 K ).
- All Dual-Port RAMs have true dual-ported memory cells allowing simultaneous access from both ports.

|  |  | Max. Typical | Fax | Data |
| :--- | :--- | :--- | :--- | :--- |
| Part | Sescription | Speed (ns)Power | Doc. | Book |
| No. | Mil. Com'l. $(\mathrm{mW})$ | Avail. | No. | Page |

DUAL-PORT RAMs

| IDT7130 | 8 K ( $1 \mathrm{~K} \times 8$ ) MASTER: Industry's most popular | 25 | 20 | 325 | NOW | 2689 | 16.1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT7140 | 8K (1K $\times 8$ ) SLAVE: Functions with IDT7130 to provide 16-bit words or wider; pin-compatible with IDT7130 | 35 | 25 | 325 | NOW | 2689 | 16.1 |
| IDT7132 | $16 \mathrm{~K}(2 \mathrm{~K} \times 8$ ) MASTER: Fastest available speeds in this industry standard product | 25 | 20 | 325 | NOW | 2692 | 16.2 |
| IDT7142 | 16K (2K x 8) SLAVE: Functions with IDT7132 to provide 16-bit words or wider; pin-compatible with IDT7132 | 35 | 25 | 325 | NOW | 2692 | 16.2 |
| IDT71321 | 16K (2K x 8) MASTER: High-speed Dual-Port with Int. | - | 20 | 325 | NOW | 2691 | 16.3 |
| IDT71421 | 16K (2K x 8) SLAVE: Functions with IDT71321 to provide 16-bit words or wider; pin-compatible with IDT71321 | - | 25 | 325 | NOW | 2691 | 16.3 |
| IDT70121 | 18K (2K x 9) MASTER: High-speed Dual-Port with Busy and Interrupt | - | 25 | 400 | NOW | 2654 | 16.4 |
| IDT70125 | $18 \mathrm{~K}(2 \mathrm{~K} \times 9$ ) SLAVE: Functions with IDT70121 to provide 18-bit words or wider | - | 25 | 400 | NOW | 2654 | 16.4 |
| IDT7133 | 32K (2K x 16) MASTER: High-speed Dual-Port with Busy | 35 | 25 | 500 | NOW | 2746 | 16.5 |
| IDT7143 | $32 \mathrm{~K}(2 \mathrm{~K} \times 16)$ SLAVE: Functions with IDT7133 to provide 32-bit words or wider; pin-compatible with IDT7133 | 35 | 25 | 500 | NOW | 2746 | 16.5 |
| IDT7134 | $32 \mathrm{~K}(4 \mathrm{~K} \times 8)$ high-speed Dual-Port operation in systems where on-chip arbitration is not needed | 35 | 25 | 500 | NOW | 2720 | 16.6 |
| IDT71342 | $32 \mathrm{~K}(4 \mathrm{~K} \times 8)$ Dual-Port RAM with Semaphores | 35 | 25 | 500 | NOW | 2721 | 16.7 |
| IDT7014 | $36 \mathrm{~K}(4 \mathrm{~K} \times 9)$ very high-speed Dual-Port using our BiCMOS process | 20 | 12 | 900 | NOW | 2528 | 16.8 |
| IDT7015 | 72K (8K x 9) Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slave select | 25 | 20 | 750 | NOW | 2954 |  |
| IDT7016 | 144K (16K x 9) Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slave select | 25 | 15 | 750 | Q2C95 | 2954 |  |
| IDT7005 | 64 K ( $8 \mathrm{~K} \times 8$ ) Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slave select | 35 | 25 | 750 | NOW | 2738 | 16.9 |
| IDT7006 | 128K (16K x 8) Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slave select | 35 | 25 | 750 | NOW | 2739 | 16.11 |
| IDT7007 | 256 K (32K x 8) Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slave select | 35 | 25 | 750 | NOW | 2940 | 16.13 |
|  | $512 \mathrm{~K}(64 \mathrm{~K} \times 8$ ) Dual-Port RAM with Busy, Interrupt. Semaphores and Master/Slave select | 35 | 25 |  | Qac95 | CALL |  |
| IDT7024 | $64 \mathrm{~K}(4 \mathrm{~K} \times 16)$ Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slave select | 35 | 20 | 750 | NOW | 2740 | 16.10 |
| IDT7025 | 128K (8K x 16) Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slave select | 35 | 20 | 750 | NOW | 2683 | 16.12 |


| Part No. | Description | Speed Mil. | ax. Typical (ns)Power <br> Com'l.(mW) | Avail. | Fax <br> Doc. <br> No. | Data <br> Book <br> Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DUAL-PORT RAMs (CONTINUED) |  |  |  |  |  |  |
| IDT7026 | 256K (16K x 16) Dual-Port RAM with Busy, Semaphores and Master/Slave select | 35 | 25750 | NOW | 2939 | 16.14 |
| IDT70261 | 256 K (16K x 16) Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slave select | 35 | 25750 | NOW | 3039 | 16.15 |
| IDT7027 | 512 K ( $32 \mathrm{~K} \times 16$ ) Industry's Largest Monolithic Dual-Port RAM with Busy, Interrupt, Semaphores and Master/Slave | eselect | ${ }^{25}$ | Q3C95 |  |  |
| Four-Port RAMs |  |  |  |  |  |  |
| IDT7052 | 16K (2K x 8) Four-Port RAM offers added benefits for high-speed systems in which multiple access is required | $\begin{gathered} 30 \\ \text { in the sa } \end{gathered}$ | $\begin{array}{r} 25750 \\ \text { same cycle } \\ \hline \end{array}$ | NOW | 2674 | 16.16 |
| SYNCHRONOUS DUAL-PORT RAM |  |  |  |  |  |  |
| IDT7099 | 36K (4K $\times 9$ ) synchronous Dual-Port with registered data input, address, and control lines | 20 | 15900 | NOW | 3007 | 16.17 |
| SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM) |  |  |  |  |  |  |
| IDT70824 | $64 \mathrm{~K}(4 \mathrm{~K} \times 16)$ SARAM offers sequentialdata buffering on one port and random access on the other port | 35 | 201200 | NOW | 3099 |  |
| IDT70825 | 128 K ( $8 \mathrm{~K} \times 16$ ) SARAM offers sequential data buffering on one port and random access on the other port | 35 | 201200 | NOW | 3016 | 16.18 |
| 3.3V DUAL-PORT RAM |  |  |  |  |  |  |
| IDT71V321 | 16K (2K x 8) MASTER: High-speed Dual-Port with Interrupt and 3.3 V low power operation | - | 25250 | NOW | 3026 | 16.19 |
| IDT70V05 | 64K (8K x 8) Dual-Port RAM with Busy, Interrupt, Semaphores, Master/Slave select and 3.3V low power op | peration | $\begin{array}{rr} 35 & 350 \\ n & \\ \hline \end{array}$ | NOW | 2941 | 16.20 |
| IDT70V06 | 128 K (16K $\times 8$ ) Dual-Port RAM with Busy, Interrupt, Semaphores, Master/Slave select and 3.3 V low power op | peration | $\begin{array}{ll} 35 & 350 \\ n & \\ \hline \end{array}$ | NOW | 2942 | 16.22 |
| IDT70V07 | 256K (32K x 8) Dual-Port RAM with Busy, Interrupt, Semaphores, Master/Slave select and 3.3 V low power op |  | $\begin{array}{rr} 35 & 350 \\ n & \\ \hline \end{array}$ | Q3C95 | 2943 | 16.24 |
| IDT70V24 | $64 \mathrm{~K}(4 \mathrm{~K} \times 16)$ Dual-Port RAM with Busy, Interrupt, Semaphores, Master/Slave select and 3.3 V low power op | peration | $\begin{array}{rr} 35 & 350 \\ n & \\ \hline \end{array}$ | NOW | 2911 | 16.21 |
| IDT70V25 | 128K (8K $\times 16$ ) Dual-Port RAM with Busy, Interrupt, Semaphores, Master/Slave select and 3.3 V low power op | peration | $\begin{array}{ll} 35 & 350 \\ n & \\ \hline \end{array}$ | NOW | 2944 | 16.23 |
| IDT70V26 | 256K (16K x 16) Dual-port RAM with Busy, Semaphores, Master/Slave select and 3.3V low power operation |  | $35 \quad 350$ | Q3C95 | 2945 | 16.25 |
| IDT70V261 | 256K (16K x 16) Dual-Port RAM with Busy, Interrupt, Semaphores, Master/Slave select and 3.3V low power op | peration | $\begin{aligned} & 35 \quad 350 \\ & n \\ & \hline \end{aligned}$ | Q3C95 | 3040 | 16.26 |

## High-Speed CMOS and BiCMOS Module Products

- High-density, high-performance module products for commercial and military applications
- Standard module products are used in a wide range of applications, such as cache for personal computers and workstations as well as high-speed buffer memories for data communications, telecommunications, video systems, addon VME- type cards, test systems, DSP-based systems, and intelligent controller systems.
- Fully customized module solutions are available to achieve optimum system integration and performance. Custom modules take advantage of IDT's experienced design, test, and manufacturing teams all working with the highestperformance components available.
- A wide variety of module packages are available offering the optimum combination of pin count and board area. Some of these packages include industry standard SIMMs, Dual read-out SIMMs, CELPs, DIPs, ZIPs and PGAs, in addition to other unique module packaging that use advanced highdensity connectors.

|  |  |  | Fax | Data |
| :--- | :---: | :---: | :---: | :--- |
| Part | Description | Max. Speed (ns) | Doc. | Book |
| No. | Mil. Com'l. | Avail. No. | Page |  |

## CUSTOM MODULES

Please consult factory or call your local sales representative for more details.
STATIC RAM MODULES

| IDT7MP4120 | $1 \mathrm{M} \times 32$ Static RAM Module | - | 20 | NOW 3019 | 17.6 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| IDT7MP4145 | $256 \mathrm{~K} \times 32$ Static RAM Module | - | 15 | NOW | 3148 |  |
| IDT7MP4045 | $256 \mathrm{~K} \times 32$ Static RAM Module | - | 10 | NOW | 2703 | 17.7 |
| IDT7MP4095 | $128 \mathrm{~K} \times 32$ Static RAM Module | - | 20 | NOW | 3147 |  |
| IDT7M4013 | $128 \mathrm{~K} \times 32$ Static RAM Module | 25 | - | NOW | 2711 | 17.8 |
| IDT7MP4036 | $64 \mathrm{~K} \times 32$ Static RAM Module | - | 12 | NOW | 2682 | 17.9 |
| IDT7M4003 | $32 \mathrm{~K} \times 32$ Static RAM Module | 30 | - | NOW | 2711 | 17.8 |
| IDT7M4048 | $512 \mathrm{~K} \times 8$ Static RAM Module | - | 70 | NOW | 2675 | 17.11 |
| IDT7MB4048 | $512 \mathrm{~K} \times 8$ Static RAM Module | - | 25 | NOW | 2675 | 17.11 |
| IDT7M4048 | $512 \mathrm{~K} \times 8$ Static RAM Module | 30 | - | NOW 2822 | 17.12 |  |

PENTIUM MICROPROCESSOR SECONDARY CACHE MODULES

| IDT7MPV6240 3.3V 512KB Cache Module for the Pentium ${ }^{\text {TM }}$ CPU and the VLSI Wildcat Core Logic | $-66 \mathrm{MHz}$ | NOW | 3179 |
| :---: | :---: | :---: | :---: |
| IDT7MPV6215512KB Cache Module for the Pentium CPU and the OPTi Viper Core Logic (Write-back) | $-66 \mathrm{MHz}$ | NOW | 3091 |
| IDT7MPV6235512KB Cache Module for the Pentium CPU and the SIS 85C501 Core Logic (Write-back) | $-66 \mathrm{MHz}$ | NOW | 3178 |
| IDT7MPV6228512KB Cache Module for the Pentium CPU including IDT71V280-based cache controller | - 15 | 3Q'95 | 3172 |
| IDT7MP6182 512KB Burst Cache Module for the Pentium CPU and the VLSI 82C590/Intel 82430NX (Neptune) Core Logic | - 9 | NOW | 3058 |
| IDT7MPV6200 3.3V 256KB Cache Module for the Pentium CPU and the Intel 82430FX (Triton) Core Logic | $-66 \mathrm{MHz}$ | NOW | 3150 |
| IDT7MPV6239 3.3V 256KB Cache Module for the Pentium CPU and the VLSI Wildcat Core Logic | $-66 \mathrm{MHz}$ | NOW | 3179 |
| IDT7MPV6214256KB Cache Module for the Pentium CPU and the OPTi Viper Core Logic (Write-back) | - 66MHz | NOW | 3091 |
| IDT7MPV6234 3.3V 256KB Cache Module for the Pentium CPU and the SIS 85C501 Core Logic | - 66MHz | NOW | 3178 |
| IDT7MPV6229 256KB Burst Cache Module for the Pentium CPU including IDT71V280-based cache controller | - 8.5 | 3Q'95 | 3172 |
| IDT7MPV6227256KB Cache Module for the Pentium CPU including IDT71V280-based cache controller | - 15 | 3Q'95 | 3172 |
| IDT7MPV6179 3.3V 256KB Cache Module for the Pentium CPU | - 15 | NOW | 3058 |

High-Speed CMOS and BiCMOS Module Products


| Integrated Device Technology, Inc. | FIFO CROSS REFERENCE GUIDES |
| :---: | :---: |

SYNCHRONOUS (CLOCKED) CROSS REFERENCE

| PART | NUMBER | PACKAGES |  | ASYNCHRONOUS CROSS REFERENCE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TI | IDT | TI | IDT | PART | NUMBER | PACKAGES |  |
| SN74ACT72211L | IDT72211L | RJ | J | AMD | IDT | AMD | IDT |
| SN74ACT72221L | IDT72221L | FN | J | AM7200 | IDT7200L | RC | TP |
| SN74ACT72231L | IDT72231L | PN | PF | AM7201 | IDT7201LA | DC | D |
| SN74ACT72241L | IDT72241L | PH | PF | AM7202 | IDT7202LA | JC | J |
| SN74ACT7882* | IDT72235LB | PM | PF | AM7203 | IDT7203L | BXA | DB |
| SN74ACT7884* | IDT72245LB |  |  | AM7204 | IDT7204L | N | P |
| SN74ACT7801* | IDT72225LB |  |  | AM7205 | IDT7205L | PC | P |
| SN74ACT7803* | IDT72215LB |  |  | AM67C401 | IDT72401L |  |  |
| SN74ACT7805* | IDT72205LB |  |  | AM67C402 | IDT72402L |  |  |
| SN74ACT7807* | IDT72231L |  |  | AM67C4013 | IDT72403L |  |  |
| SN74ACT7811* | IDT72225LB |  |  | AM67C4023 | IDT72404L |  |  |
| SN74ABT7819* | IDT72615L |  |  | AM67C4033 | IDT72413L |  |  |
| IC WORKS | IDT | ICW | IDT | MOSEL | IDT | MSL | IDT |
| ICW89C211 | IDT72211L | L | J | MS7200 | IDT7200L | NC | TP |
| ICW89C221 | IDT72221L |  |  | MS7201 | IDT7201LA | JC | J |
| ICW89C231 | IDT72231L |  |  | MS7202 | IDT7202LA | PC | P |
| ICW89C241 | IDT72241L |  |  | MS7203 | IDT7203L |  |  |
|  |  |  |  | MS7204 | IDT7204L |  |  |
| CYPRESS | IDT | CYP | IDT |  |  |  |  |
| CY7C441/451* | IDT72211L | JC | J | QSI | IDT | QSI | IDT |
| CY7C443/453* | IDT72231L | LMB | LB | QS7201 | IDT7201LA | - | TP |
| CY7C445/455* | IDT72215LB | NC | PF | QS7202 | IDT7202LA | JR | J |
| CY7C446/456* | IDT72225LB | PC | TP | QS7203 | IDT7203L | P6 | P |
| CY7C447/457* | IDT72235LB | $\begin{aligned} & \mathrm{LC} \\ & \mathrm{DC} \end{aligned}$ | L | QS7204 | IDT7204L | S3 | SO |
|  |  |  |  |  |  |  |  |
|  |  |  |  | SAMSUNG | IDT | SAM | IDT |
| QSI | IDT | QSI | IDT | KM75C01 | IDT7201LA | AP | P |
| QS7211* | IDT72211L | LB | LB | KM75C02 | IDT7202LA | AN | TP |
| QS7212* | IDT72221L | JR | J | KM75C03 | IDT7203L | AJ | J |
| QS7223* | IDT72231L |  |  |  |  |  |  |
| QS7224* | IDT72241L |  |  | SHARP | IDT | SHP | IDT |
|  |  |  |  | LH5495 | IDT7200L | D | TP |
| PARADIGM | IDT | PDM | IDT | LH5496 | IDT7201LA | U | J |
| PDM42205 | IDT72205LB | J | J | LH5497 | IDT7202LA | - |  |
| PDM42215 | IDT72215LB | G | G | LH5498 | IDT7203L |  |  |
| PDM42225 | IDT72225LB |  |  | LH5499 | IDT7204L |  |  |
|  |  |  |  | LH540205 | IDT7205L |  |  |
| SHARP | IDT |  |  | LH540206 | IDT7206L |  |  |
| LH5492* | IDT72241 | SHP <br> U | IDT |  |  |  |  |
| LH540215* | IDT72215LB |  | J | CYPRESS | IDT | CYP | IDT |
| LH540225* | IDT72225LB |  |  | CY7C420/421 | IDT7201LA | PC | P |
| * FUNCTIONALLY COMPATIBLE |  |  |  | CY7C421A | IDT7201LA | DC | D |
|  |  | CY7C424/425 |  | IDT7202LA | DMB | DB |  |
|  |  | CY7C425A |  | IDT7202LA | PC | TP |  |
|  |  | CY7C428/429 |  | IDT7203L | JC | J |  |
|  |  | CY7C429A |  | IDT7203L | DC | TC |  |
|  |  | CY7C432/433 |  | IDT7204L | LMB | LB |  |
|  |  | CY7C433A |  | IDT7204L |  |  |  |
| * Functionally Compatible |  |  |  |  |  |  |  |  |

## ASYNCHRONOUS CROSS REFERENCE

| CY7C439* | IDT7272L |
| :--- | :--- |
| CY7C460/(470*) | IDT7205L |
| CY7C462/(472*) | IDT7206L |
| CY3341 | IDT72401L |
| CY7C401 | IDT72401L |
| CY7C402 | IDT72402L |
| CY7C403 | IDT72403L |
| CY7C404 | IDT72404L |
|  |  |
| SGS | IDT |
| MK45H01 | IDT7201LA |
| MK45H02 | IDT7202LA |
| MK45H03 | IDT7203L |
| MK45H04 | IDT7204L |
| MK45H08 | IDT7205L |


| TI | IDT | TI | IDT |
| :--- | :--- | :--- | :--- |
| SN74ACT7200L | IDT7200L | NP | TP |
| SN74ACT7201L | IDT7201LA | RJ | J |
| SN74ACT7202L | IDT7202LA | DV | SO |

SN74ACT7203L IDT7203L
SN74ACT7204L IDT7204L
SN54/74ALS236 IDT72401L
SN54/74ALS234 IDT72403L
SN54/74ALS235 IDT72413L

| MICRON | IDT | MIC |
| :---: | :---: | :---: |
| MT52C9005 | IDT7201LA | W |
| MT52C9010 | IDT7202LA | C |
| MT52C9020 | IDT7203L | EJ |
| NAT. SEMI | IDT | NS |
| NMF512X9 | IDT7201LA | PC |
| NMF1024X9 | IDT7202LA | LCC |
| NMF2048X9 | IDT7203L |  |
| NMF4098X9 | IDT7204L |  |
| MATRA MHS | IDT | MHS |
| xMyy67,201A | IDT7201LA | S1 |
| xMyy67202A | IDT7202LA | 3P |
| xMyy67203A | IDT7203L | TI |
| xMyy67204A | IDT7204L | 11 |
| xMyy67205A | IDT7205L | 4J |

Guidelines for Using the Cross Reference Table
1- Match the part number
2- Match the package type
3- Refer to the Package/Speed availability chart

## ORDERING INFORMATION

IDT 72xxxx xx xxx xx x
Device Type Power Speed Package Temp Range NOTE:
IC WORKS, SAMSUNG, AND MICRON NO LONGER ACTIVELY SELLING FIFOs

## SMP PRODUCTS CROSS REFERENCE GUIDE

| CYPRESS | IDT | CYPRESS | IDT |
| :---: | :---: | :---: | :---: |
| CY7C130-35PC | IDT7130SA35P | CY7C140-35PC | IDT7140SA35P |
| 45PC | 45P | 45PC | 45P |
| 55PC | 55P | 55PC | 55P |
| 35DC | 35C | 35DC | 35C |
| 45DC | 45C | 45DC | 45C |
| 55DC | 55C | 55DC | 55C |
| 25LC | 25L48 | 25LC | 25 L 48 |
| 35LC | 35L48 | 35LC | 35L48 |
| 45LC | 45L48 | 45LC | 45L48 |
| 55LC | 55L48 | 55LC | 55L48 |
| 35DMB | 35CB | 35DMB | 35CB |
| 45DMB | 45CB | 45DMB | 45CB |
| 55DMB | 55CB | 55DMB | 55CB |
| 35LMB | 35L48B | 35LMB | 35L48B |
| 45LMB | 45L48B | 45LMB | 45L48B |
| 55LMB | 55L48B | 55LMB | 55L48B |
| CY7C131-25JC | IDT7130SA25J | CY7C141-25JC | IDT7140SA25J |
| 35JC | 35J | 35JC | 35J |
| 45JC | 45J | 45JC | 45J |
| 55 JC | 55 J | 55JC | 55J |
| CY7C132-35PC | IDT7132SA35P | CY7C142-35PC | IDT7142SA35P |
| 45PC | 45P | 45PC | 45P |
| 55PC | 55P | 55PC | 55P |
| 35DC | 35C | 35DC | 35C |
| 45DC | 45C | 45DC | 45C |
| 55DC | 55C | 55DC | 55C |
| 25LC | 25L48 | 25LC | 25L48 |
| 35LC | 35L48 | 35LC | 35L48 |
| 45LC | 45L48 | 45LC | 45L48 |
| 55LC | 55L48 | 55LC | 55L48 |
| 35DMB | 35CB | 35DMB | 35CB |
| 45DMB | 45CB | 45DMB | 45CB |
| 55DMB | 55CB | 55DMB | 55 CB |
| 35LMB | 35L48B | 35LMB | 35L48B |
| 45LMB | 45L48B | 45LMB | 45L48B |
| 55 LMB | 55L48B | 55LMB | 55L48B |
| CY7C136-25JC |  |  |  |
| $35 \mathrm{JC}$ | \|35J | 35JC | $35 \mathrm{~J}$ |
| 45JC | 45J | 45JC | 45J |
| 55JC | 55 J | 55JC | 55 J |
| $\begin{aligned} & \text { CY7B134-35PC } \\ & \text { 25DC } \end{aligned}$ | $\begin{aligned} & \text { IDT7134SA35P } \\ & 25 \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { CY7B1342-25JC } \\ & \text { 35JC } \end{aligned}$ | $\begin{aligned} & \text { IDT71342SA25J } \\ & \text { 35J } \end{aligned}$ |
| 35DC | 35 C | CY7B144-25GC | IDT7005S25G |
| 35DMB | 35 CB | 35GC | 35G |
| 25LC | 25L48 | 25JC | 25J |
| 35LC | 35L48 | 35JC | 35J |
| 35LMB | 35L48B | 35GMB | 35GB |
| CY7B135-25JC 35JC | $\begin{aligned} & \text { IDT7134SA25J } \\ & 35 \mathrm{~J} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { CY7B145-15JC } \\ & \text { 25JC } \\ & \text { 35JC } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { IDT7015S15J } \\ & 25 \mathrm{~J} \\ & 35 \mathrm{~J} \\ & \hline \end{aligned}$ |
|  |  |  |  |


| MHS | IDT | MHS | IDT |
| :---: | :---: | :---: | :---: |
| CMS67130L35 | IDT7130LA35J | MG67133H5 | IDT7133SA25G |
| L55 | 55J | K5 | 35G |
| CM367130L35 | IDT7130LA35P | M5 | 45G |
| L55 | 55P | N5 | 55G |
| MM467130L35 | IDT7130LA35L48B | KMB | 35GB |
| L45 | 45L48B | MMB | 45GB |
| L55 | 55L48B | NMB | 55GB |
| CMS67140L35 | IDT7140LA35J | MS67133H | IDT7133SA25J |
| L55 | 55J | K5 | 35J |
| CM367140L35 | IDT7140LA35P | M5 | 45J |
| L55 | 55P | N5 | 55 J |
| MM467140L35 | IDT7140LA35L48B | MG67143H5 | IDT7143SA25G |
| L45 | 45L48B | K5 | 35G |
| L55 | 55L48B | M5 | 45G |
| CMS67132L35 | IDT7132LA35J | N5 | 55G |
| L55 | 55J | KMB | 35GB |
| CM367132L35 | IDT7132LA35P | MMB | 45GB |
| L55 | 55P | NMB | 55GB |
| MM467132L35 | IDT7132LA35L48B | MS67143H | IDT7143SA25J |
| L45 | 45L48B | K5 | 35J |
| L55 | 55L48B | M5 | 45J |
| CMS67142L35 | IDT7142LA35J | N5 | 55 J |
| L55 | 55J | CMS67024L35 | IDT7024L35J |
| CM367142L35 | IDT7142LA35P | L45 | 45J |
| L55 | 55P | L55 | 55J |
| MM467142L35 | IDT7142LA35L48B | CM867024L35 | IDT7024L35G |
| L45 | 45L48B | L45 | 45G |
| L55 | 55L48B | L55 | 55G |
| CMS671321L35 | IDT71321LA35J | MM867024L35 | IDT7024L35GB |
| L45 | 45J | L45 | 45GB |
| L55 | 55 J | L55 | 55GB |
| CMS671421L35 | IDT71421LA35J |  |  |
| L45 | 45J |  |  |
| L55 | 55 J |  |  |
| CMS67005L35 | IDT7005L35J |  |  |
| L45 | 45J |  |  |
| L55 | 55J |  |  |
| CM867005L35 | IDT7005L35G |  |  |
| L45 | 45G |  |  |
| L55 | 55G |  |  |
| MM867005L35 | IDT7005L35GB |  |  |
| L45 | 45GB |  |  |
| L55 | 55GB |  |  |

SSD PRODUCTS CROSS REFERENCE GUIDE

| PART NUMBER |  |
| :---: | :---: |
| CYPRESS | IDT |
| CYM1420HD-xxC | 8M824SxxC |
| CYM1420HD-xxMB | 8M824SxxCB |
| CYM1464PD-xxC | 7MB4048SxxP |
| CYM1465PD-xxC | 7M4048LxxN |
| CYM1620HD-xxC | 8M624SxxC |
| CYM1622HV-xxC | 7MP4027SxxV |
| CYM1828HG-xxC | 7M4003SxxCH |
| CYM1828HG-xxMB | 7M4003SxxCHB |
| CYM1830HD-xxC | 7M4017SxxC |
| CYM1830HD-xxMB | 7M4017SxxCB |
| CYM1831PZ-xxC | 7MP4036SxxZ |
| CYM1831PM-xxC | 7MP4036SxxM |
| CYM1838HG-xxC | 7M4013SxxCH |
| CYM1838HG-xxMB | 7M4013SxxCHB |
| CYM1840PD-xxC | 7MB4067SxxP |
| CYM1841PZ-xxC | 7MP4045SxxZ |
| CYM1841P7-xxC | 7MP4145SxxM |
| CYM1841PM-xxC | 7MP4045SxxM |
| CYM1851PZ-xxC | 7MP4120SxxZ |
| CYM1851PM-xxC | 7MP4120SxxM |
| CYM7485PM-xxC | 7MP6104SxxM |


| PART NUMBER |  |
| :--- | :---: |
| MICRON | IDT |
| MT8S6432Z-xx | 7MP4036SxxZ |
| MT8S6432M-xx | 7MP4036SxxZ |
| MT8S25632Z-xx | 7MP4045SxxZ |
| MT8S25632M-xx | 7MP4045SxxM |


| PART NUMBER |  |
| :--- | :--- |
| MOTOROLA | IDT |
| MCM32256Z-xx | 7MP4045SxxZ |
| MCM32256GG-xx | 7MP4045Sx $x$ M |
| MCM3264AZ-xx | 7MP4036SxXZ |
| MCM32A128SG-xx | 7MP6121SxxM |
| MCM32A256SG-xx | 7MP6122SxxM |
| MCM4464-xx | 7MP6084SxxM |
| MCM44256-xx | 7MP6094SxxM |


| PART NUMBER |  |
| :--- | :--- |
| DENSE-PAC | IDT |
| DPS128X32V3 | $7 \mathrm{M} 4013 \mathrm{Sx} \mathrm{\times CH}$ |
| DPS512S8-xxC | 7 M 4048 LxxN |
| DPS3232V | 7 M 4003 SxxCH |
| DPS128X32V3- xx | $7 \mathrm{M} 4013 \mathrm{Cx} \times \mathrm{CH}$ |


| PART NUMBER |  |
| :---: | :---: |
| EDI | IDT |
| EDI8F3264CxxMZC | 7MP4036SxxZ |
| EDI8F32256CxxBZC | 7MP4045SxxZ |
| EDI8F32256CxxBMC | 7MP4045SxxM |
| EDI8M8256CxxP6C | 7M4068LxxN |
| EDI8M8512CxxP6C | 7M4048LxxN |
| EDI8F8512CxxM6C | 7MB4048SxxP |
| EDI8M8512CxxM6B | 7M4048SxxCB |
| EDI8M1664CxxC6C | 8M624SxxC |
| EDI8M1664CxxC6B | 8M624SxxCB |
| EDI8F3264CxxM6C | 7M4017SxxC |
| EDI8M3264CxxC6B | 7M4017SxxCB |
| EDI8F32256CxxB6C | 7MB4067SxxP |


| PART NUMBER |  |
| :--- | :--- |
| MOSAIC | IDT |
| MS8512FKX-xx | 7M4048LxxN |
| MS8512SC-xx | 7MB4048SxxP |
| MS8512SCMB-xx | 7M4048SxxCB |
| MS1664FKX-xx | 8M624SxXC |
| PUMA 2S1000-xx | 7M4003SxxCH |
| PUMA 2S4000-xx | 7M4013SxxCH |
| MS3264FKX-xx | 7M4017SxXC |
| MS32256FKX-xx | 7MB4067SxxP |

## GENERAL INIORMMATION

## TECHNOLOGY AND CAPABILITIES

## QUALITY AND RELIABILIY

PACIGGE DIARRAM OUTLMNES

## FIFO PRODUCTS

## SPECIALITY MEMORY PRODUCTS

SUBSYSTEMAS PRODUOTS

## IDT...LEADING THE CMOS FUTURE

A major revolution is taking place in the semiconductor industry today. A new technology is rapidly displacing older NMOS and bipolar technologies as the workhorse of the ' 80 s and beyond. Thattechnology is high-speed CMOS. Integrated Device Technology, a company totally predicated on and dedicated to implementinghigh-performance CMOS products, is on the leading edge of this dramatic change.

Beginning with the introduction of the industry's fastest CMOS $2 \mathrm{~K} \times 8$ Static RAM, IDT has grown into a company with multiple divisions producing a wide range of high-speed CMOS circuits that are, in almost every case, the fastest available. These advanced products are produced with IDT's proprietary CMOS technology, atwin-well, dry-etched, stepperaligned process utilizing progressively smaller dimensions.

From inception, IDT's product strategy has been to apply the advantages of its extremely fast CMOS technology to produce the integrated circuit elements required to implement high-performance digital systems. IDT's goal is to provide the circuits necessary to create systems which are far superior to previous generations in performance, reliability, cost, weight, and size. Many of the company's innovative product designs offer higher levels of integration, advanced architectures, higher density packaging and system enhancement features that are establishing tomorrow's industry standards. The company is committed to providing its customers with an everexpanding series of these high-speed, lower-power IC solutions to system design needs.

IDT's commitment, however, extends beyond state-of-theart technology and advanced products to providing the highest level of customer service and satisfaction in the industry.

Manufacturing products to exacting quality standards that provide excellent, long-term reliability is given the same level of importance and priority as device performance. IDT is also dedicated to delivering these high-quality advanced products on time. The company would like to be known not only for its technological capabilities, but also for providing its customers with quick, responsive, and courteous service.

IDT's product families are available in both commercial and military grades. As a bonus, commercial customers obtain the benefits of military processing disciplines, established to meet or exceed the stringent criteria of the applicable military specifications.

IDT is the leading U.S. supplier of high-speed CMOS circuits. The company's high-performance fast SRAM , FCT logic, high-density modules, FIFOs, multi-port memories, BiCMOS ECL I/O memories, RISC SubSystems, and the 32and 64-bit RISC microprocessor families complement each other to provide high-speed CMOS solutions for a wide range of applications and systems.

Dedicated to maintaining its leadership position as a state-of-the-art IC manufacturer, IDT will continue to focus on maintaining its technology edge as well as developing a broader range of innovative products. New products and speed enhancements are continuously being added to each of the existing product families, and additional product families are being introduced. Contact your IDT field representative or factory marketing engineer for information on the most current product offerings. If you're building state-of-the-art equipment, IDT wants to help you solve your design problems.

## IDT MILITARY AND DESC-SMD PROGRAM

IDT is a leading supplier of military, high-speed CMOS circuits. The company's high-performance Static RAMs, FCT Logic Family, Complex Logic (CLP), FIFOs, Specialty Memories (SMP), ECL I/O BiCMOS Memories, 32-bit RISC Microprocessor, RISC Subsystems and high-density Subsystems Modules product lines complement each other to provide high-speed CMOS solutions to a wide range of military applications and systems. Most of these product lines offer Class B products which are fully compliant to the latest revision of MIL-STD-883, Paragraph 1.2.1. In addition, IDT offers Radiation Tolerant (RT), as well as Radiation Enhanced (RE), products.

IDT has an active program with the Defense Electronic Supply Center (DESC) to list all of IDT's military compliant
devices on Standard Military Drawings (SMD). The SMD program allows standardization of military products and reduction of the proliferation of non-standard source control drawings. This program will go far toward reducing the need for each defense contractor to make separate specification control drawings for purchased parts. IDT plans to have SMDs for many of its product offerings. Presently, IDT has over 140 devices which are listed or pending listing. The devices are from IDT's SRAM, FCT Logic family, Complex Logic (CLP), FIFOs and Specialty Memories (SMP) product families. IDT expects to add another 20 devices to the SMD program in the near future. Users should contact either IDT or DESC for current status of products in the SMD program.

| SMD |  | SMD |  | SMD |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SRAM | IDT | CLP | IDT | 5962-92270 | 54FCT162240T/AT/CT |
| 84036 | 6116 | 5962-88533 | 49C460A/B/C | 5962-94744 | 54FCT162511AT/CT |
| 5962-88740 | 6116LA | 5962-86873 | 7216 L | 5962-92278 | 54FCT162646T/AT/CT |
| 84132 | 6167 | 5962-87686 | 72171 | $\begin{aligned} & 5962-92283 \\ & 5962-92157 \end{aligned}$ | 49FCT805/A/806/A |
| 5962-86015 | 7187 | 5962-88733 | 7210L | 5962-92233 | 54FCT138T/AT/CT |
| 5962-86859 | 6198/7198/7188 | 5962-92122 | 49C465/A | 5962-92202 | 54FCT139T/AT/CT |
| $5962-86705$ $5962-85525$ | 6168 7164 | LOGIC | IDT | 5962-92208 | 54FCT157T/AT/CT |
| 5962-88552 | ${ }^{7164}$ | 5962-87630 | 54FCT244/A | 5962-92209 | 54FCT161T/AT/CT |
| 5962-88662 | 71256 S | 5962-87629 | 54FCT245/A | 5962-92210 | 54FCT163T/AT/CT |
| 5962-88611 | 71682L | 5962-86862 | 54FCT299/A | 5962-90669 | 54FCT193/A |
| 5962-89891 | 7198 | 5962-87644 | 54FCT373/A | 5962-92213 | 54FCT240T/AT/CT |
| 5962-89892 | 6198 | 5962-87628 | 54FCT374/A | 5962-92203 | 54FCT244T/AT/CT |
| 5962-89690 | 6116 | 5962-87627 | 54FCT377/A | 5962-92214 | 54FCT245T/AT/CT |
| 5962-38294 | 7164 | 5962-87654 | 54FCT138/A | 5962-92211 | 54FCT257T/AT/CT 54FCT273T/AT/CT |
| 5962-89692 | 7188 | $5962-87655$ $5962-87656$ | 54FCT240/A | 5962-92216 | 54FCT299T/AT/CT |
| 5962-89790 | 71682 | 5962-87656 | 54FCT861A/B | 5962-92217 | 54FCT373T/AT/CT |
| 5962-92344 | 71874 | 5962-89506 | 54 FCT 827 A B | 5962-92218 | 54FCT374T/AT/CT |
| SMP | IDT | 5962-88575 | 54FCT841AB | 5962-92219 | 54FCT377T/AT/CT |
| 5962-86875 | 7130/7140 | 5962-88608 | 54FCT821AB | 5962-92212 | 54FCT399T/AT/CT |
| 5962-87002 | 7132/7142 | 5962-88543 | 54FCT521/A | $5962 \cdot 92234$ | 54FCT521T/AT/BT/CT |
| 5962-88610 | 7133SA/7143SA | 5962-88640 | 54FCT161/A | 5962-92236 | 54FCT534T/AT/CT |
| 5962-88665 | 7133LA/7143LA | 5962-88639 | 54FCT573/A | 5962-92220 | 54FCT540T/AT/CT |
| 5962-89764 | 7134 | 5962-88656 | 54FCT823A/B | 5962-92237 | 54FCT541T/AT/CT |
| 5962-91508 | 7006 | 5962-88657 | 54FCT163/A | 5962-92221 | 54FCT543T/AT/CT |
| 5962-91617 | 7025 | 5962-88674 | 54FCT825A/B | 5962-92238 | 54FCT573T/AT/CT |
| 5962-91662 | 7024 | 5962-88661 | 54FCT863A/B | 5962-92222 | 54FCT574T/AT/CT |
| 5962-93153 | 7014 S | 5962-88736 | 29FCT520A/B | 5962-92240 | 54FCT621T/AT |
| FIFO | IDT | $5962-88775$ $5962-89508$ | 54FCT646/A | $\begin{aligned} & 5962-92243 \\ & 5962-92244 \end{aligned}$ | 54FCT640T/AT/CT 54FCT645T/AT/CT |
| 5962-87531 | 7201LA | 5962-89665 | 54FCT824A/B | 5962-92223 | 54FCT646T/AT/CT |
| 5962-86846 | 72404L | 5962-88651 | 54FCT533/A | 5962-92246 | 54FCT652T/AT/CT |
| 5962-88669 | 7203S | 5962-88653 | 54FCT645/A | 5962-92225 | 54FCT821AT/BT/CT |
| 5962-89568 | 7204L | 5962-88654 | 54FCT640/A | 5962-92229 | 54FCT823AT/BT/CT |
| 5962-89536 | 7202LA | 5962-88655 | 54FCT534/A | 5962-92230 | 54FCT825AT/BT/CT |
| 5962-89863 | 7201SA | 5962-89767 | 54FCT540/A | 5962-92247 | 54FCT827AT/BT/CT |
| 5962-89523 | 72403L/72401L | 5962-89766 | 54FCT541/A | 5962-92257 | 54FCT16244T/AT/CT |
| 5962-89666 | 7200L | 5962-89733 | 54FCT191/A | 5962-92258 | 54FCT16245T/AT/CT |
| 5962-89942 | 72103L | 5962-89652 | 54FCT399/A | 5962-92271 | 54FCT162244T/AT/CT |
| 5962-89943 | 72104 L | 5962-89513 | 54FCT574/A | 5962-92272 | 54FCT162245T/AT/CT |
| 5962-89567 | 7203L | 5962-89731 | 54FCT833A/B | 5962-92273 | 54FCT162373T/AT/CT |
| 5962-90715 | 7204S | 5962-89730 | 54FCT543/A | 5962-92274 | 54FCT162374T/AT/CT |
| 5962-93177 | 7206 L | 5962-90901 | 29FCT52A/B/C | $\begin{aligned} & 5962-92276 \\ & 5962-92280 \end{aligned}$ | 54FCT162823AT/BT/CT |
| 5962-92069 | 72141 L | 5962-92204 $5962-92205$ | 29FCT52AT/BT/CT |  |  |
| 5962-92101 | 72215LB | $\begin{aligned} & 5962-92205 \\ & 5962-92206 \end{aligned}$ | 54FCT151T/ATCT |  |  |
| 5962-93138 | 72220 L | 5962-92242 | 54FCT623T/AT/CT |  |  |
| 5962-92057 | 72225LB | 5962-92228 | 54CT841AT/BT/CT |  |  |
| 5962-93189 | $72245 L B$ | 5962-92259 | 54CT16373T/AT/CT |  |  |
| 5962-95506 | 722402 | 5962-92260 | 54FCT16374T/AT/CT |  |  |
| 5962-91585 | 7202SA | 5962-92263 | 54FCT16543T/AT/CT |  |  |
| 5962-91618 | 72031L ${ }^{\text {. }}$ | 5962-92264 | 54FCT16646T/AT/CT |  |  |
| 5962-94707 | 72231L | 5962-92267 | 54FCT16827AT/BT/CT |  |  |
| 5962-94511 | 72241L | -592-9268 | S4FCT6841AT/BTCT |  |  |

## RADIATION HARDENED TECHNOLOGY

IDT manufactures and supplies radiationhardened products formilitary/aerospace applications. Utilizing special processing and starting materials, IDT's radiation hardened devices survive in hostile radiation environments. In Total Dose, Dose Rate, and environments where single event upset is of concern, IDT products are designed to continue functioning without loss of performance. IDT can supply all its products on these processes. Total Dose radiation testing is performed in-house
on an ARACOR X-Ray system. External facilities are utilized for device research on gamma cell, LINAC and other radiation equipment. IDT has an on-going research and development program for improving radiation handling capabilities (See "IDT Radiation Tolerant/Enhanced Products for Radiation Environments" in Section 3) of IDT products/processes.

## KNOWN GOOD DIE

Emerging high performance electronic systems require smaller and smaller form-factors. IDT is meeting these design challenges by offering Known Good Die (KGD) in addition to its broad array of small form-factor packages. The IDT KGD manufacturing process enables IDT to offer die that have received the same electrical tests, burn-in, and speed sorting at elevated temperatures as shipped packaged products. Via IDT KGD, users are able to manufacture cost-efficient and reliable multi-chip modules (MCMs), hybrids, and other
high-density interconnect products. All IDT KGD, at the completion of their testflow, receive $100 \%$ die visual inspection and are packed within Gel-Pak ${ }^{\text {TM }}$ containers. The Gel-Pak ${ }^{\text {TM }}$ containers are then placed in vacuum sealed ESD wrappers prior to shipping. Delivered KGD products have superior yield, quality, and reliability over standard raw die offerings. Most IDT products can be offered as "KGD", and commercial, industrial or military temperatures can be considered.

## IDT LEADING EDGE CEMOS TECHNOLOGY

## HIGH-PERFORMANCE CEMOS

From IDT's beginnings in 1980, it has had a belief in and a commitment to CMOS. The company developed a highperformance version of CMOS, called enhanced CMOS (CEMOS), that allows the design and manufacture of leadingedge components. It incorporates the best characteristics of traditional CMOS, including low power, high noise immunity
and wide operating temperature range; it also achieves speed and output drive equal or superior to bipolar Schottky TTL. The last decade has seen development and production of four "generations" of IDT's CEMOS technology with process improvements which have reduced IDT's electrical effective (Leff) gate lengths by more than 50 percent from 1.3 microns (millionths of a meter) in 1981 to 0.6 microns in 1989.

|  | CEMOS I | CEMOS II |  | CEMOS III | CEMOS V | CEMOS VI |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Calendar Year | 1981 | 1983 | 1985 | 1987 | 1989 | 1990 |
| Drawn <br> Feature Size | $2.5 \mu$ | $1.7 \mu$ | $1.3 \mu$ | $1.2 \mu$ | $1.0 \mu$ | $0.8 \mu$ |
| Leff | $1.3 \mu$ | $1.1 \mu$ | $0.9 \mu$ | $0.8 \mu$ | $0.6 \mu$ | $0.45 \mu$ |
| Basic <br> Proces <br> Enhancements | Dual-well, <br> Wet Etch, <br> Projection <br> Aligned | Dry Etch, <br> Stepper | Shrink, <br> Spacer | Silicide, <br> BPSG, <br> BiCEMOS I | BiCEMOS II | BiCEMOS III |

2514 drw 01
CEMOS IV = CEMOS III - scaled process optimized for high-speed logic.
Figure 1.

Continual advancement of CEMOS technology allows IDT to implement progressively higher levels of integration and achieve increasingly faster speeds maintaining the company's established position as the leader in high-speed CMOS integrated circuits. In addition, the fundamental process technology has been extended to add bipolar elements to the CEMOS platform. IDT's BiCEMOS process combines the ultra-high speeds of bipolar devices with the lower power and cost of CMOS, allowing us to build even faster components than straight CMOS at a slightly higher cost.


SEM photos (miniaturization)

Figure 2. Fifteen-Hundred-Power Magnification Scanning Electron Microscope (SEM) Photos of the Four Generations of IDT's CEMOS Technology


Figure 3. IDT CEMOS Device Cross Section

## ALPHA PARTICLES

Random alpha particles can cause memory cells to temporarily lose their contents or suffer a "soft error." Traveling with high energy levels, alpha particles penetrate deep into an integrated chip. As they burrow into the silicon, they leave a trail of free electron-hole pairs in their wake.

The cause of alpha particles is well documented and understood in the industry. IDT has considered various techniques to protect the cells from this hazardous occurrence. These techniques include dual-well structures (Figures 3 and 4) and a polymeric compound for die coating. Presently, a polymeric compound is used in many of IDT's SRAMs; however, the specific techniques used may vary and change from one device generation to the next as the industry and IDT improve the alpha particle protection technology.

## LATCHUP IMMUNITY

A combination of careful design layout, selective use of guard rings and proprietary techniques have resulted in virtual elimination of latchup problems often associated with older CMOS processes (Figure 5). The use of NPN and N-channel I/O devices eliminates hole injection latchup. Double guard ring structures are utilized on all input and output circuits to absorb injected electrons. These effectively cut off the current paths into the internal circuits to essentially isolate l/O circuits. Compared to older CMOS processes which exhibit latchup characteristics with trigger currents from $10-20 \mathrm{~mA}$, IDT products inhibit latchup at trigger currents substantially greater than this.


Figure 4. IDT CEMOS Built-In High Alpha Particle Immunity


Figure 5. IDT CEMOS Latchup Suppression

## STATE-OF-THE-ART FACILITIES AND CAPABILITIES

Integrated Device Technology is headquartered in Santa Clara, California - the heart of "Silicon Valley." The company's operations are housed in six facilities totaling over 500,000 square feet. These facilities house all aspects of business from research and development to design, wafer fabrication, assembly, environmental screening, test, and administration. In-house capabilities include scanning electron microscope (SEM) evaluation, particle impact noise detection (PIND), plastic and hermetic packaging, military and commercial testing, burn-in, life test, and a full complement of environmental screening equipment.

The over-200,000-square-foot corporate headquarters campus is composed of three buildings. The largest facility on this site is a 100,000 square foot, two-building complex. The first building, a 60,000 -square-foot facility, is dedicated to the Standard Logic and RISC Microprocessor product lines, as well as hermetic and plastic package assembly, logic products' test, burn-in, mark, QA, and a reliability/failure analysis lab.

IDT's Packaging and Assembly Process Development teams are located here. To keep pace with the development of new products and to enhance the IDT philosophy of "innovation," these teams have ultra-modern, integrated and correspondingly sophisticated equipment and environments at their disposal. All manufacturing is completed in dedicated clean room areas (Class 10K minimum), with all preseal operations accomplished under Class 100 laminar flow hoods.

Development of assembly materials, processes and equipment is accomplished under a fully operational production environment to ensure reliability and repeatable product. The Hermetic Manufacturing and Process Development team is currently producing custom products to the strict requirements of MIL-STD-883. The fully automated plastic facility is currently producing high volumes of USA-manufactured product, while developingstate-of-the-artsurfac-mounttechnologypatterned after MIL-STD-883.

The second building of the complexhouses sales, marketing, finance, MIS, and Northwest Area Sales.

The RISC Subsystems Division is located across from the two-building complex in a 50,000 -square-foot facility. Also located at this facility are Quality Assurance and wafer fabrication services. Administrative services, , Human Resources, International Planning, Shipping and Receiving departments are also housed in this facility.

IDT's largest and newest facility, opened in 1990 in San Jose, California, is a multi-purpose 150,000 -square-foot, ultramodern technology development center. This facility houses a 25,000 square foot, combined Class 1 (a maximum of one particle-per-cubic-foot of 0.2 micron orlarger), sub-half-micron R\&D fabrication facility and a wafer fabrication area. This fab supports both production volumes of IDT products, including some next-generation SRAMs, and the R\&D efforts of the technology developmentstaff. Technology developmentefforts targeted for the center include advanced silicon processing and wafer fabrication techniques. A test area to support both production and research is located on-site. The building is also the home of the FIFO, ECL, and Subsystems product lines.

IDT's second largestfacility is located in Salinas, California, about an hour south of Santa Clara. This 95,000-square-foot facility, located on 14 acres, houses the Static RAM Division and Specialty Memory product line. Constructed in 1985, this facility contains an ultra-modern 25,000-square-foot highvolume wafer fabrication area measured at Class 2-to-3 (a maximum of 2 to 3 particles-per-cubic-foot of 0.2 micron or larger) clean room conditions. Careful design and construction of this fabrication area created a clean room environment far beyond the 1985 average for U.S. fab areas. This made possible the production of large volumes of high-density submicrongeometry, faststatic RAMs. This facility also houses shipping areas for IDT's leadership family of CMOS static RAMs. This site can expand to accommodate a $250,000-$ square-foot complex.

To extend our capabilities while maintaining strict control of our processes, IDT has an operational Assembly and Test facility located in Penang, Malaysia. This facility assembles product to U.S. standards, with all assemblies done under laminar flow conditions (Class 100) until the silicon is encased in its final packaging. All products in this facility are manufactured to the quality control requirements of MIL-STD883.

All of IDT's facilities are aimed at increasing our manufacturing productivity to supply ever-larger volumes of high-performance, cost-effective, leadership CMOS products.

## SUPERIOR QUALITY AND RELIABILITY

Maintaining the highest standards of quality in the industry on all products is the basis of Integrated Device Technology's manufacturing systems and procedures. From inception, quality and reliability are built into all of IDT's products. Quality is "designed in" at every stage of manufacturing-as opposed to being "tested-in" later - in order to ensure impeccable performance.

Dedicated commitment to fine workmanship, along with development of rigid controls throughout wafer fab, device assembly and electrical test, create inherently reliable products. Incomingmaterials are subjected to careful inspections. Quality monitors, or inspections, are performed throughout the manufacturing flow.

IDT military grade monolithichermetic products are designed to meet or exceed the demanding Class B reliability levels of MIL-STD-883 and MIL-I-38535, as defined by Paragraph 1.2.1 of MIL-STD-883.

Product flow and test procedures for all monolithic hermetic military grade products are in accordance with the latest revision and notice of MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with tight controls and inspections to ensure that products meet the requirements for $100 \%$ screening. Routine quality conformance lot testing is performed as defined in MIL-STD883, Methods 5004 and 5005.

For IDT module products, screening of the fully assembled substrates is performed, in addition to the monolithic level screening, to assure package integrity and mechanical
reliability. All modules receive 100\% electrical tests (DC, functional and dynamic switching) to ensure compliance with the "subsystem" specifications.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that commercial, industrial and military grade products consistently meet customer requirements for quality, reliability and performance.

## SPECIAL PROGRAMS

Class S. IDT also has all manufacturing, screening and test capabilities in-house (except X-ray and some Group D tests) to perform complete Class S processing per MIL-STD883 on all IDT products and has supplied Class S products on several programs.

Radiation Hardened. IDT has developed and supplied several levels of radiation hardened products for military/ aerospace applications to perform at various levels of dose rate, total dose, single event upset (SEU), upset and latchup. IDT products maintain nearly their same high-performance levels built to these special process requirements. The company has in-house radiation testing capability used both in process development and testing of deliverable product. IDT also has a separate group within the company dedicated to supplying products for radiation hardened applications and to continue research and development of process and products to further improve radiation hardening capabilities.

# GENERAL INEORMATION 

TECHNOLOCY AND CAPABILITIES

QUALITY AND RELIABILITY

FHPO PRODUCTS

SPECMALITY MEMOPY PRODUGTS

SUBSYSTEMS PRODUCTS

## QSP-QUALITY, SERVICE AND PERFORMANCE

Quality from the beginning, is the foundation for IDT's commitment to supply consistently high-quality products to our customers. IDT's quality commitment is embodied in its all pervasive Continuous Quality Improvement (CQI) process. Everyone who influences the quality of the product-from the designer to the shipping clerk-is committed to constantly improving the quality of their actions.

## IDT QUALITY PHILOSOPHY

"To make quantitative constant improvement in the quality of our actions that result in the supply of leadership products in conformance to the requirements of our customers."

## IDT's ASSURANCE STRATEGY FOR CQI

Measurable standards are essential to the success of CQI. All the processes contributing to the final quality of the product need to be monitored, measured and improved upon through the use of statistical tools.

PRODUCT FLOW


Ourcustomers receive the benefit of our optimized systems. Installed to enhance quality and reliability, these systems provide accurate and timely reporting on the effectiveness of manufacturing controls and the reliability and quality performance of IDT products and services.

SERVICE FLOW


These systems and controls concentrate on CQl by focusing on the following key elements:

## Statistical Techniques

Using statistical techniques, including Statistical Process Control (SPC) to determine whether the product/ processes are under control.

## Standardization

Implementing policies, procedures and measurement techniques that are common across different operational areas.

## Documentation

Documenting and training in policies, procedures, measurement techniques and updating through characterization/ capability studies.

## Productivity Improvement

Using constant improvement teams made up from employees at all levels of the organization.

## Leadership

Focusing on quality as a key business parameter and strategic strength.

## Total Employee Participation

Incorporating the CQI process into the IDT Corporate Culture.

## Customer Service

Supporting the customer, as a partner, through performance review and pro-active problem solving.

## People Excellence

Committing to growing, motivating and retaining people through training, goal setting, performance measurement and review.

## PRODUCT FLOW

Product quality starts here. IDT has mechanisms and procedures in place that monitor and control the quality of our development activities. From the calibration of design capture libraries through process technology and product characterization that establish whether the performance, ratings and reliability criteria have been met. This includes failure analysis of parts that will improve the prototype product.

At the pre-production stage once again in-house qualification tests assure the quality and reliability of the product. All specifications and manufacturing flows are established and personnel trained before the product is placed into production.

## Manufacturing

To accomplish CQI during the manufacturing stage, control items are determined for major manufacturing conditions. Data is gathered and statistical techniques are used to control specific manufacturing processes that affect the quality of the product.

In-process and final inspections are fed back to earlier processes to improve product quality. All product is burnedin (where applicable) before $100 \%$ inspection of electrical characteristics takes place.

Products which pass final inspection are then subject to Quality Assurance and Reliability Tests. This data is used to improve manufacturing processes and provide reliability predictions of field applications.

## Inventory and Shipping

Controis in shipping focus on ensuring parts are identified and packaged correctly. Care is also taken to see that the correct paperwork is present and the product being shipped was processed correctly.

## SERVICE FLOW

Quality not only applies to the product but to the quality -of -service we give our customers. Services is also constantly monitored for improvement.

## Order Procedures

Checks are made at the order entry stage to ensure the correct processing of the Customer's product. Afterverification and data entry the Acknowledgements (sent to Customers) are again checked to ensure details are correct. As part of the CQI process, the results of these verifications are analyzed using statistical techniques and corrective actions are taken.

## Production Control

Production Control (P.C.) is responsible for the flow and logistics of material as it moves through the manufacturing processes. The quality of the actions taken by P.C. greatly impinges on the quality of service the customer receives. Because many of our customers have implemented Just-inTime (JIT) manufacturing practices, IDT as a supplier also has to adopt these same disciplines. As a result, employees receive extensive training and the performance level of key actions are kept under constant review. These key actions include:

Quotation response and accuracy.
Scheduling response and accuracy.
Response and accuracy of Expedites.
Inventory, management, and effectiveness.
On time delivery.

## Customer Support

IDT has a worldwide network of sales offices and Technical Development Centers. These provide local customer support on business transactions, and in addition, support customers on applications information, technical services, benchmarking of hardware solutions, and demonstration of various Development Workstations.

The key to CQI is the timely resolution of defects and implementation of the corrective actions. This is no more important than when product failures are found by a customer. When failures are found at the customer's incoming inspection, in the production line, or the field application, the Division Quality Assurance group is the focal point for the investigation of the cause of failure and implementation of the corrective action. IDT constantly improves the level of support we give our customers by monitoring the response time to customers that have detected a product failure. Providing the customer with an analysis of the failure, including corrective actions and the statistical analysis of defects, brings CQI full circle-full support of our customers and their designs with high-quality products.

## SUMMARY

In 1990, IDT made the commitment to "Leadership through Quality, Service, and Performance Products".

We believe by following that credo IDT and our cusotmers will be successful in the coming decade. With the implementation of the CQI strategy within the company, we will satisfy our goal...
"Leadership through Quality, Service and Performance Products".

## IDT QUALITY CONFORMANCE PROGRAM

## A COMMITMENT TO QUALITY

Integrated Device Technology's monolithic assembly products are designed, manufactured and tested in accordance with the strict controls and procedures required by Military Standards. The documentation, design and manufacturing criteria of the Quality and Reliability Assurance Program were developed and are being maintained to the most current revisions of MIL-38510 as defined by paragraph 1.2.1 of MIL-STD-883 and MIL-STD-883 requirements.

Product flow and test procedures for all Class B monolithic hermetic Military Grade microcircuits are in full compliance with paragraph 1.2.1 of MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with stringent controls and inspections to ensure that products meet the requirements for $100 \%$ screening and quality conformance tests as defined in MIL-STD-883, Methods 5004 and 5005.

Product flow and test procedures for all plastic and commercial hermetic products are in accordance with industry practices for producing highly reliable microcircuits to ensure that products meet the IDT requirements for $100 \%$ screening and quality conformance tests.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that our products consistently meet customer requirements for quality, reliability and performance.

## SUMMARY

## Monolithic Hermetic Package Processing Flow ${ }^{(1)}$

Refer to the Monolithic Hermetic Package Processing Flow diagram. All test methods refer to MIL-STD-883 unless otherwise stated.

1. Wafer Fabrication: Humidity, temperature and particulate contamination levels are controlled and maintainedaccording to criteria patterned afterFederal Standard 209, Clean Room and Workstation Requirements. All critical workstations are maintained at Class 100 levels or better.

Wafers from each waferfabrication area are subjected to ScanningElectronMicroscope analysis on a periodic basis.
2. Die Visual Inspection: Wafers are cutandseparated and the individual die are $100 \%$ visually inspected to strict IDT-defined internal criteria.
3. Die Shear Monitor: To ensure die attach integrity, product samples are routinely subjected to a shear strength test per Method 2019.
4. Wire Bond Monitor: Product samples are routinely subjectedtoa astrengthtestperMethod2011, Condition D, to ensure the integrity of the lead bond process.
5. Pre-Cap Visual: Before the completed package is sealed, $100 \%$ of the product is visually inspected to Method 2010, Condition B criteria.
6. Environmental Conditioning: $100 \%$ of the sealed product is subjected to environmental stress tests. These thermal and mechanical tests are designed to eliminate units with marginal seal, die attach or lead bond integrity.
7. Hermetic Testing: $100 \%$ of the hermetic packages are subjected to fine and gross leak seal tests to eliminate marginally sealed units or units whose seals may have become defective as a result of environmental conditioning tests.
8. Pre-Burn-In Electrical Test: Each product is 100\% electrically tested at an ambient temperature of $+25^{\circ} \mathrm{C}$ to IDT data sheet or the customer specification.
9. Burn-In: $100 \%$ of the Military Grade product is burned-in under dynamic electrical conditions to the time and temperature requirements of Method 1015, Condition D. Except for the time, Commercial Grade product is burned-in as applicable to the same conditions as Military Grade devices.
10. Post-Burn-In Electrical: After burn-in, $100 \%$ of the Class B Military Grade product is electrically tested to IDT data sheet or customer specifications over the $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range. Commercial Grade products are sample tested to the applicable temperature extremes.
11. Mark: All product is marked with product type and lot code identifiers. MIL-STD-883 compliant Military Grade products are identified with the required compliant code letter.
12. Quality Conformance Tests: Samples of the Military Grade product which have been processed to the $100 \%$ screening tests of Method 5004 are routinely subjected to the quality conformance requirements of Method 5005.

## NOTE:

1. For quality requirements beyond Class B levels such as SEM analysis, $X$-Ray inspection, Particle Impact Noise Reduction (PIND) test, Class S screening or other customer specified screening flows, please contact your Integrated Device Technology sales representative.

## SUMMARY

## Monolithic Plastic Package Processing Flow

Refer to the Monolithic Plastic Package Processing Flow diagram. All test methods refer to MIL-STD-883 unless otherwise stated.

1. Wafer Fabrication: Humidity, temperature and particulate contamination levels are controlled and maintained accordingto criteria patterned afterFederal Standard 209, Clean Room and Workstation Requirements. All critical workstations are maintained at Class 100 levels or better.

Topside silicon nitride passivation is all applied to all wafers for better moisture barrier characteristics.

Wafers from each waferfabrication area are subjected to Scanning ElectronMicroscope analysis on a periodic basis.
2. Die Visual Inspection: Wafers are $100 \%$ visually inspected to strict IDT defined internal criteria.
3. Die Push Test: To ensure die attach integrity, product samples are routinely subjected to die push tests, patterned after MIL-STD-883, Method 2019.
4. Wire Bond Monitor: Product samples are routinely subjected to wire bond pull and ball shear tests to ensure the integrity of the wire bond process, patterned after MIL-STD-883, Method 2011, Condition D.
5. Pre-Cap Visual: Before encapsulation, all product lots are visually inspected (using LTPD 5 sampling plan) to criteria patterned after MIL-STD-883, Method 2010, Condition B.
6. Post Mold Cure: Plastic encapsulated devices are baked to ensure an optimum polymerization of the epoxy mold compound so as to enhance moisture resistance characteristics.
7. Pre-Burn-In Electrical: Each product is 100\% electrically tested at an ambienttemperature of $+25^{\circ} \mathrm{C}$ to IDT data sheet or the customer specification.
8. Burn-In: Except for MSI Logic family devices where it may be obtained as an option, all Commercial Grade plastic package products are burned-in for 16 hours at $+125^{\circ} \mathrm{C}$ minimum (or equivalent), utilizing the same burn-in conditions as the Military Grade product.
9. Post-Burn-In Electrical: After burn-in, $100 \%$ of the plastic product is electrically tested to IDT data sheet or customer specifications at the maximum temperature extreme. The minimum temperature extreme is tested periodically on an audit basis.
10. Mark: All product is marked with product type and lot code identifiers. Products are identified with the assembly and test locations.
11. Quality Conformance Inspection: Samples of the plastic product which have been processed to the $100 \%$ screening requirements are subjected to the Periodic Quality Conformance Inspection Program. Where indicated, the test methods are patterned after MIL-STD-883 criteria.

TABLE 1
This table defines the device class screening procedures for IDT's high reliability products in conformance with MIL-STD-883C.

## Monolithic Hermetic Package Final Processing Flow

|  | CLASS-S |  | CLASS-B |  | CLASS-C ${ }^{(1)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPERATION | TEST METHOD | RQMT | TEST METHOD | RQMT | TEST METHOD | RQMT |
| BURN-IN | 1015 Cond. D, 240 Hrs @ $125^{\circ} \mathrm{C}$ or equivalent | 100\% | ' 1015 Cond. D, 160 Hrs . © $125^{\circ} \mathrm{C}$ min or equivalent | 100\% | Per applicable device specification | 100\% |
| POST BURN-IN ELECTRICAL: <br> Static (DC), Functional and Switching (AC) | Per applicable device specification $+25,-55$ and $125^{\circ} \mathrm{C}$ | 100\% | Per applicable device specification $+25,-55$ and $125^{\circ} \mathrm{C}$ | 100\% | Per applicable ${ }^{(2)}$ device specification | 100\% |
| Group A ELECTRICAL: Static (DC), Functional and Switching (AC) | Per applicable device specification and 5005 | Sample | Per applicable device specification and 5005 | Sample | Per applicable ${ }^{(2)}$ device specification | Sample |
| MARK/LEAD STRAIGHTENING | IDT Spec | 100\% | IDT Spec | 100\% | IDT Spec | 100\% |
| FINAL ELECTRICAL TEST | Per applicable device specification $+25^{\circ} \mathrm{C}$ | 100\% | Per applicable device specification $+25^{\circ} \mathrm{C}$ | 100\% | Per applicable device specification $+25^{\circ} \mathrm{C}$ | 100\% |
| FINAL VISUAL/PACK | IDT Spec | 100\% | IDT Spec | 100\% | IDT Spec | 100\% |
| QUALITY CONFORMANCE INSPECTION | 5005 Group B, C, D. | Sample | 5005 Group B,C,D. | Sample | IDT Spec | Sample |
| QUALITY SHIPPING INSPECTION (Visual/Plant Clearance) | IDT Spec | 100\% | IDT Spec | 100\% | IDT Spec | 100\% |

## NOTES:

1. Class-C = IDT commercial spec. for hermetic and plastic packages
2. Typical $0^{\circ} \mathrm{C}, 70^{\circ} \mathrm{C}$, Extended $-55^{\circ} \mathrm{C}+125^{\circ} \mathrm{C}$

# RADIATION TOLERANT/ENHANCED/HARDENED PRODUCTS FOR RADIATION ENVIRONMENTS 

## INTRODUCTION

The need for high-performance CMOS integrated circuits in military and space systems is more critical today than ever before. The low power dissipation that is achieved using CMOS technology, along with the high complexity and density levels, makes CMOS the nearly ideal component for all types of applications.

Systems designed for military or space applications are intended for environments where high levels of radiation may be encountered. The implication of a device failure within a military or space system clearly is critical. IDT has made a significant contribution toward providing reliable radiationtolerant systems by offering integrated circuits with enhanced radiation tolerance. Radiation environments, IDT process enhancements and device tolerance levels achieved are described below.

## THE RADIATION ENVIRONMENT

There are four different types of radiation environments that are of concern to builders of military and space systems. These environments and their effects on the device operation, summarized in Figure 1, are as follows:

Total Dose Accumulation refers to the total amount of accumulated gamma rays experienced by the devices in the system, and is measured in RADS (SI) for radiation units experienced at the silicon level. The physical effect of gamma rays on semiconductor devices is to cause threshold shifts (Vt shifts) of both the active transistors as well as the parasitic field transistors. Threshold voltages decrease as total dose is accumulated; at some point, the device will begin to exhibit parametric failures as the input/output and supply currents increase. At higher radiation accumulation levels, functional failures occur. In memory circuits, however, functional failures due to memory cell failure often occur first.

Burst Radiation or Dose Rate refers to the amount of radiation, usually photons or electrons, experienced by the devices in the system due to a pulse event, and is measured in RADS (Si) per second. The effect of a high dose rate or burst of radiation on CMOS integrated circuits is to cause temporary upset of logic states and/or CMOS latch-up. Latchup can cause permanent damage to the device.

Single Event Upset (SEU) is a transient logic state change caused by high-energy ions, such as energetic cosmic rays, striking the integrated circuits. As the ion passes through the silicon, charge is either created through ionization or direct nuclear collision. If collected by a circuit node, this excess charge can cause a change in logic state of the circuit. Dynamic nodes that are not actively held at a particular logic state (dynamic RAMcells for example) are the mostsusceptible. These upsets are transient, but can cause system failures known as "soft errors."

Neutron Irradiation will cause structural damage to the silicon lattice which may lead to device leakage and, ultimately, functional failure.

## DEVICE ENHANCEMENTS

Of the four radiation environments above, IDT has taken considerable data on the first two, Total Dose Accumulation and Dose Rate. IDT has developed a process that significantly

| Radiation <br> Category | Primary <br> Particle | Source | Effect |
| :--- | :--- | :--- | :--- |
| Total Dose | Gamma | Space or <br> Nuclear <br> Event | Permanent |
| Dose Rate | Photons | Nuclear <br> Event | Temporary <br> Upset of Logic <br> State or <br> Latch-up |
| SEU | Cosmic <br> Rays | Space | Temporary <br> Upset of <br> Logic State |
| Neutron | Neutrons | Nuclear <br> Event | Device Leakage <br> Due to Silicon <br> Lattice Damage |

Figure 1.
improves the radiation tolerance of its devices within these environments. Prevention of SEU failures is usually accomplished by system-level considerations, such as Error Detection and Correction (EDC) circuitry, since the occurrence of SEUs is not particularly dependent on process technology. Through IDT's customer contracts, SEU has been gathered on some devices. Little is yet known about the effects of neutron-induced damage. For more information on SEU testing, contact IDT's Radiation Hardened Product Group.

Enhancements to IDT's standard process are used to create radiation enhanced and tolerant processes. Field and gate oxides are "hardened" to make the device less susceptible to radiation damage by modifying the process architecture to allow lower temperature processing. Device implants and Vts adjustments allow more Vt margin. In addition to process changes, IDT's radiation enhanced process utilizes epitaxial substrate material. The use of epi substrate material provides a lower substrate resistance environment to create latch-up free CMOS structures.

## RADIATION HARDNESS CATEGORIES

Radiation Enhanced (RE) or Radiation Tolerant ('RT) versions of IDT products follow IDT's military product data sheets whenever possible (consult factory). IDT's Total Dose Test plan exposes a sample of die on a wafer to a particular Total Dose level via ARACOR X-Ray radiation. This Total Dose Test plan qualifies each 'RE or 'RT wafer to a Total Dose level. Only wafers with sampled die that pass Total Dose level
tests are assembled and used for orders (consult factory for more details on Total Dose sample testing). With regard to Total Dose testing, clarifications/exceptions to MIL-STD-883, Methods 5005 and 1019 are required. Consult factory for more details.

The 'RE and 'RT process enhancements enable IDT to offer integrated circuits with varying grades of radiation tolerance or radiation "hardness".

- Radiation Enhanced process uses Epi wafers and is able to provide devices that can be Total Dose qualified to 10 K RADs (Si) or greater by IDT's ARACOR X-Ray Total Dose sample die test plan (Total Dose levels require negotiation, consult factory for more details).
- Radiation Tolerant product uses standard wafer/process material that is qualified to 10K RADs (Si) Total Dose by IDT's ARACOR X-Ray Total Dose sample die test plan. Integrated Device Technology can provide Radiation Tolerant/Enhanced versions of all product types (some speed grades may not be available as 'RE).

Please contact your IDT sales representative or factory marketing to determine availability and price of any IDT product processed in accordance with one of these levels of radiation hardness.

## CONCLUSION

There has been widespread interest within the military and space community in IDT's CMOS product line for its radiation hardness levels, as well as its high-performance and low power dissipation. To serve this growing need for CMOS circuits that must operate in a radiation environment, IDT has created a separate group within the company to concentrate on supplying products for these applications.Continuing research and development of process and products, including the use of in-house radiation testing capability, will allow Integrated Device Technology to offer continuously increasing levels of radiation-tolerant solutions.

## CENERAL INEORRATION

## TECHNOLOQY AND CAPABILITIES

QUALITY AND RELIABHLTY

## PACKAGE DIAGRAM OUTLINES

FIEO PRODUCTS

SPECIALITY MEMORY PRODUCTS

SUESYSTEMS PRODUCTS

## THERMAL PERFORMANCE CALCULATIONS FOR IDT'S PACKAGES

Since most of the electrical energy consumed by microelectronic devices eventually appears as heat, poor thermal performance of the device or lack of management of this thermal energy can cause a variety of deleterious effects. This device temperature increase can exhibit itself as one of the key variables in establishing device performance and long term reliability; on the other hand, effective dissipation of internally generated thermal energy can, if properly managed, reduce the deleterious effects and improve component reliability.

A few key benefits of IDT's enhanced CMOS process are: low power dissipation, high speed, increased levels of integration, wider operating temperature ranges and lower quiescent power dissipation. Because the reliability of an integrated circuit is largely dependent on the maximum temperature the device attains during operation, and as the junction stability declines with increases in junction temperature ( $\mathrm{T} J$ ), it becomes increasingly important to maintain a low ( T ).

CMOS devices stabilize more quickly and at greatly lower temperature than bipolar devices under normal operation. The accelerated aging of an integratedcircuit can be expressed as an exponential function of the junction temperature as:

$$
t A=\text { to } \exp \left[\frac{E a}{k}\left(\frac{1}{T o}-\frac{1}{T_{J}}\right)\right]
$$

where
$\mathrm{ta}_{\mathrm{A}}=$ lifetime at elevated junction $(\mathrm{T} \mathrm{J})$ temperature
to $=$ normal lifetime at normal junction (TO) temperature
Ea $=$ activation energy (ev)
$\mathrm{k}=$ Boltzmann's constant ( $8.617 \times 10^{-5} \mathrm{ev} / \mathrm{k}$ )
i.e. the lifetime of a device could be decreased by a factor of 2 for every $10^{\circ} \mathrm{C}$ increase temperature.

To minimize the deleterious effects associated with this potential increase, IDT has:

1. Optimized our proprietary low-power CMOS fabrication process to ensure the active junction temperature rise is minimal.
2. Selected only packaging materials that optimize heat dissipation, which encourages a cooler running device.
3. Physically designed all package components to enhance the inherent material properties and to take full advantage of heat transfer and radiation due to case geometries.
4. Tightly controlled the assembly procedures to meet or exceed the stringent criteria of MIL-STD-883_to ensure maximum heat transfer between die and packaging materials.
The following figures graphically illustrate the thermal values of IDT's current package families. Each envelop (shaded area) depicts a typical spread of values due to the influence of a number of factors which include: circuit size, package materials and package geometry. The following range of values are to be used as a comprehensive characterization of the major variables rather than single point of reference.

When calculating junction temperature ( TJ ), it is necessary to know the thermal resistance of the package ( $\theta \mathrm{JA}$ ) as measured in "degree celsius perwat". With the accompanying data, the following equation can be used to establish thermal performance, enhance device reliability and ultimately provide you, the user, with a continuing series of high-speed, lowpower CMOS solutions to your system design needs.
$\theta J A=[T J-T A] / P$
$T J=T A+P[\theta J A]=T A+P[\theta J C+\theta C A]$
where
$\frac{\theta J C=T J-T C}{P} \quad \frac{\theta C A=T C-T A}{P}$
$\theta=$ Thermal resistance
$\mathrm{J}=$ Junction
$\mathrm{P}=$ Operational power of device (dissipated)
$\mathrm{TA}=$ Ambient temperature in degree celsius
TJ = Temperature of the junction
Tc = Temperature of case/package
$\theta C A=$ Case to Ambient, thermal resistance-usually a measure of the heat dissipation due to natural or forced convection, radiation and mounting techniques.
$\theta J C=$ Junction to Case, thermal resistance-usually measured with reference to the temperature at a specific point on the package (case) surface. (Dependent on the package material properties and package geometry.)
$\theta J A=$ Junction to Ambient, thermal resistance-usually measured with respect to the temperature of a specified volume of still air. (Dependent on OJC + $\theta J A$ which includes the influence of area and environmental condition.)

Theta JA vs. Airflow 160 Pin Quad Flatpacks
Normal PQFP Enhanced PQFP maUAD


Delco Temp 09 Thermal Dle (.250"sq.) Parts mounted to standard 3" sq. test board.


Measurements done with Delco Temp09 Thermal Die (.250"sq.)

THETA JA vs. AIRFLOW
179 PIN PGA - R4000 PACKAGE INTEGRAL CuW HEATSINK - NO FIN ATTACHED


Delco Temp09 Thermal Die Array (.500"sq.) applied power $=3 \mathrm{~W}$

Theta JA vs. Alrflow PLASTIC SSOP PACKAGES


THETA JC : $20 / 24$ PIN $=35-40^{\circ} \mathrm{C} / \mathrm{W}$ $48 \mathrm{PIN}=16-20^{\circ} \mathrm{C} / \mathrm{W}$

THETA JA vs. AIR FLOW
32 pin J-bend SOIC


Theta JC was measured to be $17^{\circ} \mathrm{C} / \mathrm{W}$ - Die size (.150"x.250")


Delco Temp09 Thermal Die (.250"sq.)


Measurements were done using Temp09 Delco Thermal Die (.250sq.)

Theta JA - Still Air 16-20 Lead Ceramic Dips



Theta JA - Still Air 22-40 Ceramic Dips







PLASTIC SOICS: 24,28 \& 32 PINS



PLASTIC PLCCS: 28 \& 32 PINS


PLASTIC DIPS: 40,48 \& 64 PINS


PLASTIC PLCCS: 44,52,68 \& 84 PINS


PLASTIC SOICS: 16 \& 20 PINS


PA 56 THETA JA VS. AIRFLOW






Theta JA vs. Airflow $48 / 56$ lead (. 150 body) SSOP



Theta JA vs. Airflow


This data is with all leads soldered .250"sq. Delco Temp09 thermal die.

Theta JA vs. Alrflow 64/80/100 lead Thin Quad Flatpack (14mm body)


Theta JA vs. Airflow 48/56 lead (.150 body) SSOP


Theta JA (*C/W)

## PACKAGE DIAGRAM OUTLINE INDEX

MONOLITHIC PACKAGE DIAGRAM OUTLINES ..... 4.3
PKG. DESCRIPTION
P16-1 16-Pin Plastic DIP ( 300 mil ) ..... 16
P18-1 18-Pin Plastic DIP ( 300 mil ) ..... 17
P20-1 20-Pin Plastic DIP (300 mil) ..... 17
P22-1 22-Pin Plastic DIP ( 300 mil ) ..... 16
P24-1 24-Pin Plastic DIP ( 300 mil ) ..... 17
P24-2 24-Pin Plastic DIP ( 600 mil ) ..... 18
P28-1 28-Pin Plastic DIP ( 600 mil ) ..... 18
P28-2 28 -Pin Plastic DIP ( 300 mil ) ..... 16
P32-1 32-Pin Plastic DIP ( 600 mil ) ..... 18
P32-2 32-Pin Plastic DIP ( 300 mil ) ..... 16
P40-1 $\quad 40-\mathrm{Pin}$ Plastic DIP ( 600 mil ) ..... 18
P48-1 $\quad$ 48-Pin Plastic DIP ( 600 mil ) ..... 18
D16-1 16-Pin CERDIP ( 300 mil ) ..... 1
D18-1 18-Pin CERDIP ( 300 mil ) ..... 1
D20-1 20-Pin CERDIP ( 300 mil ) ..... 1
D22-1 22-Pin CERDIP ( 300 mil ) ..... 1
D24-1 24-Pin CERDIP ( 300 mil ) ..... 1
D24-2 24-Pin CERDIP ( 600 mil ) ..... 2
D24-3 24-Pin CERDIP ( 400 mil ) ..... 2
D28-1 28-Pin CERDIP ( 600 mil ) ..... 2
D28-3 28 -Pin CERDIP ( 300 mil ) ..... 1
D32-1 32-Pin CERDIP (wide body) ..... 2
D40-1 40-Pin CERDIP ( 600 mil ) ..... 2
C20-1 20-Pin Sidebraze DIP ( 300 mil ) ..... 3
C22-1 22-Pin Sidebraze DIP ( 300 mil ) ..... 3
C24-1 24-Pin Sidebraze DIP ( 300 mil ) ..... 3
C28-1 28-Pin Sidebraze DIP ( 300 mil ) ..... 3
C28-2 28-Pin Sidebraze DIP ( 400 mil ) ..... 4
C32-2 $32-$ Pin Sidebraze DIP ( 400 mil ) ..... 4
C32-3 $32-P i n$ Sidebraze DIP ( 300 mil ) ..... 3
C48-1 48-Pin Sidebraze DIP ( 400 mil ) ..... 4
C48-2 48 -Pin Sidebraze DIP ( 600 mil ) ..... 5
C68-1 68 -Pin Sidebraze DIP ( 600 mil ) ..... 5
G68-1 68-Lead Pin Grid Array (cavity up) ..... 13
G84-3 84 -Lead Pin Grip Array (cavity up - $11 \times 11$ grid) ..... 14
G108-1 108-Lead Pin Grid Array (cavity up) ..... 15
SO16-1 16-Pin Small Outline IC (gull wing) ..... 19
SO18-1 18-Pin Small Outine IC (gull wing) ..... 19
SO20-1 $20-\mathrm{Pin}$ Small Outline IC ( J -bend - 300 mil ) ..... 21
SO20-2 20-Pin Small Outline IC (gull wing) ..... 19
SO24-2 24-Pin Small Outline IC (gull wing) ..... 19
SO24-4 24-Pin Small Outline IC (J-bend - 300 mil ) ..... 21
SO24-8 $24-\mathrm{Pin}$ Small Outline IC ( J -bend - 300 mil ) ..... 21
SO28-2 $28-\mathrm{Pin}$ Small Outline IC (gull wing) ..... 20
SO28-3 28 -Pin Small Outline IC (gull wing) ..... 20
SO28-5 28 -Pin Small Outline IC ( J -bend - 300 mil ) ..... 21
SO32-2 $32-P i n$ Small Outline IC (J-bend - 300 mil ) ..... 21
SECTION PAGE

## SECTION PAGE

MONOLITHIC PACKAGE DIAGRAM OUTLINES (Continued) ..... 4.3
PKG. DESCRIPTION
J18-1 18-Pin Plastic Leaded Chip Carrier (rectangular) ..... 27
J20-1 20-Pin Plastic Leaded Chip Carrier (square) ..... 26

28-Pin Plastic Leaded Chip Carrier (square)

28-Pin Plastic Leaded Chip Carrier (square)

28-Pin Plastic Leaded Chip Carrier (square)

28-Pin Plastic Leaded Chip Carrier (square)

28-Pin Plastic Leaded Chip Carrier (square) .....  .....  .....  .....  ..... 26 .....  .....  .....  .....  ..... 26 .....  .....  .....  .....  ..... 26 .....  .....  .....  .....  ..... 26 .....  .....  .....  .....  ..... 26
32-Pin Plastic Leaded Chip Carrier (rectangular)
32-Pin Plastic Leaded Chip Carrier (rectangular)
32-Pin Plastic Leaded Chip Carrier (rectangular)
32-Pin Plastic Leaded Chip Carrier (rectangular)
32-Pin Plastic Leaded Chip Carrier (rectangular) ..... 27 ..... 27 ..... 27 ..... 27 ..... 27
44-Pin Plastic Leaded Chip Carrier (square)
44-Pin Plastic Leaded Chip Carrier (square)
44-Pin Plastic Leaded Chip Carrier (square)
44-Pin Plastic Leaded Chip Carrier (square)
44-Pin Plastic Leaded Chip Carrier (square) ..... 26 ..... 26 ..... 26 ..... 26 ..... 26
52-Pin Plastic Leaded Chip Carrier (square)
52-Pin Plastic Leaded Chip Carrier (square)
52-Pin Plastic Leaded Chip Carrier (square)
52-Pin Plastic Leaded Chip Carrier (square)
52-Pin Plastic Leaded Chip Carrier (square) ..... 26 ..... 26 ..... 26 ..... 26 ..... 26
68-Pin Plastic Leaded Chip Carrier (square)
68-Pin Plastic Leaded Chip Carrier (square)
68-Pin Plastic Leaded Chip Carrier (square)
68-Pin Plastic Leaded Chip Carrier (square)
68-Pin Plastic Leaded Chip Carrier (square) ..... 26 ..... 26 ..... 26 ..... 26 ..... 26
J28-1
J28-1
J28-1
J28-1
J28-1 ..... J32-1 ..... J32-1 ..... J32-1 ..... J32-1 ..... J32-1
J44-1
J44-1
J44-1
J44-1
J44-1 ..... J52-1 ..... J52-1 ..... J52-1 ..... J52-1 ..... J52-1
J68-1
J68-1
J68-1
J68-1
J68-1
J68-1
84-Pin Plastic Leaded Chip Carrier (square) ..... 26
J84-1
20-Pin Leadless Chip Carrier (rectangular) ..... 12
L20-1
10
L20-2 20-Pin Leadless Chip Carrier (square)
12
L22-1 22-Pin Leadless Chip Carrier (rectangular)
12
L24-1 24-Pin Leadless Chip Carrier (rectangular)
L28-1 28-Pin Leadless Chip Carrier (square) ..... 10
L28-2 28-Pin Leadless Chip Carrier (rectangular) ..... 12
L32-1 32-Pin Leadiess Chip Carrier (rectangular) ..... 12
L44-1 44-Pin Leadless Chip Carrier (square) ..... 10
L48-1 48-Pin Leadless Chip Carrier (square) ..... 10
L52-1 52-Pin Leadless Chip Carrier (square) ..... 11
L52-2 $52-$ Pin Leadless Chip Carrier (square) ..... 11
L68-1 68-Pin Leadless Chip Carrier (square) ..... 11
68-Pin Leadless Chip Carrier (square) ..... 11
L68-2
16-Lead CERPACK ..... 9
E16-1
9
E20-1 20-Lead CERPACK
9
E24-1 24-Lead CERPACKE28-19
E28-2 ..... 928-Lead CERPACK
F20-1 20-Lead Flatpack ..... 5
F20-2 20-Lead Flatpack (. 295 body) ..... 5
F24-1 24-Lead Flatpack ..... 5
F28-1 28-Lead Flatpack ..... 5
F28-2 28-Lead Flatpack ..... 5
F48-1 48-Lead Quad Flatpack ..... 6
F84-2 84-Lead Quad Flatpack (cavity up) ..... 8
PQ80-2 80-Lead Plastic Quad Flatpack (IEAJ) ..... 25
PQ100-2 100-Lead Plastic Quad Flatpack (EIAJ) ..... 25
PQ132-1 132-Lead Plastic Quad Flatpack (JEDEC) ..... 24
PN64-1 64-Lead Thin Quad Flatpack (TQFP) ..... 23
PN80-1 80-Lead Thin Quad Flatpack (TQFP) ..... 23
PN100-1 100-Lead Thin Quad Flatpack (TQFP) ..... 23
PN120-1 120-Lead Thin Quad Flatpack (TQFP) ..... 23

## MODULE PACKAGE DIAGRAM OUTLINES

Module package diagrams are located at the back of each Subsystems data sheet.

## PACKAGE DIAGRAM OUTLINES

Integrated Device Technology, Inc

## DUAL IN-LINE PACKAGES



NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. THE MINIMUM LIMIT FOR DIMENSION b1 MAY BE . 023 FOR CORNER LEADS.

## 16-28 LEAD CERDIP (300 MIL)

| DWG \# | D16-1 |  | D18-1 |  | D20-1 |  | D22-1 |  | D24-1 |  | D28-3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 16 |  | 18 |  | 20 |  | 22 |  | 24 |  | 28 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 140 | . 200 | . 140 | . 200 | . 140 | . 200 | . 140 | . 200 | . 140 | . 200 | . 140 | . 200 |
| b | 015 | . 021 | . 015 | . 021 | . 015 | . 021 | . 015 | . 021 | . 015 | . 021 | . 015 | . 021 |
| b1 | . 045 | . 060 | . 045 | . 060 | . 045 | . 060 | . 045 | . 060 | . 045 | . 065 | . 045 | . 065 |
| C | . 009 | . 012 | . 009 | . 012 | . 009 | . 012 | . 009 | . 012 | . 009 | . 014 | 009 | . 014 |
| D | . 750 | . 830 | . 880 | . 930 | . 935 | 1.060 | 1.050 | 1.080 | 1.240 | 1.280 | 1.440 | 1.485 |
| E | . 285 | . 310 | . 285 | . 310 | . 285 | . 310 | . 285 | . 310 | . 285 | . 310 | . 285 | . 310 |
| E1 | . 290 | . 320 | . 290 | . 320 | . 290 | 320 | . 300 | 320 | 300 | . 320 | . 300 | . 320 |
| e | . 100 BSC |  | . 100 BSC |  | . 100 BSC |  | . 100 BSC |  | . 100 BSC |  | . 100 BSC |  |
| L | . 125 | . 175 | . 125 | . 175 | 125 | . 175 | . 125 | . 175 | . 125 | . 175 | . 125 | . 175 |
| L1 | . 150 | - | . 150 | - | . 150 | - | . 150 | - | . 150 | - | . 150 | - |
| Q | . 015 | . 055 | . 015 | . 055 | 015 | . 060 | . 015 | . 060 | . 015 | .060 | . 015 | . 060 |
| S | . 020 | . 080 | . 020 | . 080 | . 020 | . 080 | . 020 | . 080 | . 030 | . 080 | . 030 | . 080 |
| S1 | . 005 | - | . 005 | - | . 005 | - | . 005 | - | . 005 | - | . 005 | - |
| $\alpha$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |

## DUAL IN-LINE PACKAGES (Continued)

24-40 LEAD CERDIP (400 \& 600 MIL)

| DWG \# | D24-3 |  | D24-2 |  | D28-1 |  | D40-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 24 |  | 24 |  | 28 |  | 40 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 130 | . 175 | . 090 | . 190 | . 090 | 200 | . 160 | . 220 |
| b | . 015 | . 021 | . 014 | . 023 | . 014 | . 023 | . 014 | . 023 |
| b1 | 045 | . 065 | . 045 | . 060 | . 045 | . 065 | . 045 | . 065 |
| C | 009 | . 014 | . 008 | 012 | 008 | 014 | . 008 | 014 |
| D | 1.180 | 1.250 | 1.230 | 1.290 | 1.440 | 1.490 | 2.020 | 2.070 |
| E | 350 | . 410 | 500 | 610 | . 510 | . 600 | . 510 | 600 |
| E1 | 380 | . 420 | 590 | . 620 | 590 | . 620 | 590 | 620 |
| e | . 100 BSC |  | . 100 BSC |  | . 100 BSC |  | . 100 BSC |  |
| L. | . 125 | . 175 | . 125 | . 200 | . 125 | . 200 | . 125 | 200 |
| L1 | . 150 | - | . 150 | - | . 150 | - | . 150 | - |
| Q | . 015 | . 060 | . 015 | 060 | 020 | . 060 | 020 | . 060 |
| 5 | . 030 | 070 | . 030 | . 080 | . 030 | . 080 | . 030 | . 080 |
| S1 | 005 | - | 005 | - | . 005 | - | . 005 | - |
| $\alpha$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | 0. | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |

32 LEAD CERDIP (WIDE BODY)

| DWG \# | D32-1 |  |
| :---: | :---: | :---: |
| \#OF LDS (N) | 32 |  |
| SYMBOL | MIN | MAX |
| A | .120 | .210 |
| b | .014 | .023 |
| b1 | .045 | .065 |
| C | .008 | .014 |
| D | 1.625 | 1.675 |
| E | .570 | .600 |
| E1 | .590 | .620 |
| e | .100 | BSC |
| L | .125 | .200 |
| L1 | .150 | - |
| Q | .020 | .060 |
| S | .030 | .080 |
| S1 | .005 | - |
| $\alpha$ | $0^{\circ}$ | $15^{\circ}$ |



NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

20-32 LEAD SIDE BRAZE DIP (300 MIL)

| DWG \# | C20-1 |  | C22-1 |  | C24-1 |  | C28-1 |  | C32-3 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 20 |  | 22 |  | 24 |  | 28 |  | 32 |  |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN |  | MAX | MIN | MAX | MIN | MAX |
| A | .090 | .200 | .100 | .200 | .090 | .200 | .090 | .200 | .090 | .200 |  |
| b | .014 | .023 | .014 | .023 | .015 | .023 | .014 | .023 | .014 | .023 |  |
| b1 | .045 | .060 | .045 | .060 | .045 | .060 | .045 | .060 | .045 | .060 |  |
| C | .008 | .015 | .008 | .015 | .008 | .015 | .008 | .015 | .008 | .014 |  |
| D | .970 | 1.060 | 1.040 | 1.120 | 1.180 | 1.230 | 1.380 | 1.420 | 1.580 | 1.640 |  |
| E | .260 | .310 | .260 | .310 | .220 | .310 | .220 | .310 | .280 | .310 |  |
| E1 | .290 | .320 | .290 | .320 | .290 | .320 | .290 | .320 | .290 | .320 |  |
| e | .100 BSC | .100 | BSC | .100 | BSC | .100 | BSC | .100 | BSC |  |  |
| L | .125 | .200 | .125 | .200 | .125 | .200 | .125 | .200 | .100 | .175 |  |
| L1 | .150 | - | .150 | - | .150 | - | .150 | - | .150 | - |  |
| Q | .015 | .060 | .015 | .060 | .015 | .060 | .015 | .060 | .030 | .060 |  |
| S | .030 | .065 | .030 | .065 | .030 | .065 | .030 | .065 | .030 | .065 |  |
| S1 | .005 | - | .005 | - | .005 | - | .005 | - | .005 | - |  |
| S2 | .005 | - | .005 | - | .005 | - | .005 | - | .005 | - |  |

DUAL IN-LINE PACKAGES (Continued)


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

28-48 LEAD SIDE BRAZE DIP ( 400 MIL )

| DWG \# | C28-2 |  | C32-2 |  | C48-1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 28 |  | 32 |  | 48 |  |  |
| SYMBOL | MIN | MAX | MIN |  | MAX | MIN | MAX |
| A | .090 | .200 | .090 | .200 | .085 | .190 |  |
| b | .014 | .023 | .014 | .023 | .014 | .023 |  |
| b1 | .045 | .060 | .045 | .060 | .045 | .060 |  |
| C | .008 | .014 | .008 | .014 | .008 | .014 |  |
| D | 1.380 | 1.420 | 1.580 | 1.640 | 1.690 | 1.730 |  |
| E | .380 | .420 | .380 | .410 | .380 | .410 |  |
| E1 | .390 | .420 | .390 | .420 | .390 | .420 |  |
| e | .100 BSC | .100 | BSC | .070 | BSC |  |  |
| L | .100 | .175 | .100 | .175 | .125 | .175 |  |
| L1 | .150 | - | .150 | - | .150 | - |  |
| Q | .030 | .060 | .030 | .060 | .020 | .070 |  |
| S | .030 | .065 | .030 | .065 | .030 | .065 |  |
| S1 | .005 | - | .005 | - | .005 | - |  |
| S2 | .005 | - | .005 | - | .005 | - |  |

## DUAL IN-LINE PACKAGES (Continued)



NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

48 \& 68 LD SIDE BRAZE ( 600 MIL )

| DWG \# | $C 48-2$ |  | $C 68-1$ |  |
| :---: | :---: | :---: | :---: | :---: |
| \#OF LDS (N) | 48 |  | 68 |  |
| SYMBOL | MIN | MAX | MIN | MAX |
| A | .100 | .190 | .085 | .190 |
| b | .015 | .023 | .015 | .023 |
| b1 | .045 | .060 | .045 | .060 |
| C | .008 | .012 | .008 | .012 |
| $D$ | 2.370 | 2.430 | 2.380 | 2.440 |
| E | .550 | .610 | .580 | .610 |
| E1 | .595 | .620 | .590 | .620 |
| e | .100 | BSC | .070 | BSC |
| L | .125 | .175 | .125 | .175 |
| L1 | .150 | - | .150 | - |
| Q | .020 | .060 | .020 | .070 |
| S | .030 | .065 | .030 | .065 |
| S1 | .005 | - | .005 | - |
| S2 | .005 | - | .005 | - |

## FLATPACKS

## 20-28 LEAD FLATPACK



NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

| DWG \# | F20-1 |  | F20-2 |  | F24-1 |  | F28-1 |  | F28-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 20 |  | 20 (.295 BODY) |  | 24 |  | 28 |  | 28 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 045 | . 092 | . 045 | . 092 | . 045 | . 090 | . 045 | . 090 | . 045 | . 115 |
| b | . 015 | . 019 | . 015 | . 019 | . 015 | . 019 | . 015 | . 019 | . 015 | . 019 |
| C | 004 | . 007 | . 004 | . 007 | . 004 | . 007 | . 004 | . 007 | . 004 | . 007 |
| D | - | . 540 | - | . 540 | - | . 640 | 710 | . 740 | . 710 | 740 |
| E | 340 | . 360 | . 245 | 303 | . 360 | . 420 | 480 | . 520 | 480 | 520 |
| E2 | . 130 | - | . 130 | - | . 180 | - | . 180 | - | . 180 | - |
| E3 | . 030 | - | . 030 | - | . 030 | - | . 040 | - | . 040 | - |
| e | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  |
| K | . 006 | . 015 | . 008 | . 015 | - | - | - | - | - | - |
| L | 250 | . 370 | . 250 | 370 | 250 | . 370 | 250 | . 370 | 250 | 370 |
| Q | . 010 | . 040 | . 010 | . 040 | . 010 | . 040 | . 010 | . 045 | . 026 | . 045 |
| S | - | 045 | - | 045 | - | . 045 | - | . 045 | - | . 045 |
| S1 | . 000 | - | . 005 | - | . 005 | - | . 005 | - | 005 | - |

FLATPACKS (Continued)


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

48-64 LEAD QUAD FLATPACK

| DWG \# | F48-1 |  | F64-1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 48 |  | 64 |  |  |
| SYMBOL | MIN | MAX | MIN |  |  |
| A | .089 | .108 | .070 | .090 |  |
| A1 | .079 | .096 | .054 | .078 |  |
| A2 | .058 | .073 | .030 | .045 |  |
| b | .018 | .022 | .016 | .020 |  |
| C | .008 | .010 | .009 | .012 |  |
| D/E | - | .750 | .885 | .915 |  |
| D1/E1 | .100 REF | .075 REF |  |  |  |
| D2/E2 | .550 BSC | .750 BSC |  |  |  |
| e | .050 BSC | .050 BSC |  |  |  |
| L | .350 | .450 | .350 | .450 |  |
| ND/NE | 12 |  |  | 16 |  |

## FLATPACKS (Continued)

84 LEAD QUAD FLATPACK (CAVITY UP)


| DWG \# | F84-2 |  |
| :---: | :---: | :---: |
| \# OF LDS (N) | 84 |  |
| SYMBOL | MIN | MAX |
| A | - | .140 |
| A1 | - | .105 |
| b | .014 | .020 |
| C | .007 | .013 |
| D/E | 1.940 | 1.960 |
| D1/E1 | 1.130 | 1.170 |
| D2/E2 | 1.000 |  |
| BSC |  |  |
| D3/E3 | .500 |  |
| BSC |  |  |
| e | .050 |  |
| BSC |  |  |
| L | .350 | .450 |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

## CERPACKS



NOTES:

1. ALL DIMENSION ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

## 16-28 LEAD CERPACK

| DWG \# | E16-1 |  | E20-1 |  | E24-1 |  | E28-1 |  | E28-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 16 |  | 20 |  | 24 |  | 28 |  | 28 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .055 | .085 | .045 | .092 | .045 | .090 | .045 | .115 | .045 | .090 |
| b | .015 | .019 | .015 | .019 | .015 | .019 | .015 | .019 | .015 | .019 |
| C | .0045 | .006 | .0045 | .006 | .0045 | .006 | .0045 | .006 | .0045 | .006 |
| D | .370 | .430 | - | .540 | - | .640 | - | .740 | - | .740 |
| E | .245 | .285 | .245 | .300 | .300 | .420 | .460 | .520 | .340 | .380 |
| E1 | - | .305 | - | .305 | - | .440 | - | .550 | - | .400 |
| e | .050 | BSC | .050 | BSC | .050 | BSC | .050 | BSC | .050 | BSC |
| K | .008 | .015 | .008 | .015 | .008 | .015 | .008 | .015 | .008 | .015 |
| L | .250 | .370 | .250 | .370 | .250 | .370 | .250 | .370 | .250 | .370 |
| Q | .026 | .040 | .026 | .040 | .026 | .040 | .026 | .045 | .026 | .045 |
| S | - | .045 | - | .045 | - | .045 | - | .045 | - | .045 |
| S1 | .005 | - | .005 | - | .005 | - | .000 | - | .005 | - |

## LEADLESS CHIP CARRIERS



NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.


20-48 LEAD LCC (SQUARE)

| DWG \# | L20-2 |  | L28-1 |  | L44-1 |  | L48-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 20 |  | 28 |  | 44 |  | 48 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 064 | . 100 | . 064 | . 100 | . 064 | . 120 | . 055 | . 120 |
| A1 | . 054 | . 066 | . 050 | . 088 | . 054 | 088 | . 045 | . 090 |
| B1 | . 022 | . 028 | . 022 | . 028 | . 022 | . 028 | . 017 | . 023 |
| B2 | . 072 REF |  | . 072 REF |  | . 072 REF |  | . 072 REF |  |
| B3 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 |
| D/E | . 342 | . 358 | . 442 | . 460 | . 640 | . 660 | . 554 | . 572 |
| D1/E1 | . 200 BSC |  | . 300 BSC |  | . 500 BSC |  | . 440 BSC |  |
| D2/E2 | . 100 BSC |  | . 150 BSC |  | . 250 BSC |  | . 220 BSC |  |
| D3/E3 | - | . 358 | - | . 460 | - | . 560 | . 500 | . 535 |
| e | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 040 BSC |  |
| e1 | . 015 | - | . 015 | - | . 015 | - | . 015 | - |
| h | . 040 REF |  | . 040 REF |  | . 040 REF |  | . 012 RADIUS |  |
| $J$ | . 020 REF |  | . 020 REF |  | . 020 REF |  | . 020 REF |  |
| L | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 033 | . 047 |
| L1 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 033 | . 047 |
| L2 | . 077 | . 093 | . 077 | . 093 | . 077 | . 093 | . 077 | . 093 |
| L3 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 |
| ND/NE | 5 |  | -7 |  | 11 |  | 12 |  |

LEADLESS CHIP CARRIERS (Continued)
52-68 LEAD LCC (SQUARE)

| DWG \# | L52-1 |  | L52-2 |  | L68-2 |  | L68-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 52 |  | 52 |  | 68 |  | 68 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 061 | . 087 | . 082 | . 120 | . 082 | . 120 | . 065 | . 120 |
| A1 | . 051 | . 077 | . 072 | . 088 | . 072 | . 088 | . 055 | . 075 |
| B1 | . 022 | . 028 | . 022 | . 028 | . 022 | . 028 | . 008 | . 014 |
| B2 | . 072 REF |  | . 072 REF |  | . 072 REF |  | . 072 REF |  |
| B3 | . 006 | . 022 | . 006 | 022 | 006 | 022 | 006 | . 022 |
| D/E | . 739 | 761 | . 739 | . 761 | 938 | 962 | . 554 | 566 |
| D1/E1 | . 600 BSC |  | . 600 BSC |  | . 800 BSC |  | 400 BSC |  |
| D2/E2 | . 300 BSC |  | . 300 BSC |  | . 400 BSC |  | 200 BSC |  |
| D3/E3 | - | . 661 | - | . 661 | - | 862 | - | . 535 |
| e | . 050 BSC |  | . 050 BSC |  | 050 BSC |  | .025 BSC |  |
| e1 | . 015 | - | . 015 | - | . 015 | - | 015 | - |
| h | . 040 REF |  | . 040 REF |  | . 040 REF |  | . 040 REF |  |
| $J$ | . 020 REF |  | . 020 REF |  | . 020 REF |  | . 020 REF |  |
| L | . 045 | . 055 | 045 | . 055 | . 045 | 055 | . 045 | . 055 |
| L1 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 |
| L2 | . 077 | . 093 | . 075 | . 093 | . 075 | . 095 | . 077 | . 093 |
| L3 | . 003 | . 015 | 003 | . 015 | . 003 | . 015 | . 003 | . 015 |
| ND/NE | 13 |  | 13 |  | 17 |  | 17 |  |

LEADLESS CHIP CARRIERS (Continued)


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

20-32 LEAD LCC (RECTANGULAR)


| DWG \# | L20-1 |  | L22-1 |  | L24-1 |  | L28-2 |  | L32-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS ( N ) | 20 |  | 22 |  | 24 |  | 28 |  | 32 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 060 | . 075 | . 064 | . 100 | . 064 | . 120 | . 060 | . 120 | . 060 | . 120 |
| A1 | . 050 | . 065 | 054 | 063 | . 054 | . 066 | . 050 | . 088 | . 050 | . 088 |
| B1 | . 022 | . 028 | . 022 | . 028 | . 022 | . 028 | . 022 | . 028 | . 022 | . 028 |
| B2 | . 072 REF |  | . 072 REF |  | . 072 REF |  | . 072 REF |  | . 072 REF |  |
| B3 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 |
| D | . 284 | . 296 | . 284 | . 296 | 292 | . 308 | . 342 | 358 | . 442 | 458 |
| D1 | . 150 BSC |  | . 150 BSC |  | . 200 BSC |  | . 200 BSC |  | . 300 BSC |  |
| D2 | . 075 BSC |  | . 075 BSC |  | . 100 BSC |  | . 100 BSC |  | . 150 BSC |  |
| D3 | - | . 280 | - | 280 | - | . 308 | - | . 358 | - | 458 |
| E | 420 | . 435 | . 480 | 496 | . 392 | 408 | . 540 | 560 | . 540 | 560 |
| E1 | . 250 BSC |  | . 300 BSC |  | . 300 BSC |  | . 400 BSC |  | . 400 BSC |  |
| E2 | . 125 BSC |  | . 150 BSC |  | . 150 BSC |  | . 200 BSC |  | . 200 BSC |  |
| E3 | - | . 410 | - | 480 | - | . 408 | - | 558 | - | 558 |
| e | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  |
| e1 | . 015 | - | 015 | - | 015 | - | . 015 | - | . 015 | - |
| h | . 040 REF |  | . 012 RadIUS |  | . 025 REF |  | . 040 REF |  | . 040 REF |  |
| J | . 020 REF |  | . 012 RADIUS |  | . 015 REF |  | . 020 REF |  | . 020 REF |  |
| L | . 045 | . 055 | . 039 | . 051 | . 040 | . 050 | . 045 | . 055 | . 045 | 055 |
| L1 | . 045 | . 055 | . 039 | . 051 | . 040 | . 050 | . 045 | . 055 | . 045 | 055 |
| L2 | . 080 | . 095 | . 083 | . 097 | . 077 | . 093 | . 077 | . 093 | . 077 | . 093 |
| L3 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 |
| ND |  |  | 4 |  | $\frac{5}{7}$ |  | 5 |  | 7 |  |
| NE | 6 |  |  |  |  |  |  |  |

## PIN GRID ARRAYS

68 PIN PGA (CAVITY UP)


| DWG \# | G68-1 |  |
| :---: | :---: | :---: |
| \# OF PINS (N) | 68 |  |
| SYMBOL | MIN | MAX |
| A | . 070 | . 145 |
| $\phi$ B | . 016 | . 020 |
| $\varnothing$ В1 | - | . 080 |
| $\phi$ B2 | . 040 | . 060 |
| D/E | 1.140 | 1.180 |
| D1/E1 | 1.000 BSC |  |
| e | . 100 BSC |  |
| L | . 120 | . 140 |
| M | 11 |  |
| Q | 040 | 060 |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.

## PIN GRID ARRAYS (Continued)

84 PIN PGA (CAVITY UP - 11 X 11 GRID)


| DWG \# | G84-3 |  |
| :---: | :---: | :---: |
| $\#$ OF PINS (N) | 84 |  |
| SYMBOL | MIN | MAX |
| A | .070 | .145 |
| $\varnothing$ B | .016 | .020 |
| $\varnothing \mathrm{~B} 1$ | - | .080 |
| $\phi$ B2 | .040 | .060 |
| D/E | 1.080 | 1.120 |
| D1/E1 | 1.000 BSC |  |
| e | 100 BSC |  |
| L | .120 | .140 |
| M | 11 |  |
| Q | .040 | .060 |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL " $N$ " REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.

## PIN GRID ARRAYS (Continued)

108 PIN PGA (CAVITY UP)


| DWG \# |  | G108-1 |  |
| :---: | :---: | :---: | :---: |
| \# OF PINS (N) | 108 |  |  |
| SYMBOL | MIN | MAX |  |
| A | .070 | .145 |  |
| $\phi$ B | .016 | .020 |  |
| $\phi$ B1 | - | .080 |  |
| $\phi \mathrm{~B} 2$ | .040 | .060 |  |
| D/E | 1.188 | 1.212 |  |
| D1/E1 | 1.100 |  |  |
| BSC |  |  |  |
| e | .100 | BSC |  |
| L | .120 | .140 |  |
| M | 12 |  |  |
| Q | .040 | .060 |  |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL " $N$ " REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.

PLASTIC DUAL IN-LINE PACKAGES
16-32 LEAD PLASTIC DIP (300 MIL)

notes:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. D \& E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

| DWG \# | P16-1 |  | P22-1 |  | P28-2 |  | P32-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 16 |  | 22 |  | 28 |  | 32 |  |
| SYMBOLS | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 140 | . 165 | 145 | . 165 | 145 | . 180 | 145 | . 180 |
| A1 | . 015 | 035 | 015 | . 035 | 015 | . 030 | 015 | 030 |
| b | . 015 | . 022 | 015 | . 022 | 015 | . 022 | 016 | 022 |
| b1 | 050 | 070 | 050 | 065 | 045 | 060 | 045 | 060 |
| C | . 008 | 012 | 008 | 012 | 008 | . 015 | 008 | 015 |
| D | 745 | 760 | 1.050 | 1.060 | 1.345 | 1.385 | 1.545 | 1.585 |
| E | 300 | 325 | 300 | . 320 | . 300 | . 325 | 300 | . 325 |
| E1 | 247 | 260 | 240 | 270 | . 270 | . 295 | 275 | 295 |
| e | 090 | 110 | 090 | . 110 | . 090 | . 110 | 090 | . 110 |
| eA | 310 | 370 | 310 | . 370 | 310 | 400 | 310 | 400 |
| L | . 120 | . 150 | 120 | . 150 | . 120 | . 150 | . 120 | . 150 |
| $\alpha$ | $0^{\circ}$ | $15^{\circ}$ | 0 | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | 0 | $15^{\circ}$ |
| S | . 015 | . 035 | . 020 | . 040 | . 020 | . 042 | . 020 | . 060 |
| Q1 | . 050 | . 070 | . 055 | . 075 | . 055 | . 065 | . 055 | . 065 |

## PLASTIC DUAL IN-LINE PACKAGES (Continued)

18-24 LEAD PLASTIC DIP (300 MIL - FULL LEAD)


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. D \& E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

| DWG \# | $\mathrm{P} 18-1$ |  | $\mathrm{P} 20-1$ |  | $\mathrm{P} 24-1$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 18 |  | 20 |  | 24 |  |
| SYMBOLS | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .140 | .165 | .145 | .165 | .145 | .165 |
| A1 | .015 | .035 | .015 | .035 | .015 | .035 |
| b | .015 | .020 | .015 | .020 | .015 | .020 |
| b1 | .050 | .070 | .050 | .070 | .050 | .065 |
| C | .008 | .012 | .008 | .012 | .008 | .012 |
| D | .885 | .910 | 1.022 | 1.040 | 1.240 | 1.255 |
| E | .300 | .325 | .300 | .325 | .300 | .320 |
| E1 | .247 | .260 | .240 | .280 | .250 | .275 |
| e | .090 | .110 | .090 | .110 | .090 | .110 |
| eA | .310 | .370 | .310 | .370 | .310 | .370 |
| L | .120 | .150 | .120 | .150 | .120 | .150 |
| $\alpha$ | 0 | 15 | 0 | 150 | 0 | $155^{\circ}$ |
| S | .040 | .060 | .025 | .070 | .055 | .075 |
| Q1 | .050 | .070 | .055 | .075 | .055 | .070 |

PLASTIC DUAL IN-LINE PACKAGES (Continued)
24-48 LEAD PLASTIC DIP (600 MIL)


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. $D$ \& E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

| DWG \# | P24-2 |  | P28-1 |  | P32-1 |  | P40-1 |  | P48-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LEADS (N) | 24 |  | 28 |  | 32 |  | 40 |  | 48 |  |
| SYMBOLS | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | 160 | . 185 | 160 | . 185 | . 170 | . 190 | 160 | 185 | . 170 | . 200 |
| A1 | 015 | . 035 | 015 | 035 | . 015 | . 050 | 015 | 035 | 015 | . 035 |
| b | . 015 | . 020 | . 015 | 020 | . 016 | . 020 | 015 | . 020 | . 015 | . 020 |
| b1 | 050 | 065 | 050 | . 065 | . 045 | . 055 | 050 | . 065 | 050 | . 065 |
| C | 008 | 012 | 008 | 012 | . 008 | 012 | 008 | 012 | 008 | . 012 |
| D | 1.240 | 1.260 | 1.420 | 1.460 | 1.645 | 1.655 | 2.050 | 2.070 | 2.420 | 2.450 |
| E | 600 | . 620 | 600 | . 620 | . 600 | . 625 | 600 | 620 | 600 | . 620 |
| E1 | . 530 | 550 | 530 | 550 | . 530 | 550 | 530 | 550 | . 530 | . 560 |
| e | 090 | . 110 | 090 | . 110 | . 090 | . 110 | 090 | 110 | 090 | . 110 |
| eA | 610 | . 670 | 610 | . 670 | . 610 | . 670 | . 610 | . 670 | 610 | . 670 |
| L | . 120 | . 150 | 120 | . 150 | . 125 | . 135 | . 120 | . 150 | 120 | 150 |
| $\alpha$ | 0 | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0{ }^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |
| S | . 060 | . 080 | 055 | 080 | . 070 | . 080 | 070 | 085 | 060 | 075 |
| Q1 | . 060 | 080 | 060 | 080 | . 065 | 075 | 060 | 080 | 060 | 080 |

SMALL OUTLINE IC
16-24 LEAD SOIC (GULL WING - JEDEC)

PIN


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. D \& E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF PKG.
4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .OO4" AT THE SEATING PLANE.


| DWG \# | S016-1 |  | SO18-1 |  | SO20-2 |  | SO24-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 16 (.300) |  | 18 (.300) |  | 20 (.300") |  | 24 (.300") |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 095 | . 1043 | . 095 | . 1043 | . 095 | . 1043 | . 095 | . 1043 |
| A1 | . 005 | . 0118 | . 005 | . 0118 | . 005 | . 0118 | . 005 | . 0118 |
| B | . 014 | . 020 | . 014 | . 020 | . 014 | . 020 | . 014 | . 020 |
| C | . 0091 | . 0125 | . 0091 | . 0125 | . 0091 | 0125 | . 0091 | . 0125 |
| D | . 403 | . 413 | . 447 | . 462 | . 497 | . 511 | . 600 | . 614 |
| e | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  |
| E | . 292 | . 2992 | . 292 | . 2992 | . 292 | . 2992 | . 292 | . 2992 |
| h | . 010 | . 020 | . 010 | . 020 | . 010 | . 020 | . 010 | . 020 |
| H | . 400 | . 419 | . 400 | . 419 | . 400 | . 419 | . 400 | . 419 |
| L | . 018 | . 045 | . 018 | . 045 | . 018 | . 045 | . 018 | . 045 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8 \cdot$ | $0 \cdot$ | $8^{\circ}$ | $0^{\circ}$ | $8 \cdot$ |
| S | . 023 | . 035 | . 023 | . 035 | . 023 | . 035 | . 023 | . 035 |

SMALL OUTLINE IC (Continued)
28 LEAD SOIC (GULL WING - JEDEC)


1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. $D \& E$ DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF THE PKG.
4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .OO4" AT THE SEATING PLANE.
h


| DWG \# | SO28-2 |  | SO28-3 |  |
| :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | $28\left(.300^{\prime \prime}\right)$ | $28(.330 ")$ |  |  |
| SYMBOL | MIN | MAX | MIN | MAX |
| A | .095 | .1043 | .110 | .120 |
| A1 | .005 | .0118 | .005 | .014 |
| B | .014 | .020 | .014 | .019 |
| C | .0091 | .0125 | .006 | .010 |
| D | .700 | .712 | .718 | .728 |
| e | .050 | BSC | .050 | BSC |
| E | .292 | .2992 | .340 | .350 |
| h | .010 | .020 | .012 | .020 |
| H | .400 | .419 | .462 | .478 |
| L | .018 | .045 | .028 | .045 |
| $\alpha$ | 0 | $8^{\circ}$ | 0 | $8^{\circ}$ |
| S | .023 | .035 | .023 | .035 |

SMALL OUTLINE IC (Continued)
20-32 LEAD SOIC (J-BEND, 300 MIL )


| DWG \# | S020-1 |  | SO24-4 |  | SO24-8 |  | 5028-5 |  | 5032-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 20 |  | 24 |  | 24 |  | 28 |  | 32 |  |
| SYMBOLS | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 120 | . 140 | . 130 | 148 | . 120 | 140 | . 120 | . 140 | . 130 | . 148 |
| A1 | . 078 | . 095 | . 082 | . 095 | . 078 | . 091 | . 078 | . 095 | . 082 | . 095 |
| B | - | - | . 026 | . 032 | - | - | - | - | . 026 | . 032 |
| B1 | 014 | . 020 | . 015 | . 020 | . 014 | . 019 | . 014 | . 020 | . 016 | . 020 |
| C | . 008 | . 013 | . 007 | . 011 | . 0091 | . 0125 | . 008 | . 013 | . 008 | . 013 |
| D1 | . 500 | . 512 | . 620 | . 630 | . 602 | 612 | . 700 | . 712 | . 820 | . 830 |
| E | . 335 | . 347 | . 335 | . 345 | . 335 | . 347 | . 335 | 347 | . 330 | 340 |
| E1 | . 292 | 300 | . 295 | . 305 | . 292 | . 299 | . 292 | 300 | . 295 | 305 |
| E2 | 262 | 272 | 260 | . 280 | . 262 | . 272 | . 262 | . 272 | 260 | . 275 |
| e | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  |
| h | . 010 | . 020 | . 010 | . 020 | . 010 | . 016 | . 012 | 020 | . 012 | . 020 |
| S | . 023 | 035 | . 032 | . 043 | . 032 | . 043 | . 023 | . 035 | . 032 | . 043 |

## PLASTIC QUAD FLATPACKS

## TQFP



NOTES:

1. ALL DIMENSIONS ARE IN MELLIMETERS, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. D1 \& E1 DO NOT INCLUDE MOLD PROTRUSION AND TO BE MEASURED FROM THE BOTTOM OF THE PACKAGE. ALLOWABLE PROTRUSION TO BE . 254 PER SIDE.

PLASTIC QUAD FLATPACKS (Continued)
64-120 LEAD TQFP

| DWG \# | PN 64-1 |  | PN 80-1 |  | PN 100-1 |  | PN 120-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | - | 1.60 | - | 1.60 | - | 1.60 | - | 1.60 |
| A1 | . 05 | . 15 | . 05 | . 15 | . 05 | . 15 | . 05 | . 15 |
| A2 | 1.35 | 1.45 | 1.35 | 1.45 | 1.35 | 1.45 | 1.35 | 1.45 |
| D | 15.75 | 16.25 | 15.75 | 16.25 | 15.75 | 16.25 | 15.75 | 16.25 |
| D1 | 13.95 | 14.05 | 13.95 | 14.05 | 13.95 | 14.05 | 13.95 | 14.05 |
| E | 15.75 | 16.25 | 15.75 | 16.25 | 15.75 | 16.25 | 15.75 | 16.25 |
| E1 | 13.95 | 14.05 | 13.95 | 14.05 | 13.95 | 14.05 | 13.95 | 14.05 |
| L | . 45 | . 70 | . 45 | . 70 | . 45 | . 70 | 45 | . 70 |
| N | 64 |  | 80 |  | 100 |  | 120 |  |
| e | - 80 BSC |  | . 65 BSC |  | . 50 BSC |  | . 40 BSC |  |
| b | . 30 | . 40 | . 25 | . 35 | . 17 | . 27 | . 13 | . 23 |
| ccc | - | . 10 | - | . 10 | - | . 08 | - | . 08 |
| ddd | - | . 20 | - | . 13 | - | . 08 | - | . 07 |
| R | . 08 | . 20 | . 08 | . 20 | . 08 | . 20 | . 08 | . 20 |
| R1 | . 08 | - | . 08 | - | . 08 | - | . 08 | - |
| $\theta$ | 0 | $7 \times$ | $0 \cdot$ | 7 | 0 | $7{ }^{\circ}$ | $0 \cdot$ | 7 |
| $\theta 1$ | $2 \cdot$ | $10^{\circ}$ | $2 \cdot$ | $10^{\circ}$ | $2{ }^{\circ}$ | $10^{\circ}$ | $2 \cdot$ | $10^{\circ}$ |
| $\theta 2$ | $11^{\circ}$ | $13^{\circ}$ | $11^{1}$ | $13^{*}$ | 11. | $13^{\circ}$ | $11^{\circ}$ | 13. |
| $\theta 3$ | $11^{\circ}$ | $13^{*}$ | $11^{\circ}$ | $13^{\circ}$ | $11^{\circ}$ | $13^{\circ}$ | $11^{\circ}$ | $13^{*}$ |
| c | . 09 | . 16 | . 09 | . 16 | . 09 | . 16 | . 09 | . 16 |

## PLATIC QUAD FLATPACKS (Continued)

100-132 LEAD PLASTIC QUAD FLATPACK (JEDEC)


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. PIN 1 IDENTIFIER CAN BE POSITIONED AT EITHER ONE OF THESE TWO LOCATIONS.
4. DIMENSIONS D1, D2, E1, AND E2 DO NOT INCLUDE MOLD PROTRUSIONS. ALLOWABLE MOLD PROTRUSIONS ARE AS FOLLOWS: D1 \& E1 $=.010 \mathrm{MAX}$. D2 \& E2 $=.007$ MAX.
5. ND \& NE REPRESENT NUMBERS OF LEADS IN D \& E DIRECTIONS RESPECTIVELY.


| DWG \# | PQ100-1 |  | PQ132-1 |  |
| :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 100 |  | 132 |  |
| SYMBOLS | MIN | MAX | MIN | MAX |
| A | 160 | 180 | . 160 | 180 |
| A1 | 020 | . 040 | . 020 | . 040 |
| B | 008 | 016 | 008 | . 016 |
| b1 | . 008 | . 012 | . 008 | . 012 |
| C | . 0055 | . 008 | . 0055 | . 008 |
| D | . 875 | . 885 | 1.075 | 1.085 |
| D1 | 747 | 753 | 947 | . 953 |
| D2 | 897 | 903 | 1.097 | 1.103 |
| D3 | .600 REF |  | . 800 REF |  |
| e | . 025 BSC |  | . 025 BSC |  |
| E | 875 | 885 | 1.075 | 1.085 |
| E1 | 747 | 753 | . 947 | . 953 |
| E2 | 897 | 903 | 1.097 | 1.103 |
| E3 | . 600 REF |  | . 800 REF |  |
| L | . 020 | . 030 | 020 | . 030 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8{ }^{\circ}$ |
| ND/NE | 25/25 |  | 33/33 |  |

## PLASTIC QUAD FLATPACKS (Continued)

80 \& 100 LEAD RECTANGULAR PLASTIC QUAD FLATPACK (EIAJ)


| DWG \# | PQ80-2 |  | PQ100-2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 80 |  | 100 |  |  |
| SYMBOLS | MIN | MAX | MIN | MAX |  |
| A | 2.80 | 3.40 | 2.80 | 3.40 |  |
| A1 | .25 | - | .25 | - |  |
| A2 | 2.54 | 3.05 | 2.54 | 3.05 |  |
| C | .13 | .20 | .13 | .20 |  |
| D | 23.65 | 24.15 | 23.65 | 24.15 |  |
| D1 | 19.90 | 20.10 | 19.90 | 20.10 |  |
| D3 | 18.40 |  | REF | 18.85 |  |
| REF |  |  |  |  |  |
| E | 17.65 | 18.15 | 17.65 | 18.15 |  |
| E1 | 13.90 | 14.10 | 13.90 | 14.10 |  |
| E3 | 12.00 |  | REF | 12.35 |  |
| REF |  |  |  |  |  |
| ND/NE | $16 / 24$ |  | .95 | .65 |  |
| P | $20 / 30$ |  | .95 |  |  |
| W | 30 |  | .45 | .65 |  |
| ZD | 80 |  | .575 |  |  |
| ZE | 1.00 |  | .825 |  |  |

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. D1 \& E 1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS . 254 PER SIDE.
4. ND \& NE REPRESENT NUMBERS OF LEADS $\operatorname{IN}$ D \& E DIRECTIONS RESPECTIVELY.

## PLASTIC LEADED CHIP CARRIERS

20-84 LEAD PLCC (SQUARE)


1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS
3. D \& E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .OO4" AT THE SEATING PLANE.
5. ND \& NE REPRESENT NUMBER OF LEADS IN D \& E DIRECTIONS RESPECTIVELY.
6. D1 \& E1 SHOULD BE MEASURED FROM THE BOTTOM OF THE PKG.

| DWG \# | J20-1 |  | J28-1 |  | J44-1 |  | J52-1 |  | J68-1 |  | J84-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS | 20 |  | 28 |  | 44 |  | 52 |  | 68 |  | 84 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 165 | . 180 | . 165 | . 180 | . 165 | . 180 | . 165 | . 180 | . 165 | . 180 | . 165 | . 180 |
| A1 | . 095 | . 115 | . 095 | . 115 | . 095 | . 115 | . 095 | . 115 | . 095 | . 115 | . 095 | . 115 |
| B | . 026 | . 032 | . 026 | . 032 | . 026 | . 032 | . 026 | . 032 | . 026 | . 032 | . 026 | . 032 |
| b1 | . 013 | . 021 | . 013 | . 021 | . 013 | . 021 | . 013 | . 021 | . 013 | . 021 | . 013 | . 021 |
| C | . 020 | . 040 | . 020 | . 040 | . 020 | . 040 | . 020 | . 040 | . 020 | . 040 | . 020 | . 040 |
| C1 | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 | . 008 | 012 | 008 | . 012 | 008 | 012 |
| D | . 385 | . 395 | . 485 | . 495 | . 685 | . 695 | . 785 | . 795 | . 985 | . 995 | 1.185 | 1.195 |
| D1 | . 350 | . 356 | . 450 | . 456 | . 650 | . 656 | . 750 | . 756 | . 950 | . 956 | 1.150 | 1.156 |
| D2/E2 | . 290 | . 330 | . 390 | . 430 | . 590 | . 630 | . 690 | . 730 | . 890 | . 930 | 1.090 | 1.130 |
| D3/E3 | . 200 | REF | 300 | REF | 500 | REF | . 600 | REF | . 800 | REF | 1.000 | 0 REF |
| E | . 385 | . 395 | . 485 | . 495 | . 685 | . 695 | . 785 | . 795 | . 985 | . 995 | 1.185 | 1.195 |
| E1 | . 350 | . 356 | . 450 | 456 | . 650 | 656 | . 750 | . 756 | . 950 | . 956 | 1.150 | 1.156 |
| e | . 050 | BSC | . 050 | BSC | . 050 | BSC | . 050 | BSC | . 050 | BSC | . 050 | BSC |
| ND/NE | 5 | 5 | 7 | 7 |  | 11 |  | 3 | 1 | 7 |  | 21 |

## PLASTIC LEADED CHIP CARRIERS (Continued)

## 18-32 LEAD PLCC (RECTANGULAR)



OPTIONAL FEATURE ADHESIVE PEDESTAL
( 32 LD ONLY)

| DWG \# | J18-1 |  | J32-1 |  |
| :---: | :---: | :---: | :---: | :---: |
| \# OF LDS | 18 |  | 32 |  |
| SYMBOL | MIN | MAX | MIN | MAX |
| A | .120 | .140 | .120 | .140 |
| A1 | .075 | .095 | .075 | .095 |
| B | .026 | .032 | .026 | .032 |
| b1 | .013 | .021 | .013 | .021 |
| C | .015 | .040 | .015 | .040 |
| C1 | .008 | .012 | .008 | .012 |
| C2 | - | - | .005 | .015 |
| D | .320 | .335 | .485 | .495 |
| D1 | .289 | .293 | .449 | .453 |
| D2 | .225 | .265 | .390 | .430 |
| D3 | .150 REF | .300 | REF |  |
| E | .520 | .535 | .585 | .595 |
| E1 | .489 | .493 | .549 | .553 |
| E2 | .422 | .465 | .490 | .530 |
| E3 | .200 | REF | .400 | REF |
| e | .050 | BSC | .050 | BSC |
| ND/NE | 4 | / 5 | 7 | 7 |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. $D \& E$ DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" at the seating plane.
5. ND \& NE REPRESENT NUMBERS OF LEADS IN D \& E DIRECTIONS RESPECTIVELY.
6. D1 \& E1 SHOULD BE MEASURED FROM THE BOTTOM OF THE PACKAGE.

# GENERAL MNFORMATION 

# TECHNOLOCY AND CAPABILITIES 

## QUALITY AND RELIABILITY

PACKAGE DIAGRAMI OUTLINES

FIFO PRODUCTS

## SPEGALITY MEMORY PRODUCTS

SUBSYSTEMS PRODUCTS

## FIFO MEMORIES

Integration of IDT high-speed static RAM technology with intemal support logic yields high-performance, high-density FIFO memories. AFIFO is used as a memory buffer between two asynchronous systems with simultaneous read/write access. The data rate between the two systems can be regulated by monitoring the status flags and throttling the read and write accesses. Since these FIFOs are built with an internal RAM pointer architecture, there is no fall-through time between a write to a memory location and a read from that memory location. System performance is significantly improved over the shift register-based architecture of previous FIFO designs which are handicapped with long fall-through times.

IDT offers the widest selection of monolithic FIFOs, ranging from shallow $64 \times 4$ and $64 \times 5$ to the high-density $32 \mathrm{~K} \times 9$. Shallow FIFOs regulate data flow in tightly coupled computational engines. High-density FIFOs store large blocks in networking, telecommunication and data storage systems. The IDT7200 FIFO family ( $256 \times 9$ through the $32 \mathrm{~K} \times 9$. FIFOs) are all pin and function compatible, making density upgrades simple. All IDT FIFOs can be cascaded to greater word depths and expanded to greater word widths with no extemal support logic.

IDT's high-speed SyncFIFO™ is ideal for multiprocessor systems, workstations and high-end graphics. The innovative architecture of the SyncFIFO (internal I/O registers with separate clock and enable inputs), along with wider data bus, simplifies design and reduces interface logic.

The Parallel-Serial FIFOs incorporate a serial input or a serial output shifter for serial-to-parallel or parallel-to-serial bus interface. The Parallel-Serial FIFOs also offer six status flags for flexible data throttling.

New product offerings include:

1) a new family of deep, high speed, low cost per bit "Supersyncs" available in x9 (16K-32K) and x18 (8K-16K).
2) a new line of $x 36$-bit wide SyncFIFOs with added functionality including bidirectional data flow, parity generation/ check, mailbox capability, and dynamic bus matching.
3) a new family of x1-bit SyncFIFOs for serial data buffering in telecom applications such as Token Ring Networks and Modems.
4) a family of DualSync FIFOs which function as 2 independent FIFOs in space saving 64-pin TQFP (x9) and 121-pin BGA (x18) packages.
A variety of packages are available: standard plastic DIP and CERDIP, surface mount ceramic LCC, PLCC and SOIC, and high-reliability flatpack. Increasing board density is the overwhelming goal of IDT's package development efforts, as demonstrated by the introduction of the 300-mil ThinDIP, the 64-pin Thin Quad Flatpack (TQFP), the 121-pin Ball Grid Array (BGA) and our latest new package offering-the 64-pin Slim Thin Quad Flatpack (STQFP) which allows us to offerx18 SyncFIFOs and our SuperSyncs in a 144 square mil surface mount package..

FIFO modules, composed of four LCC devices mounted on a multi-layer co-fired ceramic substrate, increase densities to $32 \mathrm{~K} \times 18$ which are pin-compatible with current monolithic versions.

IDT is committed to offering FIFOs of increasing density, speed and enhanced architectural innovations, such as Flexishift ${ }^{\mathrm{TM}}$ and the BiFIFO, for easier system interface.

## TABLE OF CONTENTS

PAGE
FIFO PRODUCTS
IDT77201 155bps ATM SAR Controller for PCI-Based Networking Applications ..... 5.1
IDT72261 CMOS SuperSync ${ }^{\text {TM }}$ FIFO $16,384 \times 9$-bit ..... 5.2
IDT72271 CMOS SuperSync FIFO $32,768 \times 9$-bit ..... 5.2
IDT72255 CMOS SuperSync FIFO $8,192 \times 18$-bit ..... 5.3
IDT72265 CMOS SuperSync FIFO $16,384 \times 18$-bit ..... 5.3
IDT72423 CMOS Single Bit SyncFIFO ${ }^{\text {™ }} 64 \times 1$-bit ..... 5.4
IDT72203 CMOS Single Bit SyncFIFO $256 \times 1$-bit ..... 5.4
IDT72213 CMOS Single Bit SyncFIFO $512 \times 1$-bit ..... 5.4
IDT72420 CMOS SyncFIFO $64 \times 8$-bit ..... 5.5
IDT72200 CMOS SyncFIFO $256 \times 8$-bit ..... 5.5
IDT72210 CMOS SyncFIFO $512 \times 8$-bit ..... 5.5
IDT72220 CMOS SyncFIFO $1,024 \times 8$-bit ..... 5.5
IDT72230 CMOS SyncFIFO $2,048 \times 8$-bit ..... 5.5IDT72240
IDT72421
CMOS SyncFIFO $4,096 \times 8$-bit ..... 5.5
CMOS SyncFIFO $64 \times 9$-bit ..... 5.6
CMOS SyncFIFO $256 \times 9$-bit ..... 5.6
IDT72201
CMOS SyncFIFO $512 \times 9$-bit ..... 5.6
IDT72211
CMOS SyncFIFO $1,024 \times 9$-bit
CMOS SyncFIFO $1,024 \times 9$-bit ..... 5.6 ..... 5.6
IDT72231 CMOS SyncFIFO $2,048 \times 9$-bit ..... 5.6
IDT72241 CMOS SyncFIFO 4,096 x 9-bit ..... 5.6
IDT72801 Dual CMOS SyncFIFO $256 \times 9 \times 2$ ..... 5.7
IDT72811 Dual CMOS SyncFIFO $512 \times 9 \times 2$ ..... 5.7
IDT72821 Dual CMOS SyncFIFO $1,024 \times 9 \times 2$ ..... 5.7
IDT72831 Dual CMOS SyncFIFO $2,048 \times 9 \times 2$ ..... 5.7
IDT72841 Dual CMOS SyncFIFO $4,096 \times 9 \times 2$ ..... 5.7
IDT72205 CMOS SyncFIFO $256 \times 18$-bit ..... 5.8
IDT72215 CMOS SyncFIFO $512 \times 18$-bit ..... 5.8
IDT72225 CMOS SyncFIFO $1,024 \times 18$-bit ..... 5.8
IDT72235 CMOS SyncFIFO $2,048 \times 18$-bit ..... 5.8
IDT72245 CMOS SyncFIFO $4,096 \times 18$-bit ..... 5.8
IDT72805 CMOS Dual SyncFIFO $256 \times 18 \times 2$ ..... 5.09
IDT72815 CMOS Dual SyncFIFO $512 \times 18 \times 2$ ..... 5.09
IDT72825 CMOS Dual SyncFIFO $1,024 \times 18 \times 2$ ..... 5.09
IDT723611 BiCMOS SyncFIFO $64 \times 36$-bit ..... 5.10
IDT723613 CMOS SyncFIFO with Bus Matching and Byte Swapping $64 \times 36$-bit ..... 5.11
IDT723631 CMOS SyncFIFO $512 \times 36$-bit ..... 5.12
IDT723641 CMOS SyncFIFO $1,024 \times 36$-bit ..... 5.12
IDT723651 CMOS SyncFIFO $2,048 \times 36$-bit ..... 5.12
IDT72605 CMOS SyncBiFIFOTM $256 \times 18 \times 2$ ..... 5.13
IDT72615 CMOS SyncBiFIFOTM $512 \times 18 \times 2$ ..... 5.13
IDT723612 BiCMOS SyncFIFO $64 \times 36 \times 2$ ..... 5.14
IDT723614 CMOS SyncBiFIFO with Bus Matching and Byte Swapping $64 \times 36 \times 2$ ..... 5.15
IDT723622 CMOS SyncBiFIFO $256 \times 36 \times 2$ ..... 5.16
IDT723632 CMOS SyncBiFIFO $512 \times 36 \times 2$ ..... 5.16
IDT723642 CMOS SyncBiFIFO $1024 \times 36 \times 2$ ..... 5.16
IDT72401 CMOS Parallel FIFO $64 \times 4$-bit ..... 5.17
IDT72402 CMOS Parallel FIFO $64 \times 5$-bit ..... 5.17
CMOS Parallel FIFO $64 \times 4$-bit ..... 5.17
IDT72403
CMOS Parallel FIFO $64 \times 5$-bit
CMOS Parallel FIFO $64 \times 5$-bit ..... 5.17 ..... 5.17
IDT72404
CMOS Parallel FIFO with Flags $64 \times 5$-bit
CMOS Parallel FIFO with Flags $64 \times 5$-bit ..... 5.18 ..... 5.18
IDT72413
IDT72413
CMOS Asynchronous FIFO $256 \times 9$-bit ..... 5.19
1995 SPECIALIZED MEMORIES \& MODULES DATA BOOK (CONTINUED) ..... PAGE
IDT7201 CMOS Asynchronous FIFO $512 \times 9$-bit ..... 5.19
IDT7202 CMOS Asynchronous FIFO $1,024 \times 9$-bit ..... 5.19
IDT7203 CMOS Asynchronous FIFO 2,048 x 9-bit ..... 5.20
IDT7204 CMOS Asynchronous FIFO 4,096 $\times$ 9-bit ..... 5.20
IDT7205 CMOS Asynchronous FIFO 8,192 $\times 9$-bit ..... 5.20
IDT7206 CMOS Asynchronous FIFO $16,384 \times 9$-bit ..... 5.20
IDT7207 CMOS Asynchronous FIFO 32,768 x 9-bit ..... 5.21
IDT72V01 3.3V CMOS Asynchronous FIFO $512 \times 9$-bit ..... 5.22
IDT72V02 3.3V CMOS Asynchronous FIFO 1,024 x 9-bit ..... 5.22
IDT72V03 3.3V CMOS Asynchronous FIFO 2,048 $\times 9$-bit ..... 5.22
IDT72V04 3.3V CMOS Asynchronous FIFO 4,096 $\times$ 9-bit ..... 5.22
IDT72510 Bus-Matching BiDirectional FIFO $512 \times 18$-bit-1,024 x 9-bit ..... 5.23
IDT72520 Bus-Matching BiDirectional FIFO $1,024 \times 18$-bit-2,048 $\times 9$-bit ..... 5.23
IDT72511 Parallel BiDirectional FIFO $512 \times 18$-bit ..... 5.24
IDT72521 Parallel BiDirectional FIFO $1024 \times 18$-bit ..... 5.24
IDT72021 CMOS Asynchronous FIFO with Retransmit $1,024 \times 9$-bit ..... 5.25
IDT72031 CMOS Asynchronous FIFO with Retransmit $2,048 \times 9$-bit ..... 5.25
IDT72041 CMOS Asynchronous FIFO with Retransmit $4,096 \times 9$-bit ..... 5.25
IDT72103 CMOS Parallel-to-Serial FIFO 2,048 $\times$ 9-bit ..... 5.26
IDT72104 CMOS Parallel-to-Serial FIFO $4,096 \times 9$-bit ..... 5.26
IDT72105 CMOS Parallel-to-Serial FIFO $256 \times 16$-bit ..... 5.27
IDT7115 CMOS Parallel-to-Serial FIFO $512 \times 16$-bit ..... 5.27
IDT7125 CMOS Parallel-to-Serial FIFO $1,024 \times 16$-bit ..... 5.27
IDT72131 CMOS Parallel-to-Serial FIFO $2,048 \times 9$-bit ..... 5.28
IDT72141 CMOS Parallel-to-Serial FIFO $4,096 \times 9$-bit ..... 5.28
IDT72132 CMOS Serial-to-ParalleI FIFO $2,048 \times 9$-bit ..... 5.29
IDT72142 CMOS Serial-to-Parallel FIFO 4,096 x 9-bit ..... 5.29

## FIFO MODULES

Please refer to Subsystems Products listing for FIFO Modules.

## KEY FEATURES

- Full-duplex Segmentation and Reassembly (SAR) at 155 Mbps "wire-speed" ( 310 Mbps aggregate speed).
- Performs ATM layer protocol functions.
- Supports AAL5, AAL3/4, "AALO" and "Raw Cell" formats.
- Supports Constant Bit Rate (CBR), Available Bit Rate (ABR), Variable Bit Rate (VBR) and Unassigned Bit Rate (UBR) service classes.
- Reassembles received CS-PDUs directly into host memory.
- Segments CS-PDUs ready for transmission directly from host memory.
- PCI bus master interface for efficient, low latency DMA transfers with host system.
- Operates with ATM networks up to 155.52 Mbps .
- Up to 16 million open transmit connections.
- Up to 16 K simultaneous receive connections.
- Glue-less integration to host system's PCI bus.
- UTOPIA Interface to PHY.
- Utility \& Management Interface to PHY.
- Standalone controller: embedded processor not required.
- Supports high-performance, lowest-cost ATM NIC solution.
- Programming Manual available upon request.


## DESCRIPTION

The IDT77201 NICStAR ${ }^{\text {mw }}$ is a member of IDT's family of products for Asynchronous Transfer Mode (ATM) networks. The NICSTAR performs both the ATM Adaption Layer (AAL) Segmentation and Reassembly (SAR) function and the ATM layer protocol functions.

A Network Interface Card (NIC) or internetworking product based on the NICSTAR uses host memory, rather than local memory, to reassemble Convergence Sublayer Protocol Data Units (CS-PDUs) from ATM cell payloads received from the network. When transmitting, as CS-PDUs become ready, they are queued in host memory and segmented by the NICSTAR into ATM cell payloads. From this, the NICStAR then creates complete 53-byte ATM cells which are sent through the network. The NICStAR's on-chip PCI bus master interface provides efficient, low latency DMA transfers with the host system, while it's UTOPIA interface provides direct connection to PHY components used in 25.6 Mbps to 155 Mbps ATM networks.

The IDT77201 is fabricated using state-of-the-art CMOS technology, providing the highest levels of integration, performance and reliability, with the low-power consumption characteristics of CMOS.

## SYSTEM-LEVEL FUNCTIONAL BLOCK DIAGRAM



NICStAR is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

## PACKAGE PINOUT



## PACKAGE DRAWING



## PIN DEFINITIONS

| Symbol | Name | I/O | \# Pins | Description |
| :---: | :---: | :---: | :---: | :---: |
| AD[31-0] | Addess/Data | I/O | 32 | PCI Bus multiplexed address/data bus |
| C/BE[3-0]\# | Command | I/O | 4 | PCI Bus Command |
| PAR | Parity | I/O | 1 | Even parity across AD31-0 and C/BE3-0 |
| FRAME\# | Cycle Frame | $1 / \mathrm{O}$ | 1 | Cycle frame. Beginning and duration of an access. |
| TRDY\# | Target Ready | I/O | 1 | Target ready |
| IRDY\# | Init. Ready | $1 / \mathrm{O}$ | 1 | Initiator ready |
| STOP\# | Stop | I/O | 1 | Target requesting master to stop current transaction |
| DEVSEL\# | Device Select | I/O | 1 | Target indicating address decode |
| IDSEL | Init. Device Select | 1 | 1 | Initialization device select |
| PERR\# | Parity Error | I/O | 1 | Parity error on data |
| SERR\# | System Error | 0 | 1 | System error |
| REQ\# | Request | 0 | 1 | Bus request. SAR requests PCl bus using this signal |
| GNT\# | Grant | 1 | 1 | PCI bus arbiter grants bus using this signal |
| INTA\# | Interrupt Request | 0 | 1 | SAR uses this to drive one of the PCI bus INTx\# signals |
| CLK | Clock | 1 | 1 | PCl bus clock |
| RST\# | Reset | 1 | 1 | PCl bus system reset |
| SR_I/O[31-0] | SRAM Data | I/O | 32 | Read/write data for external SRAM |
| SR_ADRS[16-0] | SRAM Address | 0 | 17 | SRAM word address |
| SR_WE\# | SRAM Write | 0 | 1 | SRAM read/write control |
| SR_OE\# | Output Enable | 0 | 1 | SRAM output enable control |
| SR_CS\# | Chip Select | 0 | 1 | SRAM chip select control. |
| E_CS\# | ROM Select | 0 | 1 | External ROM chip select. |
| TxData[7-0] | Transmit Data | 0 | 8 | UTOPIA Tx data bus |
| TxSOC | Tx Start of Cell | 0 | 1 | UTOPIA start of cell indicator |
| TxEnb\# | Tx Enable | 0 | 1 | UTOPIA Tx enable signal |
| TxFull\# | Tx Full | 1 | 1 | UTOPIA flow control from PHY indicating input buffer is full |
| TXCIk | Tx Clock | 0 | 1 | UTOPIA Tx transfer/synchronization clock from ATM layer to PHY layer |
| TxParity | Tx Parity | 0 | 1 | Parity on Tx data bytes. |
| RxClk | Rx Clock | 0 | 1 | UTOPIA Rx transfer/synchronization clock from ATM layer to PHY layer |
| RxData[7-0] | Rx Data | 1 | 8 | Receive data bus from PHY |
| RxSOC | Rx Start of Cell | 1 | 1 | Start of Rx cell indicator |
| RxEnb\# | Receive Enable | 0 | 1 | Receive enable signal from SAR |
| RxEmpty\# | Rx Empty | 1 | 1 | Indicates that current cycle does not contain valid data on RxData |
| PHY_Int\# | PHY Interrupt | 1 | 1 | Interrupt input from PHY |
| PHY_RST\# | PHY Reset | 0 | 1 | Output to PHY for reset. |
| PHY_Clk | PHY Clock | 1 | 1 | Input from external 25 MHz crystal clock osciallator |
| UTL_AD[7-0] | Address/Data | I/O | 8 | Utility Bus multiplexed address and data |
| UTL_RD\# | Read | 0 | 1 | Utility Bus read control signal |
| UTL_WR\# | Write | 0 | 1 | Utility Bus write control signal |
| UTL_ALE | Address Latch | 0 | 1 | Utility Bus address latch enable signal to latch UTL_AD[7-0] |
| UTL_CS[1-0]\# | Chip Select | 0 | 2 | Utility Bus chip select controls |
| EEDO | EEPROM Data Out | 0 | 1 | EEPROM serial write data |
| EEDI | EEPROM Data In | 1 | 1 | EEPROM serial read data |
| EECS | EEPROM Chip Select | 0 | 1 | EEPROM device select (selectable input polarity via SAR register) |
| SAR_CLK | SAR Clock | 1 | 1 | SAR 66 MHz clock input |
| VCC | Power | 1 | 18 | Power |
| VSS | Ground | 1 | 41 | Ground |

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| Vcc | Supply voltage | -0.3 | 6.5 | V |
| Vin | InputVoltage | Vss-0.3 | Vcc +0.3 | V |
| Vout | Output Voltage | Vss-0.3 | VCC +0.3 | V |
| Tstg | Storage Temperature | 0 | 125 | deg. C |

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage | 4.75 | 5.25 | V |
| Vi | Input Voltage | 0 | VCC | V |
| Ta | Operating temperature | 0 | 70 | deg. C |
| titr | Input TTL rise time | - | 2 | ns |
| titf | Input TTL fall time | - | 2 | ns |

## CAPACITANCE

| Symbol | Parameter | Condition | Min. | Max. | Typical | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cin | Input Capacitance | except PCI Bus | - | - | 4 | pF |
| Cout | Output Capacitance | all outputs | - | - | 6 | pF |
| Cbid | Bi-Direactional Capacitance | all bi-directional pins | - | - | 10 | pF |
| Cinpci | PCI Bus Input Capacitance | PCI Bus inputs | - | 10 | - | pF |
| Cclkpci | PCI Bus Clock Input | - | 5 | 12 | - | pF |
| Cidsel | PCI Bus ID Select Input | - | - | 8 | - | pF |

## DC OPERATING CONDIONS

| Symbol | Parameter | Condition | Min. | Max. | Typical | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vil | Low-level TTL input voltage | - | - | 0.8 | - | V |
| Vih | High-level TTL input voltate | - | 2 | $\bullet$ | - | V |
| Vol | Low-level TTL Output voltage | except PCI Bus | - | 04 | - | V |
| Vol | PCI Bus Low-level TTL output | PCl Bus voltage | - | 0.55 | - | V |
| Voh | High-level TTL output voltage | - | 2.4 | - | - | V |
| lol | Low-level TTL output current: SR_A16-0 | VSS +0.4 V | - | $\bullet$ | 12 | mA |
| Ioh | High-level TTL output current: SR_A16-0 | Vdd-0.4V | - | - | -4 | mA |
| 101 | Low-level TTL output current: RxEnb\#, RxClk, TxSOC, TxData 7-0, TxEnb\#, TxParity, TxClk, WE\#, OE\#, CS\#, SR_D31-0 | VSS +0.4 V | - | - | 6 | mA |
| 10h | High-level TTL output current: RxEnb\#, RxClk, TxSoc, TxData7-0, TxEnb\#, TxPariety, TxClk, WE\#, OE\#, CS\#, SR_D31-0 | Vdd-0.4V | - | - | -2 | mA |
| Iol | Low-level TTL output current: UTL_AD7-0, UTL_RD\#, UTL_WR\#, UTL_ALE\#, UTL_CS1/2\#, EESCLK, EECS, EEDO, PHY_RST\# | Vss+0.4V | - | - | 3 | mA |
| loh | High-level TTL output current: UTL_AD7-0, UTL_RD\#, UTL_WR\#, UTL_ALE\#, UTL_CS1/2\#, EESCLK, EECS, EEDO, PHY_RST\# | Vss+0.4V | - | - | -1 | mA |
| lil | Input leakage current | - | -1 | 1 | - | uA |
| Ityp | Dynamic Supply Current | - | - | - | TBD | mA |

## PCI BUS

| Symbol | Parameter | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| tval | CLK to Output Signal Valid Delay: AD31-0, C/BE3-0, PAR, FRAME\#, IRDY\#, DEVSE;\#. TRDU\#. STOP\#. PERR\#. SERR\# | - | 11 | ns |
| tval(ptp) | CLK to Output Signal Valid Delay: REQ\# | - | 12 | ns |
| ton | Float to Signal Active Delay: AD31-0, C/BE3-0, PAR, FRAME\#, IRDY\#, DEVSEL\#, TRDY\#, STOP\#, RERR\#, SERR\# | 2 | - | ns |
| toff | Signal Active to Float Delay: AD31-0, C/BE3-0, PAR, FRAME\#, IRDY\#, DEVSEL\#, TRDY\#, STOP\#, RERR\#, SERR\# | - | 28 | ns |
| tsu | Input Setup Time to CLK: AD31-0, C/BE3-0, PAR, FRAME\#, IRDY\#, DEVSEL\#, TRDY\#, STOP\#, RERR\#, SERR\#, GNT\#, IDSEL\# | 7 | - | ns |
| tsu(ptp) | Input Setup Time to CLK: GNT\# | 10 | - | ns |
| th | Input Hold Time from CLK: AD31-0,C/BE3-0, PAR, FRAME\#, IRDY\#, DEVSEL\#, TRDY\#, STOP\#, PERR\#, SERR\#, GNT\#, IDSEL\# | 0 | - | ns |
| trst-pwr | Reset Active Time After Power Stable | 1 | - | ms |
| trst-clk | Reset Active Time After CLK Stable | 100 | - | ns |
| trst-off | Reset Active to Output Float Delay:AD31-0, C/B3-0, PAR, FRAME\#, IRDY\#, DEVSEL\#, TRDYU\#, STOP\#, PERR\#, SERR\# | - | 40 | ns |

## UTOPIA BUS

| Symbol | Parameter | Min. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: |
| t 1 | TxClk, RxClk Delay from PHY_CLK | - | 15 | ns |
| t 2 | TxData7-0, TxSOC, TAxEnb\#, TxParity Output Valid from TxClk | - | 20 | ns |
| t 3 | TxFull\#/TAxCLAV Setup Time to ExClk | 10 | - | ns |
| t 4 | TxFull\#/TxCLAV Hold Time from TxClk | 0 | - | ns |
| t 5 | RxEnb\# Output Valid from RxClk | - | 20 | ns |
| t 6 | RxData7-0, RxSOC Setup Time to RxClk | 10 | - | ns |
| t 7 | RxData7-0, RxSOC Hold Time from RxClk | 0 | - | ns |
| t 8 | RxEmpty\# Setup Time to RxClk | 10 | - | ns |
| t 9 | RxEmpty\# Hold Time from RxClk | 0 | - | ns |

## UTILITY BUS WRITE CYCLE

| Symbol | Parameter | Min. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: |
| twl | UTL_ALE Pulse Width | 25 | - | ns |
| tw2 | UTL_CS1/2\# Output Valid to UTL_ALE falling edge | 25 | - | ns |
| tw3 | UTL_WR\# Output Valid from UTL_ALE falling edge | - | 80 | ns |
| tw 4 | UTL_CS1/2\# Pulse Width | 275 | - | ns |
| tw5 | UTL_WR\# Pulse Width | 185 | - | ns |
| tw6 | UTL_ALE falling edge to UTL_CS1/2\#2,UTL_WR\# rising edge | 245 | - | ns |
| tw7 | UTL_AD7-0 Address Setup Time to UTL_ALE falling edge | 30 | - | ns |
| tw8 | UTL_AD7-0 Address Hold Time from UTL_ALE falling edge | 10 | - | ns |
| tw9 | UTL_AD7-0 Data Setup Time to UTL_CS1/2\#, UTL_WR\# rising edge | 185 | - | ns |
| tw10 | UTL_AD7-0 Data Hold Time from UTL_CS1/2\#, UTL_WR\# rising edge | 10 | - | ns |

## UTILITY BUS READ CYCLE

| Symbol | Parameter | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| trl | UTL_ALE Pulse Width | 25. | - | ns |
| tr2 | UTL_CS1/2\# Output Valid to UTL_ALE falling edge | 25 | - | ns |
| tr3 | UTL_RD\# Output Valid from UTL_ALE falling edge | - | 80 | ns |
| tr4 | UTL_CS1/2\# Pulse Width | 275 | - | ns |
| tr5 | UTL_RD\# Pulse Width | 185 | - | ns |
| tr6 | UTL_ALE falling edge to UTL_CS1/2\#, UTL_RD\# rising edge | 270 | - | ns |
| tr7 | UTL_AD7-0 Address Setup Time to UTL_ALE falling edge | 30 | - | ns |
| tr8 | UTL_AD7-0 Address Hold Time from UTL_ALE falling edge | 10 | - | ns |
| tr9 | UTL_AD7-0 Data Setup Time to UTL_CS1/2\#, UTL_RD\# rising edge | 80 | - | ns |
| tr10 | UTL_AD7-0 Data Hold Time from UTL_CS1/2\#, UTL_RD\# rising edge | 10 | - | ns |

## SRAM BUS WRITE CYCLE

| Symbol | Parameter | Min. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: |
| t 1 | SR_CS\# falling edge to SR_WR\# falling edge | 0 | - | ns |
| t 2 | SR_WE\# rising edge to SR_CS\# rising edge | 0 | - | ns |
| t 3 | SR_A16-0 Setup Time to SR_WE\# falling edge | 2 | - | ns |
| t 4 | SR_A16-0 Hold Time from SR_CS\# rising edge | 0 | - | ns |
| $\mathrm{t5}$ | SR_D31-0 Setup Time to SR_CS\# rising edge | 11 | - | ns |
| t 6 | SR_D31-0 Setup Time to SR_WR\# rising edge | 11 | - | ns |
| t 7 | SR_D31-0 Hold Time from SR_CS\# rising edge | 0 | - | ns |
| $\mathrm{t8}$ | SR_D31-0 Hold Time from SR_WR\# rising edge | 0 | - | ns |

## SRAM BUS READ CYCLE

| Symbol | Parameter | Min. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: |
| t 1 | SR_CS\# falling edge to SR_OE\# falling edge | 0 | - | ns |
| t 2 | SR_OE\# rising edge to SR_CS\# rising edge | 0 | - | ns |
| t 3 | SR_D31-0 Setup Time to SR_)E\# rising edge | 15 | - | ns |
| t 4 | SR_D31-0 Setup Time from SR_CS\# rising edge | 15 | - | ns |
| t 5 | SR_D31-0 Hold Time to SR_OE\# rising edge | 10 | - | ns |
| t 6 | SR_D31-0 Hold Time to SR_SC\# rising edge | 10 | - | ns |
| t 7 t | SR_CS\#0 falling edge to SR_ADR16-0 Valide | 0 | - | ns |
| $\mathbf{t 8}$ | SR_A16-0 to SR_D31-0 Valid | 15 | - | ns |

## EPROM

| Symbol | Parameter | Min. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: |
| t 1 | SR_D7-0 Hold Time fromROM_CS\# rising edge | 0 | - | ns |
| t 2 | ROM_CS\# falling edge to SR_A16-0 Valid | 0 | - | ns |
| t 3 | ROM_CS\# rising edge to SR_A16-0 Delay | 0 | - | ns |
| t 4 | ROM_CS\# Pulse Width | 345 | - | ns |
| t 5 | SR_A16--0 Change to SR_D7-0 Valid | - | 70 | ns |
| t 6 | SR_A16-0 to SR_A16-0 Change | 75 | - | ns |

## EEPROM

| Symbol | Parameter | Min. | Max. | Units | Comments |
| :---: | :--- | :---: | :---: | :---: | :---: |
| t 1 | SAR_CLK to Output Signal Valid Delay: EECS, EED0, EECLK | 100 | - | ns | software controlled |
| t 2 | EEDI Input Setup Time to SAR_CLK | 10 | - | ns | software controlled |
| t 3 | EDDI Input Hold Time from SAR_CLK | 0 | - | ns | software controlled |

## NICSTAR OVERVIEW

A NIC or internetworking product based on the NICStAR includes:

- IDT77201 NICStAR
-32K x 32-15 ns SRAM
(expandable to $128 \mathrm{~K} \times 32$ ):
- Receive Small/Large Free Buffer Queues
- 315-cell Receive FIFO Buffer
- Receive Connection Table
- Transmit Buffer Descriptors
- Transmit Schedule Table
- Intermediate AAL5 CS-PDU CRC storage
- $32 \mathrm{~K} \times 8$ - 100 ns (optional) PROM
(expandable to 128 Kx 8 )
- Host driver storage (loaded at boot time).
- EEPROM, serial I/O (optional)

Non-volatile configuration data storage.

- Crystal Clock Oscillators
-66.67 MHz for NICStAR clock
- 25.00 MHz for UTOPIA interface


## Local SRAM

A small amount of external SRAM is used by the NICSTAR for various key functions, as shown below. As the table at the right illustrates, the size of the local SRAM determines the maximum number of simultaneously open receive and transmit connections; $32 \mathrm{~K} \times 32$ SRAM should be sufficient for most applications.

Rx Large Free Buffer Queue (up to 512 entries @ 2 words/entry)

Rx Small Free Buffer Queue (up to 512 entries @ 2 words/entry)

315 -cell Rx FIFO Buffer
(up to 315 52-byte cells)

ABR SCDO
ABR SCD1
ABR SCD2
(12 words/SCD with 2 TBDS/SCD)

Tx Schedule Table \&
CBR SCDs
(up to 243064 Kbps CBR VCs @ 1 word/TST entry) ( 12 words/SCD with 2 TBDS/SCD)

Rx Connection Table (up to 16K VCs @ 4 words/entry)

Options for Max. \# of Receive VC Connections:

|  | $\mathbf{3 2 K \times 3 2}$ | $\mathbf{1 2 8 K \times 3 2}$ |
| :--- | :--- | :--- | :--- |
| $4 K$ VCs | Yes | Yes |
| 8 KVCs | - | Yes |
| 16 K VCs | - | Yes |

Max. \# of Transmit VC Connections:

|  | 32K x 32 | $128 \mathrm{~K} \times 32$ |
| :---: | :---: | :---: |
| CBR VCs* | 647 | 2430* |
| ABR/VBR/UBR VCs | = Rx VCs | Rx VC |

*Specifies the \# of simultaneously open Tx CBR VCs.
The theoretical maximum \# is 2430 with 155.52 Mbps ATM.

## PCI Interface

The NICSTAR includes a PCI DMA master interface, which requires no glue logic to interface to the host system's PCI bus. This interface provides efficient, low latency transfers to and from the host memory. Further, the DMA master transfer method relieves the host system processor from most of the activities involved in ATM communication. The device driver only needs to write and maintain small descriptors in the host memory and to update pointers in local SRAM for the NICSTAR. All ATM cell payload transfers, as well as all key descriptor transfers, are controlled by the NICStAR.

To achieve optimum performance, other devices and interface cards in the host system which have PCI bus master capability should have their Latency Timers set to values < 30 (representing the number of PCl clocks a bus master may use for transfer purposes). This should allow a NICStAR-based device to obtain access to the PCl bus in $\sim 1$ us, low enough that isochoronous data will not be affected in 155 Mbps ATM networks.

## PHY Interface

For connecting to PHY components, the NICStAR provides a UTOPIA (Universal Test and Operations PHY Interface for ATM) interface. UTOPIA is a standard data path handshake protocol which eases PHY and other product integration and interchange.

## SAR Function Implementation

The NICStAR implements the Segmentation and Reassembly (SAR) function as described in the ATM User-Network Interface Specification, Version 3.1, and other documents published by the "ATM Forum".

## Host Driver Operation

The NICStAR operates under the control of a software device driver running on a host system. In receive, the device driver generates lists of host memory buffer addresses which constitute reassembled CS=PDUs in host memory buffers.

Once reassembly is complete, a list of addresses is provided to the application program(s) for conversion of the CS-PDU back to user data.

When transmitting, CS-PDUs are queued in host memory as they become ready. The device driver creates descriptors of the host memory buffer addresses which contain the PDU, and then writes these descriptors into a descriptor queue (located in host memory), for processing by the NICSTAR. The device driver initiates the transmit process by incrementing a pointer to the descriptor queue (located in local SRAM).


IDT 77201 SAR Controller Receive Data Flow

## NICStAR Receive Operation

The NICSTAR may simultaneously receive AAL5, AAL3/4, OAM, "AALO" and "Raw Cell" formats. This section provides a description of the overall receive operation, followed by an overview of how each AAL format is supported.

Following the above diagram by the numbers:

1. Before reassembly may begin, the device driver must provide the NICSTAR with a supply of host memory locations (buffers) which may be used for reassembly of ATM cell payloads into CS-PDUs. The start address of each buffer allocated for reassembly, called Small Free Buffers and Large Free Buffers, must be programmed into the local SRAM's Small Free Buffer Queue and Large Free Buffer Queue, respectively. The size of both types is programmed at initialization; Small Free Buffers default to 64 bytes (carriage returns, message receipt acknowledgements, etc), while Large Free Buffers default to 2 Kbytes. The NICSTAR accomodates up to 512 Small and 512 Large Free Buffers at any one time.
2. A 53 -byte ATM cell received from the PHY is immediately written by the NICSTAR into the local SRAM's

Receive Cell Queue ( 315 cell FIFO). The NICStAR writes the ATM cell header without the HEC byte, since the HEC byte was calculated and compared within the PHY prior to being received by the NICSTAR.
3. The ATM cell header is read by the NICSIAR.
4. The NICStAR uses the VPINCI field of the ATM cell header to index into the Receive Connection Table, which contains the following information:

- VPINCI (unique for each virtual connection)
- Buffer Handle (virtual start address of a free buffer)
- Partial CRC value (for AAL5 PDU)
- Reassembly Address (from Free Buffer Queues)
- Status (AAL format, etc.)

5. Assuming this is the first ATM cell received for this CSPDU, the first free buffer address in the Small Free Buffer Queue is copied into the Receive Connection Table entry for the specified virtual channel (VC). As additional cells are received for this CS-PDU, cell payloads are deposited into host memory at remaining addresses pointed to by this Small Free Buffer. Once the Small Free Buffer memory area is exhausted, subsequent free buffers (as
needed) are copied from the Large Free Buffer Queue to finish reassembly of the PDU. The first ATM cell payload of a new CS-PDU is always stored into a memory location addressed by a Small Free Buffer.
6. The NICStAR writes the start address for the Small Free Buffer to it's Bus Interface Unit (BIU).
7. The NICStAR writes the 12 word ATM cell payload to it's BIU.
8. The NICStAR performs a PCl DMA-master transfer of the 48 -byte ATM cell payload to the specified Small Free Buffer in host memory. After completely filling any Small or Large Free Buffer in host memory, the NICStAR writes the start address of the buffer to the Receive Status Queue, located in host memory. As additional Large Free Buffers are filled with ATM cell payloads, the NICStAR writes the start addresses of the Large Free Buffers to the Receive Status Queue for the specified VC. After the NICStAR detects an end of PDU, it may (optionally) generate an interrupt, informing the host system to service the Receive Status Queue.

9. After an "end of PDU" is detected, the device driver reads the Receive Status Queue, generates a list of host memory buffer addresses which constitute the received CS-PDU and then provides the list of addresses to the application program(s) for converting back to user data.

## - ATM Adaptation Layer (AAL) Support

As a VC connection is being established, the NICStAR assigns it a specific AAL format identifier, which is maintained in the local SRAM's Receive Connection Table. The following are descriptions of how each AAL format is supported:

## - AAL5

AAL5 cells are reassembled by the NICStAR and stored directly to the appropriate host memory buffers. As each


3138 drw 05

AAL5 cell contains a 48 byte payload (with the possible exception of the last cell), the cell payload is mapped directly into 1232 -bit words and transferred as shown below.

The above diagram illustrates a Small Free Buffer for storing the first ATM cell payload, followed by successive Large Free Buffers. The NICStAR accumulates a CRC-32 value for all AAL5 cells from a VC, and stores the running total in the Receive Connection Table. When the last AAL5 cell is received from a specific VC, the NICStAR compares it's final calculated CRC-32 value to the CRC-32 value contained within the last AAL5 cell's payload.

## - AAL3/4

As the first byte (header) and the last two bytes (trailer) of an AAL3/4 payload contain overhead information, AAL3/4 cells receive special processing.

As illustrated in drawing 5, the NICStAR shifts the header to payload byte positions 47 and 48, and leaves the AAL3/4 trailer in it's original location (payload bytes 45 and 46). In addition, payload data is all shifted to an even word boundary. Transferring the cell payload in this format to the host system supports subsequent data processing effiiciency. On receiving the cell payload, the device driver merely decodes the AAL3/4 header and trailer, followed by a simple word-aligned reassembly into a complete CS-PDU. The NICStAR calculates a payload CRC-10 value and stores it in the trailer. If the NICStAR detects a CRC error, it will set an error bit in the Receive Status Queue for the host memory buffers associated with this CS-PDU.

## - OAM Cells

Operations and Management (OAM) cells are identified by several reserved (ATM Forum specification) VPINCI addresses, as well as several of the possible states contained in the Payload Type Identifier (PTI) field of the cell header. Since the header of OAM cells contains useful information, the entire cell is transferred to host memory; specifically stored in the Raw Cell Queue (see Raw Cell below). There are three possible OAM cell states:

1. Currently established VPI $/ \mathrm{VCl}$ connections which may be passing application data; these connections may also pass OAM cells (ie, without application data) by setting certain PTI bits in the cell header. OAM cells of this type are detected by the NICStAR and transferred to the Raw Cell Queue in host memory. The NICStAR may optionally generate an interrupt upon completion of the transfer.

- "AALO"
"AALO" cells are ATM cells which conform to the 5 byte header, 48 byte payload structure of "general" ATM cells, but which do not fit within the requirements of other AAL formats. These "AALO" cells are treated identical to AAL5 format cells, but without CRC processing and checking.

Using "AALO", the NICStAR provides a means to support future AAL definitions. The device driver, on receipt of an AALO CS-PDU could perform additional payload (or PDU) processing as required by the newly defined AAL.

## - "Raw Cells"

"Raw Cells" are defined as follows:

1. Identified as "Raw Cell" in the Receive Connection Table, by a particular VC.

2. 'Special' VPI/VCI connections which may be assigned for OAM cell communication. These are assembled according to their AAL format (created on establishment of connection). Operation continues as 'normal'; the device driver is interrupted as each CS-PDU is reassembled.
3. 'Unidentified' VPI/VCI combinations are those ATM cells which are received, but which do not have a corresponding entry in the Receive Connection Table. These cells are passed on to the "Raw Cell Queue" (described in the AALO section below) for identification processing.
4. Unknown VPINCI (entry not found in Receive Connection Table). This is selectable via the host driver: "Unknown" traffic may either be discarded, or placed in a Raw Cell Queue.
5. OAM cells (defined either by specific VC or PTI bits).

The diagram below illustrates the path flow of an incoming "Raw Cell" arriving via the UTOPIA interface, and its deposition into a Raw Cell Queue.

Note that Raw Cells are transferred in their entirety (payload and header) to the Raw Cell Buffer Queue for processing within the host. NICStAR Transmit Operation.


IDT 77201 SAR Controller Transmission Data Flow

As CS-PDUs are available, the NICSTAR continuously segments and transmit ATM cells at the full 155 Mbps "wire speed". It simultaneously accomodates Constant Bit Rate (CBR), Unassigned Bit Rate (UBR), Available Bit Rate (ABR), and Variable Bit Rate (VBR) traffic types. Depending on the amount of external SRAM, the NICStAR supports up to 16 K open CBR connections; independent of the size of the SRAM, it always supports the maximum of $16,000,000 \mathrm{VC}$ connections (the full 24 bit $\mathrm{VPI} / \mathrm{VCl}$ address space).

This section describes the overall transmission portion of the NICStAR. Following sections describe the TransmitBuffer Descriptors (TBDs) and the Transmit Cell Schedule Table (TCST), which manages the overall channel bandwidth and provides CBR connections with "guaranteed" bandwidth allocation.

Following the above diagram by the numbers:

1. As a CS-PDU becomes available for transmit, the device driver creates Transmit Buffer Descriptors (TBDs) for the sequence of buffers in host memory which constitute the CS-PDU, and then writes the TBDs into a TBD queue, located in host memory.
2. The device driver then causes the NICStAR to copy the first one or two TBDs to local SRAM.
3. The NICStAR reads the first TBD. The ATM cell header, also part of this buffer descriptor, is loaded into
the output FIFO. During this process, a HEC byte place holder ( 00 h ) is added as the fifth byte of the header.
4. The PCl bus is arbitrated using the address and length taken from the TBD.
5. The ATM cell payload is transferred from host memory to the output FIFO via DMA. On completion, the 53-byte ATM cell is transferred out of the NICSTAR via the UTOPIA interface.
6. Status information is returned to the host system to communicate transmission state, error conditions, etc.

## - Transmit Buffer Descriptors

A Transmit Buffer Descriptor (TBD) is a four word descriptor which contains information such as the base address of a buffer in host memory, the number of words in the buffer, the AAL format of the information in the buffer (used when segmenting the buffer into ATM cells) and the ATM cell header (all TBDs in the same queue have identical cell headers; that of the first ATM cell of the CS-PDU).

The device driver writes the TBDs into a TBD Queue in host memory, and then increments a pointer to the queue in local SRAM, which causes the NICStAR to copy the first one or two TBDs to local SRAM. The NICSTAR then reads the TBD and begins it's transmits process. The information contained in a

TBD is dependent upon which traffic type is stored in the corresponding Tx buffer:

CBR Traffic:

- Control Information (e.g. interrupt at end, etc)
- Cell Header
- Buffer Size, Base FIFO Address


## UBR/ABR/VBR Traffic:

- Timer mantissa and exponent
- Interrupt at EOB
- Buffer Address, Size
- Status
- Segment Length
- Cell Header

The NICSTAR maintains 3 types of transmit descriptor caches (queues):

## 1. CBR

This cache holds two entries from each open CBR connection. This ensures that an entry is always immediately available for each connection, under schedule control of the NICStAR's Transmit Cell Schedule Table.
2. OAM

This cache is reserved for OAM cells which are considered higher priority than UBR/VBR traffic, but are to be sent only during time slots not reserved for CBR connections.

## 3. UBR/ABR/VBR

This cache consists of two sections a "high speed" cache and "low speed" cache. This separation provides a 'passing


lane' for higher-speed/higher-priority traffic. Descriptors in the "Low Speed" queue are serviced only after the "High Speed" queue is empty, ensuring that higher-speed traffic is shipped at the highest data rate possible without exceeding its negotiated bandwidth. The facility operates under software control such that it can be tailored for specific applications and/or current operating conditions.

## - Transmit Schedule Table (TST)

The Transmit Schedule Table is used to guarantee CBR transmission at fixed data rates and specific timing intervals within the system bandwidth. The TST is a circular table, in local SRAM, which the NICSTAR continually scans to allocate bandwidth and control which connection is serviced. The number of entries in the table is equivalent to the line speed divided by the desired bandwidth resolution.

As an example, a $155 \mathrm{Mb} /$ s line would support $243064 \mathrm{~Kb} /$ CBR conneactions. Since the TST is scanned many times each second, any CBR channel may be allocated bandwidth in multiples of $64 \mathrm{~Kb} / \mathrm{s}$. Each $64 \mathrm{~Kb} / \mathrm{s}$ entry 'contains' one linespeed cell time, which at $155 \mathrm{Mb} /$ s equals 2.7 . $\mu \mathrm{s}$. It contains

TCST Entry Control Flow Chart


It contains three entry types:

1. CBR
2. OAM
3. $A B R$
4. VBR

CBR entries are VC-specific: it tells the SAR exactly which connection is to be serviced at that time. All other entry types designate available opportunities to transmit these data types.

Each TCST entry is either CBR, OAM, or ABRNBR. If the entry is not defined, or cells are not available for transmission, a null cell is generated and transmitted. This feature is provided to assist users in integrating the 77201 SAR with PHY transceivers which may not have automatic null cell generation.

Each ABRNBR entry has associated with it, a timer value which is used to throttle its transmission speed based upon the bandwidth allocated to it when the connection was established. Thus, if the TCST is servicing an ABRNBR entry, the entry can point to one of two possible states:

1. A new buffer descriptor. In this case, the 'timer' is set to zero, since this connection has not been serviced yet. Once a cell has been transmitted, the timer is set for countdown.
2. A buffer descriptor whose transmission is 'in progress'. Data remains in the buffer. If the bandwidth-timer has timed out, a cell from this buffer is transmitted. Otherwise, flow control is transferred to check the "Low Speed" timer (Timer \#2), which operates in the same way for entries in the "Low Speed" buffer descriptor cache.


Figure 1. The NICStAR as a PCI master (illustrates a 4-word write by the NICStAR to host memory)


Figure 2. The NICStAR as a PCI target (illustrates a 4-word write operation by the host device driver to the NICStAR)


Figure 3. UTOPIA Bus Timing


Figure 4. Utility Bus Write Cycle


Figure 5. Utility Bus Read Cycle


Figure 6. SRAM Bus Write Cycle Timing


Figure 7. SRAM Bus Read Cycle Timing


Figure 8. EPROM Timing
 EECS $\qquad$ EECLK


EEDO


EEDI


3138 drw fig 09
Figure 9. EEPROM Timing

## ORDERING INFORMATION



## ADVANCE INFORMATION DATASHEET: DEFINITION

"Advance Information" datasheets contain initial descriptions, subject to change, for products that are in development, , including features and block diagrams.

## Datasheet Document History

8/11/94: Initial Public Release
9/28/94: Pinout and Pin Definitions updated.
12/8/94: Pinout revised to final.
12/21/94: Pin 133 changed from EECS* to EECS with input polarity selectable via command register.

## FEATURES:

- $16,384 \times 9$-bit storage capacity (IDT72261)
- $32,768 \times 9$-bit storage capacity (IDT72271)
- 10 ns read/write cycle time (8ns access time)
- Retransmit Capability
- Auto power down reduces power consumption
- Master Reset clears entire FIFO, Partial Reset clears data, but retains programmable settings
- Empty, Full and Half-full flags signal FIFO status
- Programmable Almost Empty and Almost Full flags, each flag can default to one of two preselected offsets
- Program partial flags by either serial or parallel means
- Select IDT Standard timing (using EF and FF flags) or First Word Fall Through timing (using $\overline{\mathrm{OR}}$ and $\overrightarrow{\mathrm{IR}}$ flags)
- Easily expandable in depth and width
- Independent read and write clocks (permit simultaneous reading and writing with one clock signal
- Available in the 64-pin Thin Quad Flat Pack (TQFP), 64pin Slim Thin Quad Flat Pack (STQFP) and the 68-pin Pin Grid Array (PGA)
- Output enable puts data outputs into high impedance
- High-performance submicron CMOS technology


## DESCRIPTION:

The IDT72261/72271 are monolithic, CMOS, high capac-
ity, high speed, low power first-in, first-out (FIFO) memories with clocked read and write controls. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, local area networks (LANs), and interprocessor communication.

Both FIFOs have a 9-bit input port (Dn) and a 9-bit output port ( $\mathrm{Qn}_{\mathrm{n}}$ ). The input port is controlled by a free-running clock (WCLK) and a data input enable pin (WEN). Data is written into the synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and enable pin ( $\overline{\mathrm{REN}}$ ). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronously for dual clock operation. An output enable pin $(\overline{\mathrm{OE}})$ is provided on the read port for three-state control of the outputs.

The IDT72261/72271 have two modes of operation: In the IDT Standard Mode, the first word written to the FIFO is deposited into the memory array. A read operation is required to access that word. In the First Word Fall Through Mode (FWFT), the first word written to an empty FIFO appears automatically on the outputs, no read operation required. The state of the FWFT/SI pin during Master Reset determines the mode in use.

The IDT72261/72271 FIFOs have five flag functions, $\overline{\mathrm{EF} /}$

## FUNCTIONAL BLOCK DIAGRAM


$\overline{O R}$ (Empty Flag or Output Ready), $\overline{F F / I R}$ (Full Flag or Input Ready), and $\overline{\mathrm{HF}}$ (Half-full Flag). The $\overline{\mathrm{EF}}$ and $\overline{\mathrm{FF}}$ functions are selected in the IDT Standard Mode.

The $\overline{\mathrm{R}}$ and $\overline{\mathrm{OR}}$ functions are selected in the First Word Fall Through Mode. $\overline{\mathrm{R}}$ indicates that the FIFO has free space to receive data. $\overline{\text { OR}}$ indicates that data contained in the FIFO is available for reading.
$\overline{H F}$ is a flag whose threshold is fixed at the half-way point in memory. This flag can always be used irrespective of mode.
$\overline{\text { PAE, }} \overline{\text { PAF }}$ can be programmed independantly to any point in memory. They, also, can be used irrespective of mode. Programmable offsets determine the flag threshold and can be loaded by two methods: parallel or serial. Two default offset settings are also provided, such that $\overline{\text { PAE }}$ can be set at 127 or 1023 locations from the empty boundary and the PAF threshold can be set at 127 or 1023 locations from the full boundary. All these choices are made with $\overline{\mathrm{LD}}$ during Master Reset.

In the serial method, $\overline{\text { SEN }}$ together with $\overline{\mathrm{D}}$ are used to load
the offset registers via the Serial Input (SI). In the parallel method, $\overline{\text { WEN }}$ together with $\overline{\mathrm{LD}}$ can be used to load the offset registers via Dn. $\overline{\text { REN }}$ together with $\overline{L D}$ can be used to read the offsets in parallel from $Q_{n}$ regardless of whether serial or parallel offset loading is selected.

During Master Reset (MRS), the read and write pointers are set to the first location of the FIFO. The FWFT line selects IDT Standard Mode orFWFT Mode. The LD pin selects one of two partial flag default settings (127 or 1023) and, also, serial or parallel programming. The flags are updated accordingly.
The Partial Reset $(\overline{\mathrm{PRS}})$ also sets the read and write pointers to the first location of the memory. However, the mode setting, programming method, and partial flag offsets are not altered. The flags are updated accordingly. $\overline{\text { PRS }}$ is useful for resetting a device in mid-operation, when reprogramming offset registers may not be convenient.
The Retransmit function allows the read pointer to be reset to the first location in the RAM array. It is synchronized to RCLK when RT is LOW. This feature is convenient for

## PIN CONFIGURATIONS



1. DNG $=$ Do not connect.
sending the same data more than once.
If, at any time, the FIFO is not actively performing a function, the chip will automatically power down. This occurs if neither a read nor a write occurs within 10 cycles of the faster clock, RCLK or WCLK. During the Power Down state, supply current consumption (ICC2) is at a minimum. Initiating any operation (by activating control inputs) will immediately take the device out of the Power Down state.

The IDT72261/72271 are depth expandable. The addition
of external components is unnecessary. The $\overline{I R}$ and $\overline{O R}$ functions, together with $\overline{\operatorname{REN}}$ and $\overline{\mathrm{WEN}}$, are used to extend the total FIFO memory capacity.

The FS line ensures optimal data flow through the FIFO. It is tied to GND if the RCLK frequency is higher than the WCLK frequency or to Vcc if the RCLK frequency is lower than the WCLK frequency

The IDT72261/72271 is fabricated using IDT's high speed submicron CMOS technology.

## PIN CONFIGURATIONS (CONT.)



## NOTES:

1. $\mathrm{DNC}=\mathrm{Do}$ not connect.
2. This pin may either be tied to ground or left open.

## PIN DESCRIPTION

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| D0-D8 | Data Inputs | 1 | Data inputs for a 9-bit bus. |
| $\overline{\text { MRS }}$ | Master Reset | 1 | $\overline{M R S}$ initializes the read and write pointers to zero and sets the output register to all zeroes. During Master Reset, the FIFO is configured for either FWFT or IDT Standard Mode, one of two programmable flag default settings, and serial or parallel programming of the offset settings. |
| $\overline{\text { PRS }}$ | Partial Reset | 1 | $\overline{\mathrm{PRS}}$ initializes the read and write pointers to zero and sets the output register to all zeroes. During Partial Reset,the existing mode (IDT or FWFT), programming method (serial or parallel), and programmable flag settings are all retained. |
| $\overline{\text { RT }}$ | Retransmit | 1 | Allows data to be resent starting with the first location of FIFO memory. |
| FWFT/SI | First Word Fall Through/Serial In | 1 | During Master Reset, selects First Word Fall Through or IDT Standard mode. After Master Reset, this pin functions as a serial input for loading offset registers |
| WCLK | Write Clock | 1 | When enabled by $\overline{\text { WEN }}$, the rising edge of WCLK writes data into the FIFO and offsets into the programmable registers. |
| WEN | Write Enable | 1 | WEN enables WCLK for writing data into the FIFO memory and offset registers. |
| RCLK | Read Clock | 1 | When enabled by REN, the rising edge of RCLK reads data from the FIFO memory and offsets from the programmable registers. |
| $\overline{\text { REN }}$ | Read Enable | 1 | $\overline{\mathrm{REN}}$ enables RCLK for reading data from the FIFO memory and offset registers. |
| $\overline{\text { OE }}$ | Output Enable | 1 |  |
| $\overline{\text { SEN }}$ | Serial Enable | 1 | SEN enables serial loading of programmable flag offsets |
| $\overline{\text { LD }}$ | Load | 1 | During Master Reset, $\overline{\text { LD }}$ selects one of two partial flag default offsets (127 and 1023) and determines programming method, serial or parallel. After Master Reset, this pin enables writing to and reading from the offset registers. |
| FS | Frequency Select | 1 | The FS setting optimizes data flow through the FIFO. |
| $\overline{\mathrm{FF} / \mathrm{T}}$ | Full Flag/ Input Ready | 0 | In the IDT Standard Mode, the $\overline{F F}$ function is selected. $\overline{F F}$ indicates whether or not the FIFO memory is full. In the FWFT mode, the $\overline{\mathrm{R}}$ function is selected. $\overline{\bar{R}}$ indicates whether or not there is space available for writing to the FIFO memory. |
| $\overline{\text { EF/ }} \overline{\mathrm{OR}}$ | Empty Flag/ Output Ready | 0 | In the IDT Standard Mode, the $\overline{\mathrm{EF}}$ function is selected. $\overline{\mathrm{EF}}$ indicates whether or not the FIFO memory is empty. In FWFT mode, the $\overline{O R}$ function is selected. $\overline{O R}$ indicates whether or not there is valid data available at the outputs. |
| $\overline{\text { PAF }}$ | Programmable Almost Full Flag | 0 | $\overline{\text { PAF }}$ goes HIGH if the number of free locations in the FIFO memory is more than offset $m$ which is store in Almost Full which is stored in the Full Offset register. $\overline{\text { PAF }}$ goes LOW if the number of free locations in the FIFO memory is less than $m$. |
| $\overline{\text { PAE }}$ | Programmable Almost Empty Flag | 0 | $\overline{\text { PAE }}$ goes LOW if the number of words in the FIFO memory is less than offset $n$ which is stored in theEmpty Offset register. PAE goes HIGH if the number of words in the FIFO memory is greater than offset $n$. |
| $\overline{\mathrm{HF}}$ | Half-full Flag | 0 | $\overline{\mathrm{HF}}$ indicates whether the FIFO memory is more or less than half-full. |
| Q0-Q8 | Data Outputs | 0 | Data outputs for a 9-bit bus. |
| Vcc | Power |  | +5 volt power supply pins. |
| GND | Ground |  | Ground pins. |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Mlilitary | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under <br> Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output Current | 50 | 50 | mA |
| NOTE: | 5097 tol 02 |  |  |  |

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maimum rating conditions for extended periods may affect reliabilty.

## RECOMMENDED DC

OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vccm | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| Vccc | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{VIH}^{\text {Comput High Voltage }}$ | Inpula <br> Military | 2.2 | - | - | V |
| VIL $^{\text {(1) }}$ | Input Low Voltage <br> Commercial \& Military | - | - | 0.8 | V |

NOTE:

1. 1.5 V undershoots are allowed for $10 n s$ once per cycle.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | DT72261L <br> IDT72271L <br> Commercial $\text { tclk }=10,12,15,20 \mathrm{~ns}$ |  |  | $\begin{gathered} \text { IDT72261L } \\ \text { IDT7271L } \\ \text { Military } \\ \text { tcLK }=15,25 \mathrm{~ns} \end{gathered}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $1 \mathrm{IL}^{(1)}$ | Input Leakage Current (any input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic " 1 " Voltage, $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| VOL | Output Logic " 0 " Voltage, $10 \mathrm{l}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| ICC1 ${ }^{(3)}$ | Active Power Supply Current | - | - | 150 | - | - | 200 | mA |
| ICc2 ${ }^{(3,4)}$ | Power Down Current (All inputs $=$ Vcc -0.2 V or GND + 0.2V, RCLK and WCLK are free-running) | - | - | 15 | - | - | 25 | mA |

## NOTES:

1. Measurements with $0.4 \leq \operatorname{Vin} \leq \mathrm{Vcc}$.
2. $\overline{O E}=V I H$
3. Tested at $\mathrm{f}=20 \mathrm{MHz}$ with outputs unloaded.
4. No data written or read for more than 10 cycles

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{CiN}^{(2)}$ | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 10 | pF |
| CouT $^{(1,2)}$ | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 10 | pF |

## NOTES:

1. With output deselected, $(\overline{\mathrm{OE}}=\mathrm{HIGH})$.
2. Characterized values, not currently tested.

## AC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

(Commercial: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  |  |  | Com'l \& Mil. <br> $72261 L 15$ <br> 72271115 |  | Commercial <br> 72261L20 <br> 72271L20 |  | $\begin{gathered} \text { Military } \\ \hline 72261 \text { L25 } \\ \text { 72271L25 } \\ \hline \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & 72261 \mathrm{~L} 10 \\ & 7227,1 \mathrm{~L} 10 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 72261 \mathrm{~L} 12 \\ & 72271 \mathrm{~L} 12 \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Clock Cycle Frequency | - | 100 | - | 83.3 | - | 66.7 | - | 50 | - | 40 | MHz |
| tA | Data Access Time | 2 | 8 | 2 | 9 | 2 | 10 | 2 | 12 | 3 | 15 | ns |
| tcle | Clock Cycle Time | 10 | - | 12 | - | 15 | - | 20 | - | 25 | - | ns |
| tclek | Clock High Time | 4.5 | - | 5 | - | 6 | - | 8 | - | 10 | - | ns |
| tCLKL | Clock Low Time | $4.5{ }^{(2)}$ | - | $5^{(2)}$ | - | $6^{(2)}$ | - | 8 | - | 10 | - | ns |
| tDs | Data Set-up Time | 3.5 | - | 3.5 | - | 4 | - | 5 | - | 6 | - | ns |
| toh | Data Hold Time | 0 | - | 0 | - | 1 | - | 1 | - | 1 | - | ns |
| tens | Enable Set-up Time | 3.5 | - | 3.5 | - | 4 | - | 5 | - | 6 | - | ns |
| tenh | Enable Hold Time | 0 | - | 0 | - | 1 | - | 1 | - | 1 | - | ns |
| tLDS | Load Set-up Time | 3.5 | - | 3.5 | - | 4 | - | 5 | - | 6 | - | ns |
| tLDH | Load Hold Time | 6.5 | - | 8.5 | - | 10 | - | 10 | - | 10 | - | ns |
| trs | Reset Pulse Width ${ }^{(3)}$ | 10 | - | 12 | - | 15 | - | 20 | - | 25 | - | ns |
| tRSs | Reset Set-up Time | 10 | - | 12 | - | 15 | - | 20 | - | 25 | - | ns |
| tRSR | Reset Recovery Time | 10 | - | 12 | - | 15 | - | 20 | - | 25 | - | ns |
| tRSF | Reset to Flag and Output Time | - | 10 | - | 12 | - | 15 | - | 20 | - | 25 | ns |
| tFWFT | Mode Select Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tRTS | Retransmit Set-Up Time | 3.5 | - | 3.5 | - | 4 | - | 5 | - | 6 | - | ns |
| tolz | Output Enable to Output in Low Z ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| toe | Output Enable to Output Valid | 3 | 7 | 3 | 7.5 | 3 | 8 | 3 | 10 | 3 | 13 | ns |
| tohz | Output Enable to Output in High $\mathrm{Z}^{(4)}$ | 3 | 7 | 3 | 7.5 | 3 | 8 | 3 | 10 | 3 | 13 | ns |
| tWFF | Write Clock to FF or $\overline{\mathrm{R}}$ | - | 8 | - | 9 | - | 10 | - | 12 | - | 15 | ns |
| tREF | Read Clock to $\overline{\mathrm{EF}}$ or $\overline{\mathrm{OR}}$ | - | 8 | - | 9 | - | 10 | - | 12 | - | 15 | ns |
| tPAF | Write Clock to $\overline{\text { PAF }}$ | - | 8 | - | 9 | - | 10 | - | 12 | - | 15 | ns |
| tPAE | Read Clock to $\overline{\text { PAE }}$ | - | 8 | - | 9 | - | 10 | - | 12 | - | 15 | ns |
| tHF | Clock to $\overline{\mathrm{HF}}$ | - | 16 | - | 18 | - | 20 | - | 22 | - | 25 | ns |
| tSKEW1 | Skew time between RCLK and WCLK for $\overline{F F}$ and $\overline{\mathrm{IR}}$ | 8 | - | 10 | - | 12 | - | 15 | - | 20 | - | ns |
| tSKEW2 | Skew time between RCLK and WCLK for PAE and $\overline{\text { PAF }}$ | 15 | - | 18 | - | 21 | - | 25 | - | 35 | - | ns |

## NOTES:

1. All AC timings apply to both Standard IDT Mode and First Word Fall Through Mode.
2. For the RCLK line: tclkl (min.) $=7 \mathrm{~ns}$ only when reading the offsets from the programmable flag registers; otherwise, use the table value. For the WCLK line, use the tclkl (min.) value given in the table.
3. Pulse widths less than minimum values are not allowed
4. Values guaranteed by design, not currently tested.

## AC TEST CONDITIONS

| Input Pulse Levels |
| :--- |
| Input Rise/Fall Times |
| Input Timing Reference Levels |
| Output Reference Levels |
| Output Load |



3036 drw 04

Figure 1. Output Load

* Includes jig and scope capacitances.


## SIGNAL DESCRIPTIONS:

## INPUTS:

## DATA IN (Do - Ds)

Data inputs for 9-bit wide data.

## CONTROLS:

## MASTER RESET (MRS)

A Master Reset is accomplished whenever the Master Reset (MRS) input is taken to a LOW state. This operation sets the internal read and write pointers to the first location of the
 go HIGH.
If FWFT is LOW during Master Reset then the IDT Standard Mode, along with $\overline{E F}$ and $\overline{F F}$ are selected. EF will go LOW and FF will go HIGH. If FWFT is HIGH, then the First Word Fall through Mode (FWFT), along with $\overline{\mathrm{IR}}$ and $\overline{\mathrm{OR}}$, are selected. $\overline{\mathrm{OR}}$ will go HIGH and $\overline{\mathrm{R}}$ will go LOW.
If $\overline{\mathrm{LD}}$ is LOW during Master Reset, then $\overline{\text { PAE }}$ is assigned a threshold 127 words from the empty boundary and PAF is assigned a threshold 127 words from the full boundary; 127 words corresponds to an offset value of 07FH. Following Master Reset, parallel loading of the offsets is permitted, but not serial loading.

If $\overline{\mathrm{LD}}$ is HIGH during Master Reset, then $\overline{\text { PAE }}$ is assigned a threshold 1023 words from the empty boundary and $\overline{\text { PAF }}$ is assigned a threshold 1023 words from the full boundary; 1023 words corresponds to an offset value of 3FFH. Following Master Reset, serial loading of the offsets is permitted, but not parallel loading.
Regardless of whether serial or parallel offset loading has been selected, parallel reading of the registers is always permitted. (See section describing the $\overline{L D}$ line for further details).

During a Master Reset, the output register is initialized to all zeroes. A Master Reset is required after power up, before a write operation can take place. $\overline{\text { MRS }}$ is asynchronous.

## PARTIAL RESET ( $\overline{\mathrm{PRS}})$

A Partial Reset is accomplished whenever the Partial Reset ( $\overline{\mathrm{PRS}}$ ) input is taken to a LOW state. As in the case of the Master Reset, the intemal read and write pointers are set to the first location of the RAM array, $\overline{\text { PAE goes LOW, }} \overline{\text { PAF }}$ goes HIGH, and $\overline{\text { FF }}$ goes HIGH.
Whichever mode is active at the time of partial reset, IDT Standard Mode or First Word Fall-through, that mode will remain selected. If the IDT Standard Mode is active, then FF will go HIGH and EF will go LOW. If the First wordFall-through Mode is active, then $\overline{O R}$ will go HIGH, and $\overline{\mathrm{R}}$ will go LOW.

Following Partial Reset, all values held in the offset registers remain unchanged. The programming method (parallel or serial) currently active at the time of Partial Reset is also retained. The output register is initialized to all zeroes. PRS is asynchronous.

A Partial Reset is useful for resetting the device during the course of operation, when reprogramming flag settings may not be convenient.

## RETRANSMIT ( $\overline{\mathrm{RT}}$ )

The Retransmit operation allows data that has already been read to be accessed again. There are two stages: first, a setup procedure that resets the read pointer to the first location of memory, then the actual retransmit, which consists of reading out the memory contents, starting at the beginning of memory.

Retransmit Setup is initiated by holding RTT LOW during a rising RCLK edge. $\overline{R E N}$ and $\overline{\text { WEN }}$ must be HIGH before bringing $\overline{R T}$ LOW. At least one word, but no more than Full 2 words should have been written into the FIFO between Reset (Master or Partial) and the time of Retransmit Setup (Full $=16,384$ words for the 72261, 32,768 words for the 72271).

If IDT Standard mode is selected, the FIFO will mark the beginning of the Retransmit Setup by setting EF LOW. The change in level will only be noticeable if EF was HIGH before setup. During this period, the internal read pointer is initialized to the first location of the RAM array.

When EF goes HIGH, Retransmit Setup is complete and read operations may begin starting with the first location in memory. Since IDT Standard Mode is selected, every word read including the first word following Retransmit Setup requires a LOW on REN to enable the rising edge of RCLK. Writing operations can begin after one of two conditions have been met: EF is HIGH or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the RT pulse.

The deassertion time of $\overline{E F}$ during Retransmit Setup is variable. The parameter tRTF1, which is measured from the rising RCLK edge enabled by $\overline{\mathrm{RT}}$ to the rising edge of $\overline{\mathrm{EF}}$ is described by the following equation:

$$
\text { tRTF1 max. }=14^{*} \mathrm{~T}_{\mathrm{f}}+3^{*} \text { TRCLK (in ns) }
$$

where $T_{r}$ is either the RCLK or the WCLK period, whichever is shorter, and TrcLK is the RCLK period.
Regarding FF: Note that since no more than Full- 2 writes are allowed between a Reset and a Retransmit Setup, FF will remain HIGH throughout the setup procedure.

For IDT Standard mode, updating the $\overline{\mathrm{PAE}}, \overline{\mathrm{HF}}$, and $\overline{\mathrm{PAF}}$ flags begins with the "first" $\overline{\operatorname{REN}}$-enabled rising RCLK edge following the end of Retransmit Setup (the point at which $\overline{E F}$ goes HIGH). This same RCLK rising edge is used to access the "first" memory location. $\overline{\mathrm{HF}}$ is updated on the first RCLK rising edge. $\overline{\text { PAE }}$ is updated after two more rising RCLK edges. $\overline{\text { PAF }}$ is updated after the "first" rising RCLK edge, followed by the next two rising WCLK edges. (If the tskew2 specification is not met, add one more WCLK cycle.)

If FWFT mode is selected, the FIFO will mark the beginning of the Retransmit Setup by setting $\overline{O R}$ HIGH. The change in level will only be noticeable if $\overline{O R}$ was LOW before setup. During this period, the intemal read pointer is set to the first location of the RAM array.

When $\overline{\text { OR }}$ goes LOW, Retransmit Setup is complete; at the same time, the contents of the first location are automatically displayed on the outputs. Since FWFT Mode is selected, the first word appears on the outputs, no read request necessary. Reading all subsequent words requires a LOW on REN to enable the rising edge of RCLK. Writing operations can begin after one of two conditions have been met: $\overline{O R}$ is LOW or 14 cycles of the fasterclock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the RT pulse.

The assertion time of $\overline{O R}$ during Retransmit Setup is variable. The parameter tRTF2, which is measured from the rising RCLK edge enabled by $\overline{\mathrm{RT}}$ to the falling edge of $\overline{\mathrm{OR}}$ is described by the following equation:

$$
\text { tRTF2 max. }=14^{\star} T f+4^{*} \text { TRCLK (in ns) }
$$

where $T_{f}$ is either the RCLK or the WCLK period, whichever is shorter, and Trclk is the RCLK period. Note that a Retransmit Setup in FWFT mode requires one more RCLK cycle than in IDT Standard mode.

Regarding IT: Note that since no more than Full - 2 writes are allowed between a Reset and a Retransmit Setup, IT will remain LOW throughout the setup procedure.

For FWFT mode, updating the $\overline{\mathrm{PAE}}, \overline{\mathrm{HF}}$, and $\overline{\mathrm{PAF}}$ flags begins with the "last" rising edge of RCLK before the end of Retransmit Setup. This is the same edge that asserts $\overline{\mathrm{OR}}$ and automatically accesses the first memory location. Note that, in this case, $\overline{\operatorname{REN}}$ is not required to initiate flag updating. $\overline{\mathrm{HF}}$ is updated on the "last" RCLK rising edge. PAE is updated after two more rising RCLK edges. PAF is updated after the "last" rising RCLK edge, followed by the next two rising WCLK edges. (If the tskew2 specification is not met, add one more WCLK cycle.)
$\overline{R T}$ is synchronized to RCLK. The Retransmit operation is useful in the event of a transmission error on a network, since it allows a data packet to be resent.

## FIRST WORD FALL THROUGH/SERIAL IN (FWFT/SI)

This is a dual purpose pin. During Master Reset, the state of the FWFT/SI helps determine whether the device will operate in IDT Standard mode or First Word Fall Through (FWFT) mode.

If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard mode will be selected. This mode uses the Empty Flag ( $\overline{\mathrm{EF}}$ ) to indicate whether or not there are any words present in the FIFO memory. It also uses the Full Flagfunction (FF) to indicate whether or not the FIFO memory has any free space for writing. In IDT Standard mode, every word read from the FIFO, including the first, must be requested using the Read Enable ( $\overline{\operatorname{REN}}$ ) line.

If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will be selected. This mode uses Output Ready $(\overline{\mathrm{OR}})$ to indicate whether or not there is valid data at the data outputs ( $\mathrm{Qn}_{\mathrm{n}}$. It also uses Input Ready ( $(\overline{\mathrm{R}}$ ) to indicate whether or not the FIFO memory has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to $Q_{n}$, no read request necessary. Subsequent words must be accessed using the Read Enable ( $\overline{\operatorname{REN}}$ ) line.

After Master Reset, FWFT/SI acts as a serial input for loading $\overline{\mathrm{PAE}}$ and $\overline{\mathrm{PAF}}$ offsets into the programmable registers. The serial input function can only be used when the serial loading method has been selected during Master Reset. FWFT/SI functions the same way in both IDT Standard and FWFT modes.

## WRITE CLOCK (WCLK)

A write cycle is initiated on the rising edge of the write clock (WCLK). Data set-up and hold times must be met with respect to the LOW-to-HIGH transition of the WCLK. The write and read clocks lines can either be asynchronous or coincident.

## WRITE ENABLE ( $\overline{\mathrm{WEN}}$ )

When Write Enable ( $\overline{\text { WEN }}$ ) is LOW, data can be loaded into the input register on the rising edge of every WCLK cycle. Data is stored in the RAM array sequentially and independently of any on-going read operation.

When WEN is HIGH, the input register holds the previous data and no new data is loaded into the FIFO.

To prevent data overflow in the IDT StandardMode, FF will go LOW , inhibiting further write operations. Upon the completion of a valid read cycle, $\overline{F F}$ will go HIGH allowing a write to occur. WEN is ignored when the FIFO is full.

To prevent data overflow in the FWFT mode, $\overline{\mathbb{R}}$ will go HIGH, inhibitingfurtherwriteoperations. Upon the completion of a valid read cycle, $\overline{\mathbb{R}}$ will go LOW allowing a write to occur.

WEN is ignored when the FIFO is full.

## READ CLOCK (RCLK)

Data can be read on the outputs, on the rising edge of the read clock (RCLK), when Output Enable ( $\overline{O E}$ ) is set LOW. The write and read clocks can be asynchronous or coincident.

## READ ENABLE ( $\overline{\operatorname{REN}})$

When Read Enable ( $\overline{\operatorname{REN}}$ ) is LOW, data is loaded from the RAM array into the output register on the rising edge of the RCLK.

When $\overline{\operatorname{REN}}$ is HIGH, the output register holds the previous data and no new data is loaded into the output register.

In the IDT Standard Mode, every word accessed at Qn, including the first word written to an empty FIFO, must be requested using REN. When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, inhibiting further read operations. REN is ignored when the FIFO is empty. Once a write is performed, $\overline{\mathrm{EF}}$ will go HIGH after trwL 1 +tREF and a read is permitted.

In the FWFT Mode, the first word written to an empty FIFO automatically goes to the outputs $Q_{n}$, no need for any read request. In order to access all other words, a read must be executed using $\overline{R E N}$. When all the data has been read from the FIFO, Output Ready ( $\overline{\mathrm{OR}}$ ) will go HIGH, inhibiting further read operations. REN is ignored when the FIFO is empty. Once a write is performed, OR will go LOW after trwl2 +tref, when the first word appears at $Q_{n}$; if a second word is written into the FIFO, then REN can be used to read it out.

## SERIAL ENABLE (SEN)

Serial Enable is (SEN) is an enable used only for serial programming of the offset registers. The serial programming method must be selected during Master Reset. SEN is always used in conjunction with $\overline{L D}$. When these lines are both LOW, data at the SI input can be loaded into the input register one bit for each LOW-to-HIGH transition of WCLK.

When $\overline{\text { SEN }}$ is HIGH, the programmable registers retains the previous settings and no offsets are loaded.

SEN functions the same way in both IDT Standard and FWFT modes.

## OUTPUT ENABLE ( $\overline{O E}$ )

When Output Enable ( $\overline{\mathrm{OE})}$ ) is enabled (LOW), the paralle! output buffers receive data from the output register. When $\overline{O E}$ is HIGH, the output data bus $\left(Q_{n}\right)$ goes into a high impedance state.

## LOAD ( $\overline{\mathrm{LD}}$ )

This is a dual purpose pin. During Master Reset, the state of the Loadline ( $\overline{\mathrm{LD}}$ ) determines one of two default values (127 or 1023) for the $\overline{\mathrm{PAE}}$ and $\overline{\mathrm{PAF}}$ flags, along with the method by which these flags can be programmed, parallel or serial. After

Master Reset, $\overline{L D}$ enables write operations to and read operations from the registers. Only the offset loading method currently selected can be used to write to the registers. Aside from Master Reset, there is no other way change the loading method. Registers can be read only in parallel; this can be accomplished regardless of whether serial or the parallel loading has been selected.

Associated with each of the programmable flags, $\overline{\mathrm{PAE}}$ and $\overline{\text { PAF, are two registers which can either be written to or read }}$ from. Offset values contained in these registers determine how many words need to be in the FIFO memory to switch a partial flag. A LOW on $\overline{L D}$ during Master Reset selects a default $\overline{\text { PAE offset value of } 07 \mathrm{FH} \text { ( a threshold } 127 \text { words from }}$ the empty boundary), a default $\overline{\mathrm{PAF}}$ offset value of 07 FH (a threshold 127 words from the full boundary), and parallel loading of other offset values. A HIGH on $\overline{L D}$ during Master Reset selects a default $\overline{\text { PAE }}$ offset value of 3FFH (a threshold 1023 words from the empty boundary), a default PAF offset value of 3FFH (a threshold 1023 words form the full boundary), and serial loading of other offset values.

The act of writing offsets (in parallel or serial) employs a dedicated write offset register pointer. The act of reading offsets employs a dedicated read offset register pointer. The

| ED | WEN | $\overline{R E N}$ | $\overline{\text { SEN }}$ | WCLK | RCLK | Selection |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 |  | X | Parallel write to registers: <br> Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB) |
| 0 | 1 | 0 | 1 | X |  | Parallel read from registers: <br> Empty Offiset (LSB) <br> Empty Offset (MSB) <br> Full Offset (LSB) <br> Full Offset (MSB) |
| 0 | 1 | 1 | 0 |  | X | Serial shift into registers: <br> 28 bits for the 72261 <br> 30 bits for the 72271 <br> 1 bit for each rising WCLK edge <br> Starting with Empty Offset (LSB) <br> Ending with Full Offset (MSB) |
| 0 | 1 | 1 | 1 | X | X | No Operation |
| 1 | 0 | X | X | 5 | X | Write Memory |
| 1 | X | 0 | X | X | 4 | Read Memory |
| 1 | 1 | 1 | x | X | X | No Operation |

## NOTES:

3097 tbl 01

1. Only one of the two offset programming methods, serial or parallel, is available for use at any given time.
2. The programming method can only be selected at Master Reset.
3. Parallel reading of the offset registers is always permitted regardless of which programming method has been selected.
4. The programming sequence applies to both IDT Standard and FWFT modes.

Figure 2. Partial Flag Programming Sequence
two pointers operate independently; however, a read and a write should not be performed simultaneously to the offset registers. A Master Reset initializes both pointers to the Empty Offset (LSB) register. A Partial Reset has no effect on the position of these pointers.

Once serial offset loading has been selected, then programming $\overline{\mathrm{PAE}}$ and $\overline{\mathrm{PAF}}$ procedes as follows: When $\overline{\mathrm{LD}}$ and SEN are set LOW, data on the SI input are written, one bit for each WCLK rising edge, starting with the Empty Offset LSB (8 bits for both the 72261 and 72271), then the Empty Offset MSB ( 6 bits for the 72261, 7 bits for the 72271) , then the Full Offset LSB ( 8 bits for both the 72261 and 72271), ending with the Full Offset MSB ( 6 bits for the 72261, 7 bits for the 72271). A total of 28 bits are necessary to program the 72261; a total of 30 bits are necessary to program the 72271. Individual registers cannot be loaded serially; rather, all four must be programmed in sequence, no padding allowed. $\overline{\text { PAE }}$ and $\overline{\text { PAF }}$ can show a valid status only after the the full set of bits have been entered. The registers can be re-programmed, as long as all four offsets are loaded. When $\overline{L D}$ is LOW and $\overline{S E N}$ is HIGH, no serial write to the registers can occur.

Once parallel offset loading has been selected, then programming $\overline{\mathrm{PAE}}$ and $\overline{\mathrm{PAF}}$ procedes as follows: When $\overline{\mathrm{LD}}$ and $\overline{W E N}$ are set LOW, data on the inputs Dn are written into the L.SB Empty Offset Register on the first LOW-to-HIGH transition of WCLK. Upon the second LOW-to-HIGH transition of WCLK, data at the inputs are written into the MSB Empty Offset Register. Upon the third LOW-to-HIGH transition of WCLK, data at the inputs are written into the LSB Full Offset Register. Upon the fourth LOW-to-HIGH transition of WCLK, data at the inputs are written into the MSB Full Offset Register. The fifth transition of WCLK writes, once again, to the LSB Empty Offset Register.

To ensure proper programming (serial or parallel) of the offset registers, no read operation is permitted from the time of reset (master orpartial) to the time of programming. (During this period, the read pointer must be pointing to the first location of the memory array.) After the programming has been accomplished, read operations may begin.

Write operations to memory are allowed before and during the parallel programming sequence. In this case, the programming of all offset registers does not have to occur at one time. One or two offset registers can be written to and then, by bringing $\overline{\mathrm{LD}} \mathrm{HIGH}$, write operations can be redirected to the FIFO memory. When $\overline{L D}$ is set LOW again, and $\overline{W E N}$ is LOW, the next offset register in sequence is written to. As an altemative to holding $\overline{W E N}$ LOW and toggling $\overline{L D}$, parallel programming can also be interrupted by setting $\overline{L D}$ LOW and toggling WEN.

Write operations to memory are allowed before and during the serial programming sequence. In this case, the programming of all offset bits does not have to occur at once. A select number of bits can be written to the SI input and then, by bringing $\overline{L D}$ and $\overline{\text { SEN }}$ HIGH, data can be written to FIFO memory via Dn by toggling $\overline{W E N}$. When $\overline{\text { WEN }}$ is brought HIGH with $\overline{L D}$ and $\overline{\text { SEN }}$ restored to a LOW, the next offset bit in sequence is written to the registers via SI . If a mere interuption of serial programming is desired, it is sufficient either to set $\overline{L D}$

LOW and deactivate $\overline{\text { SEN }}$ or to set $\overline{\text { SEN }}$ LOW and deactivate $\overline{\mathrm{LD}}$. Once $\overline{\mathrm{LD}}$ and $\overline{\mathrm{SEN}}$ are both restored to a LOW level, serial offset programming continues from where it left off.

Note that the status of a partial flag ( $\overline{\mathrm{PAE}}$ or $\overline{\mathrm{PAF}}$ ) output is invalid during the programming process. From the time parallel programming has begun, a partial flag output will not be valid until the appropriate offset words have been written to the LSB and MSB registers pertaining to that flag. From the time serial programming has begun, neither partial flag will be valid until the full set of bits required to fill all the offset registers has been written. Measuring from the rising WCLK edge that achieves either of the above criteria; $\overline{\mathrm{PAF}}$ will be valid after two more rising WCLK edges plus tPAF, $\overline{\text { PAE }}$ will will be valid after the next two rising RCLK edges plus tPAE (Add one more RCLK cycle if tskew2 is not met.)

The act of reading the offset registers employs a dedicated read offset register pointer. The contents of the offset registers can be read on the output lines when $\overline{L D}$ is set LOW and $\overline{R E N}$ is set LOW; then, data are read via Qn from the LSB Empty Offset Register on the first LOW-to-HIGH transition of RCLK. Upon the second LOW-to-HIGH transition of RCLK, data are read from the MSB Empty Offset Register. Upon the third LOW-to-HIGH transition of RCLK, data are readfrom the LSB Full Offset Register. Upon the fourth LOW-to-HIGH transition of RCLK, data are read from the MSB Full Offset Register. The fifth transition of RCLK reads, once again, from the LSB Empty Offset Register.

It is permissable to interrupt the the offset register access sequence with reads or writes to memory. The interruption is accomplished by deasserting $\overline{R E N}, \overline{L D}$, or both together. When $\overline{R E N}$ and $\overline{L D}$ are restored to a LOW level, access of the registers continues where it left off.
$\overline{\mathrm{LD}}$ functions the same way in both IDT Standard and FWFT modes.

## FREQUENCY SELECT INPUT (FS)

An internal state machine manages the movement of data through the Supersync FIFO. The FS line determines whether RCLK or WCLK will synchronize the state machine. Tie FS to $V C C$ if the RCLK line is running at a lower frequency than the WCLK line. In this case, the state machine will be synchronized to WCLK. Tie FS to GND if the RCLKK line is running at a higher frequency than the WCLK line. In this case, the state machine will be synchronized to RCLK. Note that FS must be set so the clock line running at the higher frequency drives the state machine; this ensures efficient handling of the data within the FIFO. If the same clock signal drives both the WCLK and the RCLK pins, then tie FS to GND.

The frequency of the clock tied to the state machine (referred to as the "selected clock") may be changed at any time, so long as it is always greater than or equal to the frequency of the clock that is not tied to the state machine (referred to as the "non-selected clock"). The frequency of the non-selected clock can also be varied with time, so long as it never exceeds the frequency of the selected clock. To be more specific, the frequencies of both RCLK and WCLK may be varied during FIFO operation, provided that, at any given point in time, the cycle period of the selected clock is
equal to or less than the cycle period of the non-selected clock.

The selected clock must be continuous. It is, however, permissible to stop the non-selected clock. Note, so long as RCLK is idle, $\overline{E F} / \mathrm{OR}$ and $\overline{\mathrm{PAE}}$ will not be updated. Likewise, as long as WCLK is idle, $\overline{\mathrm{FF} / / \mathrm{R}}$ and PAF will not be updated.

Changing the FS setting during FIFO operation (i.e. reading or writing) is not permitted; however, such a change at the time of Master Reset or Partial Reset is all right. FS is an asynchronous input.

## OUTPUTS:

## FULL FLAG ( $\overline{F F / / \bar{R})}$

This is a dual purpose pin. In IDT Standard Mode, the Full Flag (FF) function is selected. When the FIFO is full (i.e. the write pointer catches up to the read pointer), $\overline{\mathrm{FF}}$ will go LOW, inhibiting further write operation. When FF is HIGH, the FIFO is not full. If no reads are performed after a reset (either MRS or $\overline{\text { PRS }}$ ), $\overline{\text { FF }}$ will go LOW after 16,384 writes tor the IDT72261 and 32,768 writes to the IDT72271.
In FWFT Mode, the Input Ready ( $\overline{\mathrm{R}}$ ) function is selected. $\overline{\mathrm{R}}$ goes LOW when memory space is available for writing in data. When there is no longer any free space left, $\overline{\mathbb{R}}$ goes HIGH, inhibiting further write operation. If no reads are performed after a reset (either $\overline{\text { MRS }}$ or $\overline{\text { PRS }}$ ), $\overline{\mathrm{R}}$ will go HIGH after 16,385 writes for the IDT72261 and 32,769 writes for the IDT72271.
0
EMPTY OFFSET (LSB) REG.
EMPTY OFFSET (MSB) REG.
$8 \quad 7 \quad 0$



3036 drw 05
NOTE:

1. Any bits of the offset register not being programmed should be set to zero.

Figure 3. Offset Register Location and Default Values

In FWFT Mode, the Ouput Ready ( $\overline{\mathrm{OR}})$ function is selected. $\overline{O R}$ goes LOW at the same time that the first word written to an empty FIFO appears valid on the outputs. $\overline{\text { OR}}$ goes HIGH one cycle after RCLK shifts the last word from the FIFO memory to the outputs. Then further data reads are inhibited until $\overline{\mathrm{OR}}$ goes LOW again.

When writing the first word to an empty FIFO, the assertion time of $\overline{O R}$ is variable, and can be represented by the First Word Latency parameter, tFWL2, which is measured from the rising WCLK edge that writes the first word to the rising RCLK edge that updates the flag. trWL2 includes any delay due to clock skew and can be expressed as follows:

$$
\text { tFWL2 max. }=10^{*} T f+3^{*} \text { TRCLK (in ns) }
$$

where $\mathrm{T}_{\mathrm{f}}$ is either the RCLK or the WCLK period, whichever is
shorter, and TrcLK is the RCLK period. Note that the First Word Latency in FWFT mode is one RCLK cycle longer than in IDT Standard mode. The tFWL2 delay detemines how early the first word can be available at Qn. This delay has no effect on the reading of subsequent words.
$\overline{\mathrm{EF}} / \overline{\mathrm{OR}}$ is sychronized to the RCLK. It is double-registered to enhance metastable immunity.

## PROGRAMMABLE ALMOST-FULL FLAG ( $\overline{\text { PAF }})$

The Programmable Almost-Full Flag ( $\overline{\mathrm{PAF}}$ ) will go LOW when the FIFO reaches the Almost-Full condition as specified by the offset $m$ stored in the Full Offset register.
At the time of Master Reset, depending on the state of $\overline{\mathrm{LD}}$, one of two possible default offset values are chosen. If $\overline{\mathrm{LD}}$ is

## TABLE I - STATUS FLAGS FOR IDT STANDARD MODE

| Number of Words in FIFO Memory (1) |  | $\overline{F F}$ | $\overline{\text { PAF }}$ | HF | $\overline{\text { PAE }}$ | EF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 72261 | 72271 |  |  |  |  |  |
| 0 | 0 | H | H | H | L | L |
| 1 to $\mathrm{n}^{(2)}$ | 1 to $\mathrm{n}^{(2)}$ | H | H | H | L | H |
| $(\mathrm{n}+1)$ to 8,192 | $(\mathrm{n}+1)$ to16,384 | H | H | H | H | H |
| 8,193 to (16,384-(m+1)) | 16,385 to (32,768-(m+1)) | H | H | L | H | H |
| $(16,384-m)^{(3)}$ to 16,383 | $(32,768-\mathrm{m})^{(3)}$ to 32,767 | H | L | L | H | H |
| 16,384 | 32,768 | L | L | L | H | H |

NOTES:

1. Data in the output register does not count as a "word in FIFO memory". Since, in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
2. $n=$ Empty Offset, Default Values: $n=127$ when parallel offset loading is selected or $n=1023$ when serial offset loading is selected.
3. $m=$ Full Offset, Default Values: $m=127$ when parallel offset loading is selected or $n=1023$ when serial offset loading is selected.

## TABLE II - STATUS FLAGS FOR FWFT MODE

| Number of Words in FIFO Memory ${ }^{(1)}$ |  | IR | PAF | HF | $\overline{\text { PAE }}$ | $\overline{O R}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 72261 | 72271 |  |  |  |  |  |
| 0 | 0 | L | H | H | L | $H^{(4)}$ |
| 1 to $\mathrm{n}^{(2)}$ | 1 to $\mathrm{n}^{(2)}$ | L | H | H | L | L |
| $(\mathrm{n}+1)$ to 8,192 | $(\mathrm{n}+1)$ to16,384 | L | H | H | H | L |
| 8,193 to (16,384-(m+1)) | 16,385 to (32,768-(m+1)) | L | H | L | H | L |
| $(16,384-m)^{(3)}$ to 16,383 | $(32,768-\mathrm{m})^{(3)}$ to 32,767 | L | L | L | H | L |
| 16,384 | 32,768 | H | L | L | H | L |

NOTES:
3097 tbl 04

1. Data in the output register does not count as a "word in FIFO memory". Since, in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
2. $n=$ Empty Offset, Default Values: $n=127$ when parallel offset loading is selected or $n=1023$ when serial offset loading is selected.
3. $m=$ Full Offset, Default Values: $m=127$ when parallel offset loading is selected or $n=1023$ when serial offset loading is selected.
4. Foilowing a reset (Master or Partial), the FIFO memory is empty and $\overline{O R}=$ HIGH. After writing the first word, the FIFO memory remains empty, the data is placed into the output register, and $\overline{O R}$ goes LOW. In this case, or any time the last word in the FIFO memory has been read into the output register; a rising RCLK edge, enabled by $\overline{R E N}$, will set $\overline{O R}$ HIGH.

LOW, then $m=07 \mathrm{FH}$ and the $\overline{\text { PAF }}$ switching threshold is 127 words from the Full boundary, if $\overline{\mathrm{LD}}$ is HIGH , then $m=3 F F H$ and the $\overline{\text { PAF }}$ switching threshold is 1023 words away from the Full boundary.

Any integral value of $m$ from 0 to the maximum FIFO depth minus 1 (16,383 words for the 72261, 32,767 words for the 72271) can be programmed into the Full Offset register.

In IDT Standard Mode, if no reads are performed after reset ( $\overline{\mathrm{MRS}}$ or $\overline{\mathrm{PRS}}$ ), $\overline{\mathrm{PAF}}$ will go LOW after (16,384-m) writes to the IDT72261, and ( $32,768-\mathrm{m}$ ) writes to the IDT72271.

In FWFT Mode, if no reads are performed after reset ( $\overline{\mathrm{MRS}}$ or $\overline{\text { PRS }}$ ), $\overline{\text { PAF }}$ will go LOW after ( $16,385-\mathrm{m}$ ) writes to the IDT72261, and (32,769-m) writes to the IDT72271. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register; therefore, it has no effect on determining the state of $\overline{\text { PAF }}$.

Note that even though $\overline{\text { PAF }}$ is programmed to switch LOW during the first word latency period (tFWL), attempts to read data will be ignored until $\overline{E F}$ goes HIGH indicating that data is available at the output port. This is true for both timing modes.
$\widehat{\text { PAF }}$ is synchronous and updated on the rising edge of WCLK. It is double-registered to enhance metastable immunity.

## PROGRAMMABLE ALMOST-EMPTY FLAG ( $\overline{\mathrm{PAE}}$ )

The Programmable Almost-Empty Flag ( $\overline{\mathrm{PAE}}$ ) will go LOW when the FIFO reaches the Almost-Empty condition as specified by the offset $n$ stored in the Empty Offset register.

At the time of Master Reset, depending on the state of $\overline{L D}$, one of two possible default offset values are chosen. If $\overline{\mathrm{LD}}$ is LOW, then $\mathrm{n}=07 \mathrm{FH}$ and the $\overline{\text { PAE switching threshold is } 127}$ words from the Empty boundary, if $\overline{L D}$ is HIGH , then $n=3 F F H$ and the $\overline{\mathrm{PAE}}$ switching threshold is 1023 words away from the Empty boundary.

Any integral value of $n$ from 0 to the maximum FIFO depth minus 1 ( 16,383 words for the $72261,32,767$ words for the 72271) can be programmed into the Empty Offset register.

In IDT Standard Mode, if no reads are performed after reset ( $\overline{\mathrm{MRS}}$ or $\overline{\mathrm{PRS}}$ ), $\overline{\text { PAE }}$ will go HIGH after $(n+1)$ writes to the

IDT72261/72271.
In FWFT Mode, if no reads are performed after reset (MRS or $\overline{\mathrm{PRS}}), \overline{\mathrm{PAE}}$ will go HIGH after ( $\mathrm{n}+2$ ) writes to the IDT72261/ 72271. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register; therefore, it has no effect on determining the state of PAE.

Note that even though $\overline{\text { PAE }}$ is programmed to switch HIGH during the first word latency period (tFWL), attempts to read data will be ignored until $\overline{\mathrm{EF}}$ goes HIGH indicating that data is available at the output port. This is true forboth timingmodes.
$\overline{\text { PAE }}$ is synchronous and updated on the rising edge of RCLK. It is double-registered to enhance metastable immunity.

## HALF-FULL FLAG ( $\overline{\mathrm{HF}})$

This output indicates a half-full memory. The rising WCLK edge that fills the memory beyond half-full sets $\overline{\mathrm{HF}}$ LOW. The flag remains LOW until the difference between the write and read pointers becomes less than or equal to one half of the total depth of the device, the rising RCLK edge that accomplishes this condition also sets $\overline{\mathrm{HF}} \mathrm{HIGH}$.

In IDT Standard Mode, if no reads are performed after reset ( $\overline{\mathrm{MRS}}$ or $\overline{\mathrm{PRS}}$ ), $\overline{\mathrm{HF}}$ will go LOW after (D/2 + 1) writes, where D is the maximum FIFO depth ( 16,384 words for the IDT72261, 32,768 words for the IDT72271).

In FWFT Mode, if no reads are performed after reset (MRS or $\overline{\mathrm{PRS}}), \overline{\mathrm{HF}}$ will go LOW after (D/2+2) writes to the IDT72261/ 72271. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register; therefore, it has no effect on detemining the state of $\overline{\mathrm{HF}}$.

Because $\overline{\mathrm{HF}}$ uses both RCLK and WCLK for synchronization purposes, it is asynchronous.

## DATA OUTPUTS (Q0-Q8)

$Q_{0}-Q_{8}$ are data outputs for 9 -bit wide data.


Figure 4. Master Reset Timing


Figure 5. Partial Reset Timing

$\overline{R E N}$


## NOTES:

1. TsKEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that $\overline{F F}$ will go HIGH (after one WCLK cycle plus twFF). If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskEw, then the $\overline{F F}$ deassertion may be delayed an extra WCLK cycle.
2. $\overline{\mathrm{LD}}=\mathrm{HIGH}$

Figure 6. Write Cycle Timing (IDT Standard Mode)


NOTES:

1. trwl. contributes a variable delay to the overall first word latency (this parameter includes delays due to skew):
tFWL1 max. (in ns) $=10^{*} T_{1}+2^{*}$ Track
where $T_{f}$ is either the RCLK or the WCLK period, whichever is shorter, and TraLK is the RCLK period
2. $\overline{\mathrm{LD}}=\mathrm{HIGH}$

Figure 7. Read Cycle Timing (IDT Standard Mode)


3036 drw 11

## NOTES:

1. trwL 1 max. (in ns) $=10^{*} T_{t}+2^{*}$ TrcLK

Where Tf is either the RCLK or the WCLK period, whichever is shorter, and TrcLK is the RCLK period
2. $\overline{\mathrm{LD}}=\mathrm{HIGH}$

Figure 8. First Data Word Latency (IDT Standard Mode)


## NOTES:

1. tskew is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that $\overline{F F}$ will go high (after one WCLK cycle pus twFF). If the time between the rising edge of the RCLK and the rising edge of the WCLK is less than tskEw, then the $\overline{F F}$ deassertion may be delayed an extra WCLK cycle.
2. $\overline{\mathrm{LD}}=\mathrm{HIGH}$

Figure 9. Full Flag Timing (IDT Standard Mode)


Figure 10. Empty Flag Timing (IDT Standard Mode)


NOTE:

1. For the $72261, X=5$.

For the $72271, X=6$.


Figure 12. Parallel Loading of Programmable Flag Registers (IDT Standard and FWFT modes)


Figure 13. Parallel Read of Programmable Flag Registers (IDT Standard and FWFT modes)

NOTES:

1. $\overline{O E}=L O W$

2. $\overline{\text { PAE }}$ offset $=n$
3. Data in the output register does not count as a "word in FIFO memory". Since, in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
4. ISKEW2 is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to go HIGH (after one RCLK cycle plus tpAE). If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewz, then the PAE deassertion may be delayed one extra RCLK cycle.

Figure 14. Programmable Almost Empty Flag Timing (IDT Standard and FWFT modes)


2. Data in the output register does not count as a "word in FIFO memory". Since, in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
3. tskew2 is the minimum time between a rising RCLK edge and a rising WCLKedge for $\overline{\text { PAF }}$ to go HIGH (after one WCLK cycle plus tpaf). If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewz, then the $\overline{\text { PAF }}$ deassertion time may be delayed an extra WCLK cycle.

Figure 15. Programmable Almost Full Flag Timing (IDT Standard and FWFT modes)


## NOTES:

1. $D=$ maximum FIFO depth $=16,384$ for IDT72261, 32,768 words for IDT72271.

Figure 16. Half - Full Flag Timing (IDT Standard and FWFT modes)


## FF ${ }^{(4)}$

## NOTES:

1. tRTF1 contributes a variable delay to the overall retransmit recovery time:
trfif 1 max $=14^{\star} \mathrm{T}_{\mathrm{t}}+3^{*}$ Tracle (in ns)
Where $\mathrm{Tt}_{\mathrm{f}}$ is either the RCLK or the WCLK period, whichever is shorter, and TrCLK is the RCLK period.
2. Retransmit Setup is complete after $\overrightarrow{E F}$ returns HIGH, only then can a read operation begin. Write operations are permitted after one of two conditions have been met: EF is HIGH or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the $\overline{\text { RT }}$ pulse.
3. Following Retransmit Setup, the rising edge of RCLK that accesses the first memory location also initiates the updating of $\overline{\mathrm{HF}}, \overline{\mathrm{PAE}}$, and $\overline{\text { PAF }}$.
4. No more than $D-2$ words $(D=16,384$ words for the $72261,32,768$ words for the 72271 ) should have been written to the FIFO between Reset (Master or Partial) and Retransmit Setup. Therefore, $\overline{F F}$ will be HIGH throughout the Retransmit Setup procedure.
5. $\overline{\mathrm{OE}}=\mathrm{LOW}$

Figure 17. Retransmit Timing (IDT Standard mode)

DO DB


## NOTES:

1. tskewi is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that $\overline{\mathrm{R}}$ will go LOW (after one WCLK cycle plus twff). If the time between the rising ege of RCLK and the rising edge of WCLK is less than tsKEW1, then the IR assertion may be delayed an extra WCLK cycle.
2. tsKEW2 is the minimum time between a rising RCLK edge and a rising WCLK edge for $\overline{\text { PAF }}$ to go HIGH (after one WCLK cycle plus tpaf). If the time between the rising edge of RCLK and the rising edge of WCLK is less than tsKEW2, then the $\overline{\text { PAF }}$ deassertion may be delayed an extra WCLK cycle.
3. $\overline{\mathrm{DD}}=\mathrm{HIGH}$
4. $\overline{\mathrm{PAE}}$ offset $=n, \overline{\mathrm{PAF}}$ offset $=m, D=$ maximum FIFO depth $=16,384$ words for the IDT 72261, 32,768 words for the IDT72271


Figure 20. Retransmit Timing (FWFT mode)

## OPERATING CONFIGURATIONS

## SINGLE DEVICE CONFIGURATION

A single IDT72261/722171 may be used when the applica-
tion requirements are for 16,384/32,768 words or less. The IDT72261/72271 can always be used in Single Device Configuration, whether IDT Standard Mode or FWFT Mode has been selected. No special set up procedure is necessary.


Figure 21. Block Diagram of Single $16,384 \times 9 / 32,768 \times 9$ Synchronous FIFO

## WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the EF and $\overline{\mathrm{FF}}$ functions in IDT Standard mode and the $\overline{\mathrm{R}}$ and $\overline{\mathrm{OR}}$ functions in FWFT mode. Because of variations in skew between RCLK and WCLK, it is possible for EF/FF deassertion and $\overline{\mathrm{I}} / \overline{\mathrm{OR}}$ assertion to vary by one cycle between FIFOs. In

IDT Standard mode, such problems can be avoided by creating composite flags, that is, ANDing EF of every FIFO, and separately ANDing FF of every FIFO. In FWFT mode, composite flags can be created by ORing OR of every FIFO, and separately ORing $\overline{\mathrm{R}}$ of every FIFO. Figure 22 demonstrates an 18 -word width by using two IDT72261/72271s. Any word width can be attained by adding additional IDT7226172271s.


NOTE:

1. Use an AND gate in IDT Standard mode, an OR gate in FWFT mode.
2. Do not connect any output control signals directly together.

## DEPTH EXPANSION CONFIGURATION

The IDT72261/72271 can easily be adapted to applications requiring more than $16,384 / 32,768$ words of buffering. In FWFT mode, the FIFOs can be arranged in series (the data outputs of one FIFO connected to the data inputs of the next)no extemal logic necessary. The resulting configuration provides a total depth equivalent to the sum of the depths associated with each single FIFO. Figure 23 shows a depth expansion using two IDT72261/72271s.

Care should be taken to select FWFT mode during Master Reset for all FIFOs in the depth expansion configuration. The
first word written to an empty configuration will pass from one FIFO to the next ("ripple down") until it finally appears at the outputs of the last FIFO in the chain-no read operation is necessary. Each time the data word appears at the outputs of one FIFO, that device's $\overline{\mathrm{OR}}$ line goes LOW, enabling a write to the next FIFO in line.

The $\overline{O R}$ assertion time is variable and is described with the help of the tFWL2 parameter, which includes including delay caused by clock skew:

$$
\text { tFWL } 2 \text { max. }=10^{*} T f+3^{*} \text { TRCLK }
$$



Figure 23. Block Diagram of $32,768 \times 9 / 65,536 \times 9$ Synchronous FIFO Memory With Programmable Flags used in Depth Expansion Configuration
where TrcLK is the RCLK period and Tf is either the RCLK or the WCLK period, whichever is shorter.

The maximum amount of time it takes for a word to pass from the inputs of the first FIFO to the outputs of the last FIFO in the chain is the sum of the delays for each individual FIFO:

$$
\text { tFWL2(1) }+ \text { tFWL } 2(2)+\ldots+\text { tFWL2 }(\mathrm{N})+\mathrm{N}^{\star} \text { TRCLK }
$$

where N is the number of FIFOs in the expansion.
Note that the additional RCLK term accounts for the time it takes to pass data between FIFOs.

The ripple down delay is only noticeable for the first word written to an empty depth expansion configuration. There will be no delay evident for subsequent words written to the configuration.
The first free location created by reading from a full depth expansion configuration will "bubble up" from the last FIFO to the previous one until it finally moves into the first FIFO of the
chain. Each time a free location is created in one FIFO of the chain, that FIFO's $\overline{\mathrm{R}}$ line goes LOW, enabling the preceding FIFO to write a word to fill it.
The amount of time it takes for $\overline{\mathrm{IR}}$ of the first FIFO in the chain to assert after a word is read from the last FIFO is the sum of the delays for each individual FIFO:

$$
N^{*}\left(3^{*} T W C L K\right)
$$

where N is the number of FIFOs in the expansion and TwCLK is the WCLK period. Note that one of the three WCLK cycle accounts for TSKEW1 delays.
In a Supersync depth expansion, set FS individually for each FIFO in the chain. The Transfer Clock line should be tied to either WCLK or RCLK, whichever is faster. Both these actions result in moving, as quickly as possible, data to the end of the chain and free locations to the beginning of the chain.

## ORDERING INFORMATION



CMOS SUPERSYNC FIFO ${ }^{\text {T }}$
$8,192 \times 18,16,384 \times 18$
PRELIMINARY
IDT72255
IDT72265

## FEATURES:

- $8,192 \times 18$-bit storage capacity (IDT72255)
- $16,384 \times 18$-bit storage capacity (IDT72265)
- 10 ns read/write cycle time (8ns access time)
- Retransmit Capability
- Auto power down reduces power consumption
- Master Reset clears entire FIFO, Partial Reset clears data, but retains programmable settings
- Empty, Full and Half-full flags signal FIFO status
- Programmable Almost Empty and Almost Full flags, each flag can default to one of two preselected offsets
- Program partial flags by either serial or parallel means
- Select IDT Standard timing (using EF and FF flags) or First Word Fall Through timing (using $\overline{O R}$ and $\overline{\mathrm{IR}}$ flags)
- Easily expandable in depth and width
- Independent read and write clocks (permit simultaneous reading and writing with one clock signal)
- Available in the 64-pin Thin Quad Flat Pack (TQFP), 64pin Slim Thin Quad Flat Pack (STQFP) and the 68-pin Pin Grid Array (PGA)
- Output enable puts data outputs into high impedance
- High-performance submicron CMOS technology


## DESCRIPTION:

The IDT72255/72265 are monolithic, CMOS, high capacity, high speed, low power first-in, first-out (FIFO) memories with clocked read and write controls. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, local area networks (LANs), and interprocessor communication.

Both FIFOs have an 18-bit input port (Dn) and an 18-bit output port $(\mathrm{Qn})$. The input port is controlled by a free-running clock (WCLK) and a data input enable pin (WEN). Data is written into the synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and enable pin ( $\overline{\mathrm{REN}}$ ). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronously for dual clock operation. An output enable pin ( $\overline{\mathrm{OE}}$ ) is provided on the read port for three-state control of the outputs.

The IDT72255/72265 have two modes of operation: In the IDT Standard Mode, the first word written to the FIFO is deposited into the memory array. A read operation is required to access that word. In the First Word Fall Through Mode

## FUNCTIONAL BLOCK DIAGRAM



3037 drw 01
(FWFT), the first word written to an empty FIFO appears automatically on the outputs, no read operation required. The state of the FWFT/SI pin during Master Reset determines the mode in use.

The IDT72255/72265 FIFOs have five flag functions, $\overline{\mathrm{EF}} /$ $\overline{\mathrm{OR}}$ (Empty Flag or Output Ready), $\overline{\mathrm{FF}} / \overline{\mathrm{R}}$ (Full Flag or Input Ready), and $\overline{\mathrm{HF}}$ (Half-full Flag). The EF and $\overline{\mathrm{FF}}$ functions are selected in the IDT Standard Mode.

The $\overline{\mathrm{R}}$ and $\overline{\mathrm{OR}}$ functions are selected in the First Word Fall Through Mode. $\overline{\mathrm{R}}$ indicates that the FIFO has free space to receive data. $\overline{O R}$ indicates that data contained in the FIFO is available for reading.
$\overline{\mathrm{HF}}$ is a flag whose threshold is fixed at the half-way point in memory. This flag can always be used irrespective of mode.
$\overline{\mathrm{PAE}}, \overline{\mathrm{PAF}}$ can be programmed independantly to any point in memory. They, also, can be used irrespective of mode. Programmable offsets determine the flag threshold and can be loaded by two methods: parallel or serial. Two default offset settings are also provided, such that $\overline{\text { PAE }}$ can be set at

127 or 1023 locations from the empty boundary and the $\overline{\text { PAF }}$ threshold can be set at 127 or 1023 locations from the full boundary. All these choices are made with $\overline{\mathrm{LD}}$ during Master Reset.

In the serial method, $\overline{\text { SEN }}$ together with $\overline{\mathrm{LD}}$ are used to load the offset registers via the Serial Input (SI). In the parallel method, $\bar{W} E N$ together with $\overline{L D}$ can be used to load the offset registers via $\mathrm{D}_{\mathrm{n}}$. $\overline{\text { EEN }}$ together with $\overline{\mathrm{LD}}$ can be used to read the offsets in parallel from $\mathrm{Qn}_{\mathrm{n}}$ regardless of whether serial or parallel offset loading is selected.

During Master Reset ( $\overline{\mathrm{MRS}}$ ), the read and write pointers are set to the first location of the FIFO. The FWFT line selects IDT StandardMode or FWFTMode. The $\overline{L D}$ pin selects one of two partial flag default settings (127 or 1023) and, also, serial or parallel programming. The flags are updated accordingly.

The Partial Reset ( $\overline{\mathrm{PRS}}$ ) also sets the read and write pointers to the first location of the memory. However, the mode setting, programming method, and partial flag offsets are not altered. The flags are updated accordingly. PRS is

## PIN CONFIGURATIONS


useful for resetting a device in mid-operation, when reprogramming offset registers may not be convenient.

The Retransmit function allows the read pointer to be reset to the first location in the RAM array. It is synchronized to RCLK when $\overline{\mathrm{RT}}$ is LOW. This feature is convenient for sending the same data more than once.

If, at any time, the FIFO is not actively performing a function, the chip will automatically power down. This occurs if neither a read nor a write occurs within 10 cycles of the faster clock, RCLK or WCLK. During the Power Down state, supply current consumption (ICC2) is at a minimum. Initiating any operation (by activating control inputs) will immediately take the device
out of the Power Down state.
The IDT72255/72265 are depth expandable. The addition of external components is unnecessary. The $\overline{\mathrm{R}}$ and $\overline{\mathrm{OR}}$ functions, together with $\overline{R E N}$ and $\overline{W E N}$, are used to extend the total FIFO memory capacity.

The FS line ensures optimal data flow through the FIFO. It is tied to GND if the RCLK frequency is higher than the WCLK frequency or to Vcc if the RCLK frequency is lower than the WCLK frequency

The IDT72255/72265 is fabricated using IDT's high speed submicron CMOS technology.

## PIN CONFIGURATIONS (CONT.)



## NOTES:

1. $\mathrm{DNC}=\mathrm{Do}$ not connect

PIN DESCRIPTION

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| D0-D17 | Data Inputs | 1 | Data inputs for a 18 -bit bus. |
| $\overline{\text { MRS }}$ | Master Reset | 1 | $\overline{\mathrm{MRS}}$ initializes the read and write pointers to zero and sets the output register to all zeroes. During Master Reset, the FIFO is configured for either FWFT or IDT Standard Mode, one of two programmable flag default settings, and serial or parallel programming of the offset settings. |
| $\overline{\text { PRS }}$ | Partial Reset | 1 | $\overline{\mathrm{PRS}}$ initializes the read and write pointers to zero and sets the output register to all zeroes. During Partial Reset,the existing mode (IDT or FWFT), programming method (serial or parallel), and programmable flag settings are all retained. |
| $\overline{\mathrm{RT}}$ | Retransmit | 1 | Allows data to be resent starting with the first location of FIFO memory. |
| FWFT/SI | First Word Fall Through/Serial In | I | During Master Reset, selects First Word Fall Through or IDT Standard mode. After Master Reset, this pin functions as a serial input for loading offset registers |
| WCLK | Write Clock | 1 | When enabled by $\overline{\text { WEN }}$, the rising edge of WCLK writes data into the FIFO and offsets into the programmable registers. |
| WEN | Write Enable | 1 | WEN enables WCLK for writing data into the FIFO memory and offset registers. |
| RCLK | Read Clock | 1 | When enabled by $\overline{\text { REN }}$, the rising edge of RCLK reads data from the FIFO memory and offsets from the programmable registers. |
| REN | Read Enable | 1 | $\overline{\text { REN }}$ enables RCLK for reading data from the FIFO memory and offset registers. |
| $\overline{\mathrm{OE}}$ | Output Enable | 1 | $\overline{\mathrm{OE}}$ controls the output impedance of $\mathrm{Qn}^{\text {n }}$ |
| SEN | Serial Enable | 1 | $\overline{\text { SEN }}$ enables serial loading of programmable flag offsets |
| $\overline{\text { LD }}$ | Load | 1 | During Master Reset, $\overline{\mathrm{LD}}$ selects one of two partial flag default offsets (127 and 1023) and determines programming method, serial or parallel. After Master Reset, this pin enables writing to and reading from the offset registers. |
| FS | Frequency Select | 1 | The FS setting optimizes data flow through the FIFO. |
| $\overline{\mathrm{FF}} / \overline{\mathrm{R}}$ | Full Flag/ Input Ready | 0 | In the IDT Standard Mode, the $\overline{\mathrm{FF}}$ function is selected. $\overline{\mathrm{FF}}$ indicates whether or not the FIFO memory is full. In the FWFT mode, the $\overline{\mathbb{R}}$ function is selected. $\overline{\mathbb{R}}$ indicates whether or not there is space available for writing to the FIFO memory. |
| $\overline{\text { EF/OR }}$ | Empty Flag/ Output Ready | 0 | In the IDT Standard Mode, the EF function is selected. $\overline{\mathrm{EF}}$ indicates whether or not the FIFO memory is empty. In FWFT mode, the $\overline{\mathrm{OR}}$ function is selected. $\overline{O R}$ indicates whether or not there is valid data available at the outputs. |
| $\overline{\text { PAF }}$ | Programmable Almost Full Flag | 0 | $\overline{\text { PAF }}$ goes HIGH if the number of free locations in the FIFO memory is more than offset $m$ which is store in Almost Full which is stored in the Full Offset register. PAF goes LOW if the number of free locations in the FIFO memory is less than m . |
| $\overline{\text { PAE }}$ | Programmable <br> Almost Empty <br> Flag | O | $\overline{\text { PAE goes LOW if the number of words in the FIFO memory is less than offset } n}$ which is stored in theEmpty Offset register. PAE goes HIGH if the number of words in the FIFO memory is greater than offset $n$. |
| $\overline{\mathrm{HF}}$ | Half-full Flag | 0 | $\overline{\mathrm{HF}}$ indicates whether the FIFO memory is more or less than half-full. |
| Q0-Q17 | Data Outputs | 0 | Data outputs for a 18-bit bus. |
| Vcc | Power |  | +5 volt power supply pins. |
| GND | Ground |  | Ground pins. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Mlilitary | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under <br> Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | 50 | mA |

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maimum rating conditions for extended periods may affect reliabilty.

RECOMMENDED DC
OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vccm | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| Vccc | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{VIH}^{\text {Input High Voltage }}$ | 2.2 | - | - | V |  |
| $\mathrm{VIL}^{(1)}$ | Military | Input Low Voltage <br> Commercial \& Military | - | - | 0.8 |
| V |  |  |  |  |  |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS
(Commercial: Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | DT72255L <br> IDT72265L <br> Commercial $\text { tCLK }=10,12,15,20 \mathrm{~ns}$ |  |  | $\begin{gathered} \text { IDT72255L } \\ \text { IDT72265L } \\ \text { Military } \\ \text { tcLK }=15,25 \mathrm{~ns} \end{gathered}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $1 \mathrm{IL}^{(1)}$ | Input Leakage Current (any input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{lLO}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic " 1 " Voltage, $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| VoL | Output Logic "0" Voltage, IOL = 8 mA | - | - | 0.4 | - | - | 0.4 | V |
| Icc1 ${ }^{(3)}$ | Active Power Supply Current | - | - | 180 | - | - | 250 | mA |
| lcce $^{(3,4)}$ | Power Down Current (All inputs $=\mathrm{VCC}-0.2 \mathrm{~V}$ or GND +0.2 V, RCLK and WCLK are free-running) | - | - | 15 | - | - | 25 | mA |

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- |
| $\operatorname{CiN}^{(2)}$ | Input <br> Capacitance | VIN = OV | 10 | pF |
| CouT $^{(1,2)}$ | Output <br> Capacitance | VOUT = OV | 10 | pF |

## NOTES:

3037 tbl 05

1. With output deselected, ( $\overline{\mathrm{OE}}=\mathrm{HIGH})$.
2. Characterized values, not currently tested.

## AC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

(Commercial: VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  |  |  | $\begin{gathered} \text { Com'I \& Mil. } \\ \hline 72255 \mathrm{~L} 15 \\ 72265 \mathrm{~L} 15 \\ \hline \end{gathered}$ |  | Commercial <br> 72255L20 |  | $\begin{gathered} \text { Military } \\ \hline 72255 \mathrm{~L} 25 \\ 72265 \mathrm{~L} 25 \\ \hline \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & 72255 L 10 \\ & 72265 L 10 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 72255 \mathrm{~L} 12 \\ & 72265 \mathrm{~L} 12 \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Clock Cycle Frequency | - | 100 | - | 83.3 | - | 66.7 | - | 50 | - | 40 | MHz |
| tA | Data Access Time | 2 | 8 | 2 | 9 | 2 | 10 | 2 | 12 | 3 | 15 | ns |
| tcle | Clock Cycle Time | 10 | - | 12 | - | 15 | - | 20 | - | 25 | - | ns |
| tCLKH | Clock High Time | 4.5 | - | 5 | - | 6 | - | 8 | - | 10 | - | ns |
| tCLKL | Clock Low Time | $4.5{ }^{(2)}$ | - | $5^{(2)}$ | - | $6{ }^{(2)}$ | - | 8 | - | 10 | - | ns |
| tos | Data Set-up Time | 3.5 | - | 3.5 | - | 4 | - | 5 | - | 6 | - | ns |
| toh | Data Hold Time | 0 | - | 0 | - | 1 | - | 1 | - | 1 | - | ns |
| tens | Enable Set-up Time | 3.5 | - | 3.5 | - | 4 | - | 5 | - | 6 | - | ns |
| tenh | Enable Hold Time | 0 | - | 0 | - | 1 | - | 1 | - | 1 | - | ns |
| tLDS | Load Set-up Time | 3.5 | - | 3.5 | - | 4 | - | 5 | - | 6 | - | ns |
| tLDH | Load Hold Time | 6.5 | - | 8.5 | - | 10 | - | 10 | - | 10 | - | ns |
| tRS | Reset Pulse Width ${ }^{(3)}$ | 10 | - | 12 | - | 15 | - | 20 | - | 25 | - | ns |
| tRSS | Reset Set-up Time | 10 | - | 12 | - | 15 | - | 20 | - | 25 | - | ns |
| trse | Reset Recovery Time | 10 | - | 12 | - | 15 | - | 20 | - | 25 | - | ns |
| trsf | Reset to Flag and Output Time | - | 10 | - | 12 | - | 15 | - | 20 | - | 25 | ns |
| tFWFT | Mode Select Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| trTS | Retransmit Set-Up Time | 3.5 | - | 3.5 | - | 4 | - | 5 | - | 6 | - | ns |
| tolz | Output Enable to Output in Low $\mathbf{Z}^{(4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| toe | Output Enable to Output Valid | 3 | 7 | 3 | 7.5 | 3 | 8 | 3 | 10 | 3 | 13 | ns |
| tohz | Output Enable to Output in High $\mathbf{Z}^{(4)}$ | 3 | 7 | 3 | 7.5 | 3 | 8 | 3 | 10 | 3 | 13 | ns |
| tWFF | Write Clock to $\overline{\mathrm{FF}}$ or $\overline{\mathrm{R}}$ | - | 8 | - | 9 | - | 10 | - | 12 | - | 15 | ns |
| tree | Read Clock to EF- or $\overline{\mathrm{OB}}$ | - | 8 | - | 9 | - | 10 | - | 12 | 二 | 15 | ns |
| tPAF | Write Clock to $\overline{\text { PAF }}$ | - | 8 | - | 9 | - | 10 | - | 12 | - | 15 | ns |
| tPAE | Read Clock to $\overline{\text { PAE }}$ | - | 8 | - | 9 | - | 10 | - | 12 | - | 15 | ns |
| thf | Clock to $\overline{\mathrm{HF}}$ | - | 16 | - | 18 | - | 20 | - | 22 | - | 25 | ns |
| tSKEW1 | Skew time between RCLK and WCLK for $\overline{F F}$ and $\overline{\mathrm{R}}$ | 8 | - | 10 | - | 12 | - | 15 | - | 20 | - | ns |
| tSKEW2 | Skew time between RCLK and WCLK for $\overline{\text { PAE }}$ and $\overline{\text { PAF }}$ | 15 | - | 18 | - | 21 | - | 25 | - | 35 | - | ns |

## NOTES:

1. All AC timings apply to both Standard IDT Mode and First Word Fall Through Mode.
2. For the RCLK line: tclkL ( $\min$.) $=7 \mathrm{~ns}$ only when reading the offsets from the programmable flag registers; otherwise, use the table value. For the WCLK line, use the tclkl (min.) value given in the table.
3. Pulse widths less than minimum values are not allowed.
4. Values guaranteed by design, not currently tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 3 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |



Figure 1. Output Load

* Includes jig and scope capacitances.


## SIGNAL DESCRIPTIONS:

## INPUTS:

## DATA IN (D0 - D17)

Data inputs for 18 -bit wide data.

## CONTROLS:

## MASTER RESET (쓱)

A Master Reset is accomplished whenever the Master Reset (MRS) input is taken to a LOW state. This operation sets the internal read and write pointers to the first location of the RAM array. PAE will go LOW, PAF will go HIGH, and $\overline{\mathrm{HF}}$ will go HIGH.
If FWFT is LOW during Master Reset then the IDT Standard Mode, along with EF and FF are selected. EF will go LOW and FF will go HIGH. If FWFT is HIGH, then the First Word Fall through Mode (FWFT), along with $\overline{\mathrm{R}}$ and $\overline{\mathrm{OR}}$, are selected. $\overline{\mathrm{OR}}$ will go HIGH and $\overline{\mathrm{R}}$ will go LOW.
If $\overline{L D}$ is LOW during Master Reset, then $\overline{\text { PAE }}$ is assigned a threshold 127 words from the empty boundary and PAF is assigned a threshold 127 words from the full boundary; 127 words corresponds to an offset value of 07 FH . Following Master Reset, parallel loading of the offsets is permitted, but not serial loading.
If $\overline{\mathrm{LD}}$ is HIGH during Master Reset, then $\overline{\text { PAE }}$ is assigned a threshold 1023 words from the empty boundary and PAF is assigned a threshold 1023 words from the full boundary; 1023 words corresponds to an offset value of 3 FFH. Following Master Reset, serial loading of the offsets is permitted, but not parallel loading.
Regardless of whether serial or parallel offset loading has been selected, parallel reading of the registers is always permitted. (See section describing the $\overline{\mathrm{LD}}$ line for further details).

During a Master Reset, the output register is initialized to all zeroes. A Master Reset is required after power up, before a write operation can take place. $\overline{\mathrm{MRS}}$ is asynchronous.

## PARTIAL RESET ( $\overline{\text { PRS }})$

A Partial Reset is accomplished whenever the Partial Reset ( $\overline{\mathrm{PRS}}$ ) input is taken to a LOW state. As in the case of the Master Reset, the internal read and write pointers are set to the first location of the RAM array, $\overline{\text { PAE }}$ goes LOW, PAF goes HIGH, and $\overline{\text { HF }}$ goes HIGH.
Whichever mode is active at the time of partial reset, IDT Standard Mode or First Word Fall-through, that mode will remain selected. If the IDT Standard Mode is active, then FF will go HIGH and EF will go LOW. If the First word Fall-through Mode is active, then $\overline{O R}$ will go HIGH, and $\overline{\mathrm{IR}}$ will go LOW.

Following Partial Reset, all values held in the offset registers remain unchanged. The programming method (parallel or serial) currently active at the time of Partial Reset is also retained. The output register is initialized to all zeroes. $\overline{\text { PRS }}$ is asynchronous.

A Partial Reset is useful for resetting the device during the course of operation, when reprogramming flag settings may not be convenient.

## RETRANSMIT ( $\overline{\mathrm{RT}}$ )

The Retransmit operation allows data that has already been read to be accessed again. There are two stages: first, a setup procedure that resets the read pointer to the first location of memory, then the actual retransmit, which consists of reading out the memory contents, starting at the beginning of memory.

Retransmit Setup is initiated by holding RT LOW during a rising RCLK edge. $\overline{R E N}$ and $\overline{W E N}$ must be HIGH before bringing RT LOW. At least one word, but no more than Full 2 words should have been written into the FIFO between Reset (Master or Partial) and the time of Retransmit Setup (Full $=8,192$ words for the $72255,16,384$ words for the 72265).

If IDT Standard mode is selected, the FIFO will mark the beginning of the Retransmit Setup by setting EF LOW. The change in level will only be noticeable if EF was HIGH before setup. During this period, the internal read pointer is initialized to the first location of the RAM array.

When EF goes HIGH, Retransmit Setup is complete and read operations may begin starting with the first location in memory. Since IDT Standard Mode is selected, every word read including the first word following Retransmit Setup requires a LOW on REN to enable the rising edge of RCLK. Writing operations can begin after one of two conditions have been met: $\overline{\mathrm{EF}}$ is HIGH or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the $\overline{\mathrm{RT}}$ pulse.

The deassertion time of $\overline{E F}$ during Retransmit Setup is variable. The parameter tRTF1, which is measured from the rising RCLK edge enabled by $\overline{\mathrm{RT}}$ to the rising edge of $\overline{\mathrm{EF}}$ is described by the following equation:

$$
\text { tRTF1 max. }=14^{*} \mathrm{~T}_{\mathrm{f}}+3^{\star} \mathrm{TRCLK}_{\text {(in ns) }}
$$

where $\mathrm{T}_{\mathrm{f}}$ is either the RCLK or the WCLK period, whichever is shorter, and Trclk is the RCLK period.
Regarding FF: Note that since no more than Full-2 writes are allowed between a Reset and a Retransmit Setup, FF will remain HIGH throughout the setup procedure.

For IDT Standard mode, updating the $\overline{\mathrm{PAE}}, \overline{\mathrm{HF}}$, and $\overline{\mathrm{PAF}}$ flags begins with the "first" $\overline{R E N}$-enabled rising RCLK edge following the end of Retransmit Setup (the point at which EF goes HIGH). This same RCLK rising edge is used to access the "first" memory location. $\overline{H F}$ is updated on the first RCLK rising edge. $\overline{P A E}$ is updated after two more rising RCLK edges. $\overline{\text { PAF }}$ is updated after the "first" rising RCLK edge, followed by the next two rising WCLK edges. (If the tskew2 specification is not met, add one more WCLK cycle.)

If FWFT mode is selected, the FIFO will mark the beginning of the Retransmit Setup by setting $\overline{\mathrm{OR}}$ HIGH. The change in level will only be noticeable if $\overline{O R}$ was LOW before setup. During this period, the internal read pointer is set to the first location of the RAM array.

When ОR goes LOW, Retransmit Setup is complete; at the same time, the contents of the first location are automatically displayed on the outputs. Since FWFT Mode is selected, the first word appears on the outputs, no read request necessary. Reading all subsequent words requires a LOW on REN to enable the rising edge of RCLK. Writing operations can begin after one of two conditions have been met: $\overline{O R}$ is LOW or 14 cycles of the fasterclock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the RT pulse.

The assertion time of $\overline{O R}$ during Retransmit Setup is variable. The parameter tRTF2, which is measured from the rising RCLK edge enabled by $\overline{\mathrm{RT}}$ to the falling edge of $\overline{\mathrm{OR}}$ is described by the following equation:

$$
\text { tRTF2 max. }=14^{*} T f+4^{*} \text { TRCLK (in ns) }
$$

where $T_{1}$ is either the RCLK or the WCLK period, whichever is shorter, and Trcle is the RCLK period. Note that a Retransmit Setup in FWFT mode requires one more RCLK cycle than in IDT Standard mode.

Regarding IR: Note that since no more than Full - 2 writes are allowed between a Reset and a Retransmit Setup, $\overline{\mathrm{R}}$ will remain LOW throughout the setup procedure.

For FWFT mode, updating the $\overline{\mathrm{PAE}}, \overline{\mathrm{HF}}$, and $\overline{\mathrm{PAF}}$ flags begins with the "last" rising edge of RCLK before the end of Retransmit Setup. This is the same edge that asserts $\overline{\mathrm{OR}}$ and automatically accesses the first memory location. Note that, in this case, $\overline{R E N}$ is not required to initiate flag updating. $\overline{H F}$ is updated on the "last" RCLK rising edge. PAE is updated after two more rising RCLK edges. PAF is updated after the "last" rising RCLK edge, followed by the next two rising WCLK edges. (If the tskew2 specification is not met, add one more WCLK cycle.)
$\overline{R T}$ is synchronized to RCLK. The Retransmit operation is useful in the event of a transmission error on a network, since it allows a data packet to be resent.

## FIRST WORD FALL THROUGH/SERIAL IN (FWFT/SI)

This is a dual pupose pin. During Master Reset, the state of the FWFT/SI helps determine whether the device will operate in IDT Standard mode or First Word Fall Through (FWFT) mode.

If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard mode will be selected. This mode uses the Empty Flag (EF) to indicate whether or not there are any words present in the FIFO memory. It also uses the Full Flag function (FF) to indicate whether or not the FIFO memory has any free space for writing. In IDT Standard mode, every word read from the FIFO, including the first, must be requested using the Read Enable ( $\overline{\operatorname{REN}}$ ) line.

If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will be selected. This mode uses Output Ready $(\overline{\mathrm{OR}})$ to indicate whether or not there is valid data at the data outputs ( $\mathrm{Qn}_{\mathrm{n}}$ ). It also uses Input Ready ( $(\overline{\mathrm{IR}}$ ) to indicate whether or not the FIFO memory has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to $\mathrm{Qn}_{\mathrm{n}}$, no read request necessary. Subsequent words must be accessed using the Read Enable (REN) line.

After Master Reset, FWFT/SI acts as a serial input for loading PAE and $\overline{\text { PAF }}$ offsets into the programmable registers. The serial input function can only be used when the serial loading method has been selected during Master Reset. FWFT/SI functions the same way in both IDT Standard and FWFT modes.

## WRITE CLOCK (WCLK)

A write cycle is initiated on the rising edge of the write clock (WCLK). Data set-up and hold times must be met with respect to the LOW-to-HIGH transition of the WCLK. The write and read clocks can either be asynchronous or coincident.

## WRITE ENABLE ( $\overline{\mathrm{WEN}}$ )

When Write Enable ( $\overline{\text { WEN }}$ ) is LOW, data can be loaded into the input register on the rising edge of every WCLK cycle. Data is stored in the RAM array sequentially and independently of any on-going read operation.

When WEN is HIGH, the input register holds the previous data and no new data is loaded into the FIFO.

To prevent data overflow in the IDT StandardMode, $\overline{\mathrm{FF}}$ will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, $\overline{\mathrm{FF}}$ will go HIGH allowing a write to occur. WEN is ignored when the FIFO is full.

To prevent data overflow in the FWFT mode, $\overline{\mathrm{R}}$ will go HIGH, inhibitingfurtherwrite operations. Upon the completion of a valid read cycle, $\overline{\mathbb{R}}$ will go LOW allowing a write to occur.

WEN is ignored when the FIFO is full.

## READ CLOCK (RCLK)

Data can be read on the outputs, on the rising edge of the read clock (RCLK), when Output Enable ( $\overline{\mathrm{OE}}$ ) is set LOW. The write and read clocks can be asynchronous or coincident.

## READ ENABLE ( $\overline{\operatorname{REN}}$ )

When Read Enable ( $\overline{\operatorname{REN}}$ ) is LOW, data is loaded from the RAM array into the output register on the rising edge of the RCLK.

When $\overline{R E N}$ is HIGH, the output register holds the previous data and no new data is loaded into the output register.

In the IDT Standard Mode, every word accessed at Qn, including the first word written to an empty FIFO, must be requested using REN. When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, inhibiting further read operations. $\overline{\text { REN }}$ is ignored when the FIFO is empty. Once a write is performed, $\overline{\mathrm{EF}}$ will go HIGH after trwL1 +tref and a read is permitted.

In the FWFT Mode, the first word written to an empty FIFO automatically goes to the outputs $Q_{n}$, no need for any read request. In order to access all other words, a read must be executed using REN. When all the data has been read from the FIFO, Output Ready ( $\overline{\mathrm{OR}}$ ) will go HIGH, inhibiting further read operations. REN is ignored when the FIFO is empty. Once a write is performed, $\overline{O R}$ will go LOW after trwL2 +tref, when the first word appears at $Q_{n}$; if a second word is written into the FIFO, then REN can be used to read it out.
when the first word appears at $\mathrm{Qn}_{\mathrm{n}}$; if a second word is written into the FIFO, then REN can be used to read it out.

## SERIAL ENABLE (SEN)

Serial Enable is (SEN) is an enable used only for serial programming of the offset registers. The serial programming method must be selected during Master Reset. SEN is always used in conjunction with $\overline{\mathrm{LD}}$. When these lines are both LOW, data at the SI input can be loaded into the input register one bit for each LOW-to-HIGH transition of WCLK.

When SEN is HIGH, the programmable registers retains the previous settings and no offsets are loaded.

SEN functions the same way in both IDT Standard and FWFT modes.

## OUTPUT ENABLE ( $\overline{O E})$

When Output Enable ( $\overline{\mathrm{OE}}$ ) is enabled (LOW), the parallel output buffers receive data from the output register. When $\overline{O E}$ is HIGH, the output data bus $\left(Q_{n}\right)$ goes into a high impedance state.

## LOAD ( $\overline{\mathrm{LD}}$ )

This is a dual purpose pin. During Master Reset, the state
of the Load line ( $\overline{\mathrm{LD}}$ ) determines one of two default values (127 or 1023) for the PAE and PAF flags, along with the method by which these flags can be programmed, parallel or serial. After Master Reset, $\overline{\mathrm{LD}}$ enables write operations to and read operations from the registers. Only the offset loading method currently selected can be used to write to the registers. Aside from Master Reset, there is no other way change the loading method. Registers can be read only in parallel; this can be accomplished regardless of whether serial or the parallel loading has been selected.

Associated with each of the programmable flags, $\overline{\text { PAE }}$ and $\overline{\text { PAF, }}$, is one register which can either be written to or read from. Offset values contained in these registers determine how many words need to be in the FIFO memory to switch a partial flag. A LOW on $\overline{L D}$ during Master Reset selects a default $\overline{P A E}$ offset value of 07FH (a threshold 127 words from the empty boundary), a default PAF offset value of 07 FH (a threshold 127 words from the full boundary), and parallel loading of other offset values. A HIGH on LD during Master Reset selects a default PAE offset value of 3FFH (a threshold 1023 words from the empty boundary), a default PAF offset value of 3FFH (a threshold 1023 words form the full boundary), and serial loading of other offset values.

| $\overline{\text { LD }}$ | $\overline{\text { WEN }}$ | $\overline{\text { REN }}$ | SEN | WCLK | RCLK | Selection |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 |  | X | Parallel write to registers: <br> Empty Offset <br> Full Offset |
| 0 | 1 | 0 | 1 | X | $\}$ | Parallel read from registers: <br> Empty Offset <br> Full Offset |
| 0 | 1 | 1 | 0 | $\}$ | x | Serial shift into registers: <br> 26 bits for the 72255 <br> 28 bits for the 72265 <br> 1 bit for each rising WCLK edge <br> Starting with Empty Offset (LSB) <br> Ending with Full Offset (MSB) |
| 0 | 1 | 1 | 1 | x | x | No Operation |
| 1 | 0 | X | X | $\uparrow$ | X | Write Memory |
| 1 | X | 0 | x | x |  | Read Memory |
| 1 | 1 | 1 | x | x | X | No Operation |

3037 tbl 02

## NOTES:

1. Only one of the two offset programming methods, serial or parallel, is available for use at any given time.
2. The programming method can only be selected at Master Reset.
3. Parallel reading of the offset registers is always permitted regardless of which programming method has been selected.
4. The programming sequence applies to both IDT Standard and FWFT modes.

Figure 2. Partial Flag Programming Sequence
two pointers operate independently; however, a read and a write should not be performed simultaneously to the offset registers. A Master Reset initializes both pointers to the Empty Offset (LSB) register. A Partial Reset has no effect on the position of these pointers.

Once serial offset loading has been selected, then programming $\overline{\text { PAE }}$ and $\overline{\text { PAF }}$ procedes as follows: When $\overline{\mathrm{LD}}$ and SEN are set LOW, data on the SI input are written, one bit for each WCLK rising edge, starting with the Empty Offset (13 bits for the 72255, 14 bits for the 72265), ending with the Full Offset ( 13 bits for the 72255,14 bits for the 72265 ). A total of 26 bits are necessary to program the 72255; a total of 28 bits are necessary to program the 72265. Individual registers cannot be loaded serially; rather, both must be programmed in sequence, no padding allowed. $\overline{\mathrm{PAE}}$ and $\overline{\mathrm{PAF}}$ can show a valid status only after the the full set of bits have been entered. The registers can be re-programmed, as long as both offsets are loaded. When $\overline{L D}$ is LOW and $\overline{\text { SEN }}$ is HIGH, no serial write to the registers can occur.

Once parallel offset loading has been selected, then programming $\overline{\text { PAE }}$ and $\overline{\text { PAF }}$ procedes as follows: When $\overline{\mathrm{LD}}$ and WEN are set LOW, data on the inputs Dn are written into the Empty Offset Register on the first LOW-to-HIGH transition of WCLK. Upon the second LOW-to-HIGH transition of WCLK, data at the inputs are written into the Full Register. The third transition of WCLK writes, once again, to the Empty Offset Register.

To ensure proper programming (serial or parallel) of the offset registers, no read operation is permitted from the time of reset (master or partial) to the time of programming. (During this period, the read pointer must be pointing to the first location of the memory array.) After the programming has been accomplished, read operations may begin.

Write operations to memory are allowed before and during the parallel programming sequence. In this case, the programming of all offset registers does not have to occur at one time. One or two offset registers can be written to and then, by bringing $\overline{\mathrm{LD}} \mathrm{HIGH}$, write operations can be redirected to the FIFO memory. When LD is set LOW again, and WEN is LOW, the next offset register in sequence is written to. As an altemative to holding $\overline{\mathrm{WEN}} \mathrm{LOW}$ and toggling $\overline{\mathrm{LD}}$, parallel programming can also be interrupted by setting $\overline{\mathrm{LD}}$ LOW and toggling WEN.

Write operations to memory are allowed before and during the serial programming sequence. In this case, the programming of all offset bits does not have to occur at once. A select number of bits can be written to the SI input and then, by bringing $\overline{L D}$ and $\overline{\text { SEN }}$ HIGH, data can be written to FIFO memory via Dn by toggling WEN. When WEN is brought HIGH with $\overline{L D}$ and $\overline{\text { SEN }}$ restored to a LOW, the next offset bit in sequence is written to the registers via SI. If a mere interuption of serial programming is desired, it is sufficient either to set $\overline{L D}$ LOW and deactivate $\overline{\text { SEN }}$ or to set SEN LOW and deactivate $\overline{\mathrm{LD}}$. Once $\overline{\mathrm{LD}}$ and $\overline{\mathrm{SEN}}$ are both restored to a LOW level, serial offset programming continues from where it left off.

Note that the status of a partial flag ( $\overline{\text { PAE }}$ or $\overline{\text { PAF }})$ output is invalid during the programming process. From the time parallel programming has begun, a partial flag output will not
be valid until the appropriate offset word has been written to the register pertaining to that flag. From the time serial programming has begun, neither partial flag will be valid until the full set of bits required to fill all the offset registers has been written. Measuring from the rising WCLK edge that achieves either of the above criteria; $\overline{\text { PAF }}$ will be valid after two more rising WCLK edges plus tPAF, $\overline{\text { PAE will will be valid after the }}$ next two rising RCLK edges plus tPAE (Add one more RCLK cycle if tskew2 is not met.)

The act of reading the offset registers employs a dedicated read offset register pointer. The contents of the offset registers can be read on the output lines when $\overline{\mathrm{LD}}$ is set LOW and $\overline{\text { REN }}$ is set LOW; then, data are read via Qn from the LSB Empty Offset Register on the first LOW-to-HIGH transition of RCLK. Upon the second LOW-to-HIGH transition of RCLK, data are read from the MSB Empty Offset Register. Upon the third LOW-to-HIGH transition of RCLK, data are read from the LSB Full Offset Register. Upon the fourth LOW-to-HIGH transition of RCLK, data are read from the MSB Full Offset Register. The fifth transition of RCLK reads, once again, from the LSB Empty Offset Register.

It is permissable to interrupt the the offset register access sequence with reads or writes to memory. The interruption is accomplished by deasserting $\overline{\mathrm{REN}}, \overline{\mathrm{LD}}$, or both together. When REN and LD are restored to a LOW level, access of the registers continues where it left off.
$\overline{\mathrm{LD}}$ functions the same way in both IDT Standard and FWFT modes.

## FREQUENCY SELECT INPUT (FS)

An intemal state machine manages the movement of data throughthe Supersync FIFO. The FS line determines whether RCLK or WCLK will synchronize the state machine. Tie FS to VcC if the RCLK line is running at a lower frequency than the WCLK line. In this case, the state machine will be synchronized to WCLK. Tie FS to GND if the RCLK line is running at a higher frequency than the WCLK line. In this case, the state machine will be synchronized to RCLK. Note that FS must be set so the clock line running at the higher frequency drives the state machine; this ensures efficient handling of the data within the FIFO. If the same clock signal drives both the WCLK and the RCLK pins, then tie FS to GND.

The frequency of the clock tied to the state machine (referred to as the "selected clock") may be changed at any time, so long as it is always greater than or equal to the frequency of the clock that is not tied to the state machine (referred to as the "non-selected clock"). The frequency of the non-selected clock can also be varied with time, so long as it never exceeds the frequency of the selected clock. To be more specific, the frequencies of both RCLK and WCLK may be varied during FIFO operation, provided that, at any given point in time, the cycle period of the selected clock is equal to or less than the cycle period of the non-selected clock.

The selected clock must be continuous. It is, however, permissible to stop the non-selected clock. Note, so long as RCLK is idle, $\overline{E F} / \overline{O R}$ and $\overline{P A E}$ will not be updated. Likewise, as long as WCLK is idle, FF//R and PAF will not be updated.

Changing the FS setting during FIFO operation (i.e. read-
ing or writing) is not permitted; however, such a change at the time of Master Reset or Partial Reset is all right. FS is an asynchronous input.

## OUTPUTS:

## FULL FLAG ( $\overline{\mathrm{FF}} / \overline{\mathrm{R}}$ )

This is a dual purpose pin. In IDT Standard Mode, the Full Flag (FF) function is selected. When the FIFO is full (i.e. the write pointer catches up to the read pointer), FF will go LOW, inhibiting further write operation. When FF is HIGH, the FIFO is not full. If no reads are performed after a reset (either MRS or PRS), FF will go LOW after 8,192 writes tor the IDT72255 and 16,384 writes to the IDT72265.

In FWFT Mode, the Input Ready (IR) function is selected. IR goes LOW when memory space is available for writing in data. When there is no longer any free space left, IR goes HIGH, inhibiting further write operation. If no reads are performed after a reset (either MRS or PRS), IR will go HIGH after 8,193 writes for the IDT72255 and 16,385 writes for the IDT72265.

The IR status not only measures the contents of the FIFO memory, but also counts the presence of a word in the output register. Thus, in FWFT mode, the total number of writes necessary to deassert IR is one greater than needed to assert FF in IDT Standard mode.

FF/IR is synchronized to WCLK. It is double-registered to enhance metastable immunity.

## EMPTY FLAG (EF/OR)

This is a dual purpose pin. In the IDT Standard Mode, the Empty Flag (EF) function is selected. When the FIFO is empty (i.e.the read pointer catches up to the write pointer), $\overline{\mathrm{EF}}$ will go LOW, inhibiting further readoperations. When EF is HIGH, the FIFO is not empty.

When writingthefirst word to an empty FIFO, the deassertion time of EF is variable, and can be represent by the First Word Latency parameter, tFWL1, which is measured from the rising WCLK edge that writes the first word to the rising RCLK edge that updates the flag. tFWLt includes any delays due to clock skew and can be expressed as follows:

$$
\text { tFWL1 max. }=10^{*} T_{f}+2^{\star} \text { TRCLK }^{\text {(in ns }} \text { ) }
$$

where $\mathrm{T}_{\mathrm{f}}$ is either the RCLK or the WCLK period, whichever is shorter, and Trclk is the RCLK period. Since no read can take place until $\overline{E F}$ goes HIGH, the tFWL1 delay determines how early the first word can be available at $Q n$. This delay has no effect on the reading of subsequent words.
In FWFT Mode, the Ouput Ready ( $\overline{\mathrm{OR}})$ function is selected. $\overline{\mathrm{OR}}$ goes LOW at the same time that the first word written to an empty FIFO appears valid on the outputs. $\overline{\text { OR gioes HIGH one }}$ cycle after RCLK shifts the last word from the FIFO memory to the outputs. Then further data reads are inhibited until $\overline{O R}$ goes LOW again.

When writing the first word to an empty FIFO, the assertion time of $\overline{O R}$ is variable, and can be represented by the First Word Latency parameter, tFWL2, which is measured from the rising WCLK edge that writes the first word to the rising RCLK edge that updates the flag. $\mathrm{tFWL2}$ includes any delay due to clock skew and can be expressed as follows:

$$
\text { tFWL2 max. }=10^{*} T f+3^{*} T \text { RCLK (in ns) }
$$

where $T_{f}$ is either the RCLK or the WCLK period, whichever is shorter, and Trclk is the RCLK period. Note that the First Word Latency in FWFT mode is one RCLK cycle longer than in IDT Standardmode. The tFWL2 delay determines how early the first word can be available at $Q_{n}$. This delay has no effect

| 17 |  | 0 |
| :---: | :---: | :---: |
|  | EMPTY OFFSET REGISTER |  |
|  | DEFAULT VALUE <br> 07 FH if $\overline{\mathrm{LD}}$ is LOW at Master Reset, 3FFH if $\overline{\text { LD }}$ is HIGH at Master Reset |  |

$$
72265-16,384 \times 18 \text {-BIT }
$$

0
17 (
(


0

07FH if $\overline{L D}$ is LOW at Master Reset, 3FFH if $\overline{L D}$ is HIGH at Master Reset

3037 drw 05

1. Any bits of the offset register not being programmed should be set to zero.

Figure 3. Offset Register Location and Default Values
on the reading of subsequent words.
$\overline{E F} / \overline{O R}$ is sychronized to the RCLK. It is double-registered to enhance metastable immunity.

## PROGRAMMABLE ALMOST-FULL FLAG ( $\overline{\text { PAF }}$ )

The Programmable Almost-Full Flag ( $\overline{\mathrm{PAF}}$ ) will go LOW when the FIFO reaches the Almost-Full condition as specified by the offset m stored in the Full Offset register.

At the time of Master Reset, depending on the state of $\overline{\mathrm{LD}}$, one of two possible default offset values are chosen. If $\overline{\mathrm{LD}}$ is LOW, then $\mathrm{m}=07 \mathrm{FH}$ and the $\overline{\mathrm{PAF}}$ switching threshold is 127 words from the Full boundary, if $\overline{L D}$ is HIGH, then $m=3 F F H$ and the $\overline{\text { PAF switching threshold is } 1023 \text { words away from the }}$ Full boundary.

Any integral value of $m$ from 0 to the maximum FIFO depth minus 1 ( 8,191 words for the $72255,16,383$ words for the
72265) can be programmed into the Full Offset register.

In IDT Standard Mode, if no reads are performed afterreset ( $\overline{\mathrm{MRS}}$ or $\overline{\mathrm{PRS}}$ ), $\overline{\mathrm{PAF}}$ will go LOW after ( $8,192-\mathrm{m}$ ) writes to the IDT72255, and ( $16,384-\mathrm{m}$ ) writes to the IDT72265.

In FWFT Mode, if no reads are performed after reset (MRS or $\overline{\text { PRS }}$ ), $\overline{\text { PAF }}$ will go LOW after ( $8,193-\mathrm{m}$ ) writes to the IDT72255, and ( $16,385-\mathrm{m}$ ) writes to the IDT72265. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register; therefore, it has no effect on determining the state of $\overline{\text { PAF }}$.

Note that even though $\overline{\text { PAF }}$ is programmed to switch LOW during the first word latency period (tFWL), attempts to read data will be ignored until EF goes HIGH indicating that data is available at the output port. This is true for both timing modes.
$\overline{P A F}$ is synchronous and updated on the rising edge of WCLK. It is double-registered to enhance metastable immunity.

## TABLE I - STATUS FLAGS FOR IDT STANDARD MODE

| Number of Words in FIFO Memory ${ }^{(1)}$ |  | $\overline{F F}$ | $\overline{\text { PAF }}$ | $\overline{\mathrm{HF}}$ | $\overline{\text { PAE }}$ | $\overline{E F}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 72255 | 72265 |  |  |  |  |  |
| 0 | 0 | H | H | H | L | L |
| 1 to $\mathrm{n}^{(2)}$ | 1 to $\mathrm{n}^{(2)}$ | H | H | H | L | H |
| $(\mathrm{n}+1)$ to 4,096 | $(\mathrm{n}+1)$ to 8,192 | H | H | H | H | H |
| 4,097 to (8192-(m+1)) | 8,193 to (16,384-(m+1)) | H | H | L | H | H |
| $(8,192-m)^{(3)}$ to 8,191 | $(16,384-m)^{(3)}$ to 16,383 | H | L | L | H | H |
| 8,192 | 16,384 | L | L | L | H | H |

## NOTES:

1. Data in the output register does not count as a 'word in FIFO memory". Since in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
2. $n=$ Empty Offset, Default Values: $n=127$ when parallel offset loading is selected or $n=1023$ when serial offset loading is selected.
3. $m=$ Full Offset, Default Values: $m=127$ when parallel offset loading is selected or $n=1023$ when serial offset loading is selected.

## TABLE II — STATUS FLAGS FOR FWFT MODE

| Number of Words in FIFO Memory ${ }^{(1)}$ |  | IT | $\overline{\text { PAF }}$ | $\overline{H F}$ | $\overline{\text { PAE }}$ | $\overline{\mathrm{OR}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 72255 | 72265 |  |  |  |  |  |
| 0 | 0 | L | H | H | L | $\mathrm{H}^{(4)}$ |
| 1 to $\mathrm{n}^{(2)}$ | 1 to $n^{(2)}$ | L | H | H | L | L |
| $(\mathrm{n}+1)$ to 4,096 | $(\mathrm{n}+1)$ to 8,192 | L | H | H | H | L |
| 4,097 to (8192-(m+1)) | 8,193 to (16,384-(m+1)) | L | H | L | H | L |
| $(8,192-m)^{(3)}$ to 8,191 | $(16,384-\mathrm{m})^{(3)}$ to 16,383 | L | L | L | H | L |
| 8,192 | 16,384 | H | L | L | H | L |

## NOTES:

1. $\overline{\text { Unta }}$ in the output register does not count as a 'word in FiFU memory". Since in FWFT mode, the ürst word writen to an empry FiFU goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
2. $n=$ Empty Offset, Default Values: $n=127$ when parallel offset loading is selected or $n=1023$ when serial offset loading is selected.
3. $m=$ Full Offset, Default Values: $m=127$ when parallel offset loading is selected or $n=1023$ when serial offset loading is selected.
4. Following a reset (Master or Partial), the FIFO memory is empty and $\overline{\mathrm{OR}}=\mathrm{HIGH}$. After writing the first word, the FIFO memory remains empty, the data is placed into the output register, and $\overline{O F}$ goes LOW. In this case, or any time the last word in the FIFO memory has been read into the output register; a rising RCLK edge, enabled by $\overline{R E N}$, will set $\overline{\mathrm{OR}}$ HIGH.

## PROGRAMMABLE ALMOST-EMPTY FLAG ( $\overline{\text { PAE }})$

The Programmable Almost-Empty Flag (PAE) will go LOW when the FIFO reaches the Almost-Empty condition as specified by the offset n stored in the Empty Offset register.

At the time of Master Reset, depending on the state of $\overline{\mathrm{LD}}$, one of two possible default offset values are chosen. If $\overline{\mathrm{LD}}$ is LOW, then $\mathrm{n}=07 \mathrm{FH}$ and the $\overline{\text { PAE switching threshold is } 127}$ words from the Empty boundary, if $\overline{\text { LD }}$ is HIGH , then $n=3$ FFH and the $\overline{\text { PAE switching threshold is } 1023 \text { words away from the }}$ Empty boundary.

Any integral value of $n$ from 0 to the maximum FIFO depth minus 1 ( 8,191 words for the $72255,16,383$ words for the 72265) can be programmed into the Empty Offset register.

In IDT Standard Mode, if no reads are performed after reset ( $\overline{\mathrm{MRS}}$ or $\overline{\mathrm{PRS}}$ ), the $\overline{\text { PAE will go HIGH after ( } n+1 \text { ) writes }}$ to the IDT72255/72265.

In FWFT Mode, if no reads are performed after reset ( $\overline{\text { MRS }}$ or $\overline{\text { PRS }})$, the $\overline{\text { PAE will go } \mathrm{HIGH} \text { after ( } n+2 \text { ) writes to the }}$ IDT72255/72265. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register; therefore, it has no effect on determining the state of $\overline{\text { PAE. }}$

Note that even though $\overline{\text { PAE }}$ is programmed to switch HIGH during the first word latency period (tFWL), attempts to read data will be ignored until EF goes HIGH indicating that data is available at the output port. This is true for both timing modes.
$\overline{\text { PAE }}$ is synchronous and updated on the rising edge of RCLK. It is double-registered to enhance metastable immunity.

## HALF-FULL FLAG ( $\overline{\mathrm{HF}})$

This output indicates a half-full memory. The rising WCLK edge that fills the memory beyond half-full sets $\overline{\mathrm{HF}} \mathrm{LOW}$. The flag remains LOW until the difference between the write and read pointers becomes less than or equal to half of the total depth of the device; the rising RCLK edge that accomplishes this condition also sets $\overline{\text { FF }}$ HIGH.

In IDT Standard Mode, if no reads are performed after reset ( $\overline{\mathrm{MRS}}$ or $\overline{\mathrm{PRS}}$ ), $\overline{\mathrm{HF}}$ will go LOW after (D/2 +1 ) writes, where D is the maximum FIFO depth ( 8,192 words for the IDT72255, 16,384 words for the IDT72265).

In FWFT Mode, if no reads are performed after reset (MRS or $\overline{\mathrm{PRS}}$ ), $\overline{\mathrm{HF}}$ will go LOW after (D/2+2) writes to the IDT72255/ 72265. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register; therefore, it has no effect on determining the state of HF.

Because $\overline{\mathrm{HF}}$ uses both RCLK and WCLK for synchronization purposes, it is asynchronous.

## DATA OUTPUTS (Q0-Q17)

Qo-Q17 are data outputs for 18 -bit wide data.


Figure 4. Master Reset Timing


Figure 5. Partial Reset Timing


NOTES:

1. tskew is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that $\overline{F F}$ will go HIGH (atter one WCLK cycle plus twFF). If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew, then the $\overline{F F}$ deassertion may be delayed an extra WCLK cycle.
2. $\overline{\mathrm{LD}}=\mathrm{HIGH}$

Figure 6. Write Cycle Timing (IDT Standard Mode)


NOTES:

1. tFWL1 contributes a variable delay to the overall first word latency (this parameter includes delays due to skew): tFWL1 max. (in ns) $=10^{*} T_{f}+2^{\star}$ TRCLK
where $\mathrm{Tf}_{\mathrm{f}}$ is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period
2. $\overline{\mathrm{LD}}=\mathrm{HIGH}$

Figure 7. Read Cycle Timing (IDT Standard Mode)


NOTES:

1. tfWL. max. (in $n s$ ) $=10^{*} T t+2^{*}$ TrCLK

Where $\mathrm{Tf}_{\mathrm{f}}$ is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period
2. $\overline{\mathrm{LD}}=\mathrm{HIGH}$

Figure 8. First Data Word Latency (IDT Standard Mode)


NOTES:

1. tskews is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go high (after one WCLK cycle pus twFF). If the time between the rising edge of the RCLK and the rising edge of the WCLK is less than tskewi, then the $\overline{\text { FF }}$ deassertion may be delayed an extra WCLK cycle.
2. $\overline{\mathrm{LD}}=\mathrm{HIGH}$

Figure 9. Full Flag Timing (IDT Standard Mode)


NOTES:

1. tFWLI max. (in ns) $=10^{*} \mathrm{~T}_{\mathrm{f}}+2^{*} \mathrm{TrCLK}^{2}$

Where Tr is either the RCLK or the WCLK period, whichever is shorter, and TrCLK is the period.
2. $\overline{\mathrm{LD}}=\mathrm{HIGH}$

Figure 10. Empty Flag Timing (IDT Standard Mode)


3037 drw 14

Figure 11. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT modes)

## NOTE:

1. For the $72255, \mathrm{X}=12$.

For the $72265, X=13$.


Figure 12. Parallel Loading of Programmable Flag Registers (IDT Standard and FWFT modes)


Figure 13. Parallel Read of Programmable Flag Registers (IDT Standard and FWFT modes)
NOTE:

1. $\overline{\mathrm{OE}}=\mathrm{LOW}$


## NOTES:

1. PAE offset $=n$
2. Data inthe output register does not count as a "word in FIFO memory". Since, in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
3. tskewz is the minimum time between a rising WCLK edge and a rising RCLK edge for $\overline{\text { PAE to go } \mathrm{HIGH} \text { (after one RCLK cycle plus tPAE). If the time }}$ between the rising edge of WCLK and the rising edge of RCLK is less than tSKEW2, then the PAE deassertion may be delayed one extra RCLK cycle.

Figure 14. Programmable Almost Empty Flag Timing (IDT Standard and FWFT modes)


## NOTES:

1. $\overline{\text { PAF offset }}=\mathrm{m}, \mathrm{D}=8,192$ for IDT $72255,16,384$ word for IDT 72265 .
2. Data in the output register does not count as a "word in FIFO memory". Since, in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count.
3. tsKEW2 is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to go HIGH (after one WCLK cycle plus tpaf). If the time between the rising edge of RCLK and the rising edge of WCLK is less than tsKEW2, then the PAF deassertion time may be delayed an extra WCLK cycle.

Figure 15. Programmable Almost Full Flag Timing (IDT Standard and FWFT modes)


NOTE:

1. $\mathrm{D}=$ maximum FIFO depth $=8,192$ for IDT $72255,16,384$ word for IDT 72265 .

Figure 16. Half - Full Flag Timing (IDT Standard and FWFT modes)


## NOTES:

1. tRTF1 contributes a variable delay to the overall retransmit recovery time:
trfiF1 max $=14^{*} \mathrm{~T}_{\mathrm{i}}+3^{*}$ TrCLK (in ns)
Where Tf is either the RCLK or the WCLK period, whichever is shorter, and TrCLK is the RCLK period.
2. Retransmit set up is complete after $\overline{E F}$ returns HIGH, only then can a read operation begin. Write operations are permitted after one of two conditions have been met: $\overline{E F}$ is HIGH or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the $\overline{\mathrm{RT}}$ pulse.
3. Following Retransmit Setup, the rising edge of RCLK that accesses the first memory location also initiates the updating of $\overline{\mathrm{HF}}, \overline{\mathrm{PAE}}$, and $\overline{\text { PAF }}$.
4. No more than D-2 words ( $D=8,192$ words for the $72255,16,384$ words for the 72265 ) should have been written to the FIFO between Reset (Master or Partial) and Retransmit Setup. Therefore, FF will be HIGH throughout the Restransmit Setup procedure.
5. $\overline{O E}=\mathrm{LOW}$

Figure 17. Retransmit Timing (IDT Standard mode)


## NOTES:

1. tFWL2 max. (in ns) $=10^{*} T f+3^{*}$ TRCLK
where $T f$ is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period.
2. tSKEW2 is the minimum time between a rising WCLK edge and a rising RCLK edge for $\overline{\text { PAE to go HIGH (after one RCLK cycle plus tPAE). If the time between the rising edge of WCLK and the }}$ rising edge of RCLK is less than tsKEW2, then the $\overline{\text { PAE }}$ deassertion may be delayed one extra RCLK cycle.
3. $\overline{\mathrm{LD}}=\mathrm{HIGH}, \overline{\mathrm{OE}}=\mathrm{LOW}$


Figure 18. Write Timing (First Word Fall Through Mode)


## NOTES:

1. tskew 1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that $\overline{\mathrm{R}}$ will go LOW (after one WCLK cycle plus twFF). If the time between the rising ege of RCLK and the rising edge of WCLK is less than tskewt, then the IR assertion may be delayed an extra WCLK cycle.
2. tskew2 is the minimum time between a rising RCLK edge and a rising WCLK edge for $\overline{\text { PAF }}$ to go HIGH (after one WCLK cycle plus tpaf). If the time between the rising edge of RCLK and the rising edge of WCLK is less than tsKEW2, then the PAF deassertion may be delayed an extra WCLK cycle.
3. $\overline{\mathrm{LD}}=\mathrm{HIGH}$
4. $\overline{\mathrm{PAE}}$ Offset $=n, \overline{\mathrm{PAF}}$ offset $=m, D=$ maximum FIFO depth $=8,192$ words for the IDT72255, 16,384 words for the IDT72265.


NOTES:

1. tRTF2 contribute a variable delay to the overall retransmit time:
trtan max $=13^{*} \mathrm{~T}_{\mathrm{t}}+4^{*}$ Trcle (in ns)
Where $T_{f}$ is either the RCLK or the WCLK period, whichever is shorter, and TRCLK is the RCLK period.
2. Retransmit set up is complete after $\overline{O R}$ returns LOW, only then can a read operation begin. Write operations are permitted after one of two conditions have been met: $\overline{O R}$ is LOW or 14 cycles of the faster clock (RCLK or WCLK) have elapsed since the RCLK rising edge enabled by the RT pulse.
3. Following Retransmit Setup, the rising edge of RCLK that accesses the first memory location also initiates the updating of $\overline{\mathrm{PF}}, \overrightarrow{\mathrm{PAE}}$, and $\overline{\text { PAF }}$.
4. No more than D-2 words ( $D=8,192$ words for the $72255,16,384$ words for the 72265 ) should have been written to the FIFO between Reset (Master or Partial) and Retransmit Setup. Therefore, $\overline{\mathrm{R}}$ will be LOW throughout the Retransmit Setup procedure.
5. $\overline{\mathrm{OE}}=\mathrm{LOW}$

Figure 20. Retransmit Timing (FWFT mode)

## OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION
A single IDT72255/72265 may be used when the applica-
tion requirements are for $8,192 / 16,384$ words or less. The IDT72255/72265 can always be used in Single Device Configuration, whether IDT Standard Mode or FWFT Mode has been selected. No special set up procedure is necessary.


Figure 21. Block Diagram of Single 8,192×18/16,384×18 Synchronous FIFO

## WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the $\overline{E F}$ and $\overline{F F}$ functions in IDT Standard mode and the $\overline{\mathrm{R}}$ and $\overline{\mathrm{OR}}$ functions in FWFT mode. Because of variations in skew between RCLK and WCLK, it is possible for EF/FF deassertion and $\overline{\mathrm{R}} \overline{\mathrm{OR}}$ assertion to vary by one cycle between FIFOs. In

IDT Standard mode, such problems can be avoided by creating composite flags, that is, ANDing EF of every FIFO, and separately ANDing FF of every FIFO. In FWFT mode, composite flags can be created by ORing $\overline{O R}$ of every FIFO, and separately ORing $\overline{\mathrm{R}}$ of every FIFO. Figure 22 demonstrates an 36 -word width by using two IDT72255/72265s. Any word width can be attained by adding additional IDT72255/72265s.


3037 drw 25

## NOTE:

1. Use an AND gate in IDT Standard mode, an OR gate in FWFT mode.
2. Do not connect any output control signals directly together.

Figure 22. Block Diagram of $8,192 \times 36 / 16,384 \times 3672255 / 65$ Width Expansion

## DEPTH EXPANSION CONFIGURATION

The IDT72255/72265 can easily be adapted to applications requiring more than $8,192 / 16,384$ words of buffering. In FWFT mode, the FIFOs can be arranged in series (the data outputs of one FIFO connected to the data inputs of the next)no external logic necessary. The resulting configuration provides a total depth equivalent to the sum of the depths associated with each single FIFO. Figure 23 shows a depth expansion using two IDT72255/72265s.
Care should be taken to select FWFT mode during Master Reset for all FIFOs in the depth expansion configuration. The
first word written to an empty configuration will pass from one FIFO to the next ("ripple down") until it finally appears at the outputs of the last FIFO in the chain-no read operation is necessary. Each time the data word appears at the outputs of one FIFO, that device's $\overline{O R}$ line goes LOW, enabling a write to the next FIFO in line.
The $\overline{O R}$ assertion time is variable and is described with the help of the tFWL2 parameter, which includes including delay caused by clock skew:
tFWL2 max. $=10 * T f+3^{*}$ TRCLK


3037 drw 26

Figure 23. Block Diagram of $16,384 \times 18 / 32,768 \times 18$ Synchronous FIFO Memory With Programmable Flags used in Depth Expansion Configuration
where TRCLK is the RCLK period and Tf is either the RCLK or the WCLK period, whichever is shorter.

The maximum amount of time it takes for a word to pass from the inputs of the first FIFO to the outputs of the last FIFO in the chain is the sum of the delays for each individual FIFO:

$$
\text { tFWL2(1) }+ \text { tFWL2 } 2(2)+\ldots+\text { tFWL2 }(\mathrm{N})+\mathrm{N}^{*} \text { TRCLK }
$$

where N is the number of FIFOs in the expansion.
Note that the additional RCLK term accounts for the time it takes to pass data between FIFOs.

The ripple down delay is only noticeable for the first word written to an empty depth expansion configuration. There will be no delay evident for subsequent words written to the configuration.

The first free location created by reading from a full depth expansion configuration will "bubble up" from the last FIFO to the previous one until it finally moves into the first FIFO of the
chain. Each time a free location is created in one FIFO of the chain, that FIFO's $\overline{\mathrm{R}}$ line goes LOW, enabling the preceding FIFO to write a word to fill it.

The amount of time it takes for $\overline{\mathrm{R}}$ of the first FIFO in the chain to assert after a word is read from the last FIFO is the sum of the delays for each individual FIFO:

$$
\mathrm{N}^{*}\left(3^{*} \text { TWCLK }\right)
$$

where $N$ is the number of FIFOs in the expansion and TwcLK is the WCLK period. Note that one of the three WCLK cycle accounts for TSKEW1 delays.
In a Supersync depth expansion, set FS individually for each FIFO in the chain. The Transfer Clock line should be tied to either WCLK or RCLK, whichever is faster. Both these actions result in moving, as quickly as possible, data to the end of the chain and free locations to the beginning of the chain.

## ORDERING INFORMATION



## FEATURES:

- $64 \times 1$-bit organization (IDT72423)
- $256 \times 1$-bit organization (IDT72203)
- $512 \times 1$-bit organization (IDT72213)
- 10 ns read/write cycle time (IDT72423/72203/72213)
- Independent read and write clock lines
- Empty and Full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags can be programmed to any depth via a dedicated port (Pn). These flags default to Empty+7 and Full-7, respectively.
- Output enable puts output data bus in high impedance state
- Available in 24 -pin SOIC, 24 -pin plastic DIP ( 300 mil .), and 24 -pin ceramic DIP ( 300 mil.)
- Military product compliant to MIL-STD-883, Class B Advanced submicron CMOS technology


## DESCRIPTION:

The IDT72423/72203/72213 SyncFIFO ${ }^{\text {ma }}$ are very highspeed, low-power First-In, First-Out (FIFO) memories with a word width of 1 and clocked read and write controls. The IDT72423/72203/72213 have a 64, 256, and $512 \times 1$-bit memory arrays, respectively. These FIFOs are appropriate
for a wide variety of serial data buffering needs, especially telecommunications applications such as networks, modems, signal processing, and serial interfaces.

These single-bit FIFOs have 1-bit input (D) and output ports (Q). The input port is controlled by a free-running clock (WCLK), and two write enable pins (WEN1, WEN2). Data is written into the Synchronous FIFO on every rising clock edge when the write enable pins are asserted. The output port is controlled by another clock pin (RCLK) and a read enable pin ( $\overline{\mathrm{REN}}$ ). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin ( $\overline{\mathrm{OE}}$ ) is provided on the read port for three-state control of the output.
The Synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF). Two programmable flags, Almost-Empty ( $\overline{\text { PAE }}$ ) and Almost-Full ( $\overline{\text { PAF }}$ ), are provided for improved system control. The programmable flags default to Empty +7 and Full7 for $\overline{\text { PAE }}$ and $\overline{\text { PAF }}$, respectively. The programmable flag offset is loaded via the Program Inputs (P0-P7), on the rising WCLK when the load pin ( $\overline{\mathrm{LD}}$ ) is asserted.

The IDT72423/72203/72213/ are fabricated using IDT's high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM


The IDT logo is a registered trademark and SyncFIFO is a trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES

## PIN CONFIGURATION



PIN DESCRIPTIONS

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| D | Data Input | 1 | Input for serial data. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | When $\overline{\mathrm{RS}}$ is set LOW, internal read and write pointers are set to the first location of the RAM array, $\overline{\mathrm{FF}}$ and $\overline{\mathrm{PAF}}$ go HIGH, and $\overline{\mathrm{PAE}}$ and $\overline{\mathrm{EF}}$ go LOW. A reset is required before an initial WRITE after power-up. |
| WCLK | Write Clock | 1 | Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable(s) are asserted. |
| WEN1 | Write Enable 1 | 1 | If the FIFO is configured to have programmable flags, WEN1 is the only write enable pin. When WEN1 is LOW, data is written into the FIFO on every LOW-to-HIGH transition WCLK. If the FIFO is configured to have two write enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the $\overline{\text { FF }}$ is LOW. |
| WEN2/̄D | Write Enable 2/ Load | 1 | The FIFO is configured at reset to have either two write enables or programmable flags. If WEN2/ $\overline{\mathrm{LD}}$ is HIGH at reset, this pin operates as a second write enable. If WEN2//DD is LOW at reset, this pin operates as a control to load and read the programmable flag offsets. If the FIFO is configured to have two write enables, $\overline{\text { WEN1 }}$ must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the $\overline{F F}$ is LOW. If the FIFO is configured to have programmable flags, WEN2/ $\overline{L D}$ is held LOW to write or read the programmable flag offsets. |
| P0-P7 | Program Inputs | 1 | Offsets for the programmable flag registers are entered at these inputs on the rising edge of WCLK when $\overline{L D}$ and $\overline{W E N}$ are LOW |
| Q | Data Output | 0 | Output for serial data. |
| RCLK | Read Clock | 1 | Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when $\overline{\text { REN }}$ is asserted. |
| $\overline{\mathrm{REN}}$ | Read Enable 1 | 1 | When $\overline{\text { REN }}$ is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the $\overline{\mathrm{EF}}$ is LOW. |
| $\overline{\mathrm{OE}}$ | Output Enable | 1 | When $\overline{\mathrm{OE}}$ is LOW, the data output bus is active. If $\overline{\mathrm{OE}}$ is HIGH, the output data bus will be in a high impedance state. |
| EF | Empty Flag | 0 | When $\overline{\mathrm{EF}}$ is LOW, the FIFO is empty and further data reads from the output are inhibited. When $\overline{\mathrm{EF}}$ is HIGH , the FIFO is not empty. $\overline{\mathrm{EF}}$ is synchronized to RCLK. |
| $\overline{\text { PAE }}$ | Programmable Almost-Empty Flag | 0 | When $\overline{\text { PAE }}$ is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is Empty+7. $\overline{\text { PAE }}$ is synchronized to RCLK. |
| $\overline{\text { PAF }}$ | Programmable Almost-Full Flag | 0 | When $\overline{\text { PAF }}$ is LOW, the FIFO is almost full based on the offset programmed into the FIFO. The default offset at reset is Full-7. $\overline{\text { PAF }}$ is synchronized to WCLK. |
| $\overline{F F}$ | Full Flag | 0 | When $\overline{\mathrm{FF}}$ is LOW, the FIFO is full and further data writes into the input are inhibited. When $\overline{\mathrm{FF}}$ is HIGH, the FIFO is not full. $\overline{\text { FF }}$ is synchronized to WCLK. |
| Vcc | Power |  | One +5 V olt power supply pin. |
| GND | Ground |  | One 0Volt ground pin. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

1. Stresses greaterthan those listedunder ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCCM | Military Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| VCCC | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| VIH | Input High Voltage <br> Military | 2.2 | - | - | V |
| VIL | Input Low Voltage <br> Commercial \& Military | - | - | 0.8 | V |

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN $^{(2)}$ | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| CouT $^{(1,2)}$ | Output Capacitance | Vout $=0 \mathrm{~V}$ | 10 | pF |

NOTES:

1. With output deselected ( $\overline{\mathrm{OE}}=\mathrm{HIGH}$ ).
2. Characterized values, not currently tested.

DC ELECTRICAL CHARACTERISTICS
(Commercial: VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )


## NOTES:

1. Measurements with $0.4 \leq \mathrm{Vin} \leq \mathrm{Vcc}$.
2. $\overline{\mathrm{OE}} \geq \mathrm{VIH}, 0.4 \leq$ Vour $\leq \mathrm{Vcc}$.
3. Measurements are made with outputs unloaded. Tested at fCLK $=20 \mathrm{MHz}$.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

|  |  | Commmercial |  |  |  | Com'l \& Mil. <br> $72423 L 15$ <br> $72203 L 15$ <br> $72213 L 15$ |  | Military <br> 72423L25 <br> 72203L25 <br> 72213L25 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { 72423L10 } \\ & \text { 72203L10 } \\ & \text { 72213L10 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 72423L12 } \\ & \text { 72203L12 } \\ & \text { 72213L12 } \end{aligned}$ |  |  |  |  |
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. |  |  | Min. | Max. | Unit |
| fS | Clock Cycle Frequency | 100 | - | - | 83.3 | - | 66.7 | - | 40 | Mhz |
| tA | Data Access Time | 2 | 7.5 | 2 | 8 | 2 | 10 | 3 | 15 | ns |
| tCLK | Clock Cycle Time | 10 | - | 12 | - | 15 | - | 25 | - | ns |
| tCLKH | Clock High Time | 4.5 | - | 5 | - | 6 | - | 10 | - | ns |
| tCLKL | Clock Low Time | 4.5 | - | 5 | - | 6 | - | 10 | - | ns |
| tDS | Data Set-up Time | 3 | - | 3 | - | 4 | - | 6 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 1 | - | 1 | - | ns |
| tENS | Enable Set-up Time | 3 | - | 3 | - | 4 | - | 6 | - | ns |
| tENH | Enable Hold Time | 0 | - | 0.2 | - | 1 | - | 1 | - | ns |
| tRS | Reset Pulse Width ${ }^{(1)}$ | 10 | - | 12 | - | 15 | - | 25 | - | ns |
| tRSS | Reset Set-up Time | 10 | - | 12 | - | 15 | - | 25 | - | ns |
| tRSR | Reset Recovery Time | 10 | - | 12 | - | 15 | - | 25 | - | ns |
| tRSF | Reset to Flag and Output Time | 10 | - | - | 12 | - | 15 | - | 25 | ns |
| tolz | Output Enable to Output in Low-Z ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| TOE | Output Enable to Output Valid | 3 | 6.5 | 3 | 7 | 3 | 8 | 3 | 13 | ns |
| tohz | Output Enable to Output in High-Z ${ }^{(2)}$ | 3 | 6.5 | 3 | 7 | 3 | 8 | 3 | 13 | ns |
| tWFF | Write Clock to Full Flag | 7.5 | - | - | 8 | - | 10 | - | 15 | ns |
| tREF | Read Clock to Empty Flag | 7.5 | - | - | 8 | - | 10 | - | 15 | ns |
| tAF | Write Clock to Almost-Full Flag | 7.5 | - | - | 8 | - | 10 | - | 15 | ns |
| tAE | Read Clock to Almost-Empty Flag | 7.5 | - | - | 8 | - | 10 | - | 15 | ns |
| tSKEW1 | Skew time between Read Clock \& Write Clock for Empty Flag \&Full Flag | 5 | - | 5 | - | 6 | - | 10 | - | ns |
| tSKEW2 | Skew time between Read Clock \& Write Clock for Almost-Empty Flag \& Almost-Full Flag | 22 | - | 22 | - | 28 | - | 40 | - | ns |

NOTES:

1. Pulse widths less than minimum values are not allowed.
2. Values guaranteed by design, not currently tested.

## AC TEST CONDITIONS

| In Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |



3111 drw 03
or equivalent circuit
Figure 1. Output Load *Includes jig and scope capacitances.

## SIGNAL DESCRIPTIONS

## INPUTS:

Data $\ln (D)$ Input for serial data.

## CONTROLS:

Reset ( $\overline{\mathrm{RS}}$ )-Reset is accomplished whenever the Reset $(\overline{\mathrm{RS}})$ input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag ( $(\overline{\mathrm{FF}}$ ) and Programmable Almost-Full Flag ( $\overline{\text { PAF }) ~ w i l l ~ b e ~ r e s e t ~ t o ~ H I G H ~ a f t e r ~ t r i s F . ~ T h e ~ E m p t y ~ F l a g(~} \overline{\mathrm{EF}}$ ) and Programmable Almost-Empty Flag ( $\overline{\mathrm{PAE}})$ will be reset to low after tRSF. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

Write Clock (WCLK)-A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data setup and hold times must be met in respect to the LOW-to-HIGH transition of the write clock (WCLK). The Full Flag (何) and Programmable Almost-Full Flag ( $\overline{\mathrm{PAF}})$ are synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

Write Enable 1 ( $\overline{\text { WEN } 1}$ )-If the FIFO is configured for programmable flags, Write Enable 1 ( $\overline{\mathrm{WEN} 1}$ ) is the only enable control pin. In this configuration, when Write Enable 1 (WEN1) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable 1 (WEN1) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

If the FIFO is configured to have two write enables, which allows for depth expansion, there are two enable control pins. See Write Enable 2 paragraph below for operation in this configuration.
 inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (FF) will go high after tWFF, allowing a valid write to begin. Write Enable 1 (WEN1) is ignored when the FIFO is full.

Read Clock (RCLK) - Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK). The Empty Flag ( $\overline{\mathrm{EF}}$ ) and Programmable Almost-Empty Flag ( $\overline{\mathrm{PAE}})$ are synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

The write and read clocks can be asynchronous or coincident.

Read Enables ( $\overline{\operatorname{REN}}$ )-When the Read Enable ( $\overline{\mathrm{REN}}$ ) is LOW, data is read from the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When the Read Enable ( $\overline{\mathrm{REN}}$ ) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag ( $\overline{\mathrm{EF}}$ ) will goLOW, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag (EF) will go HIGH after tREF and a valid read can begin. The Read Enable ( $\overline{\mathrm{REN}}$ ) is ignored when the FIFO is empty.

Output Enable ( $\overline{\mathrm{OE}})$-When Output Enable ( $\overline{\mathrm{OE}}$ ) is enabled (LOW), the output buffer receives data from the output register. When Output Enable ( $\overline{\mathrm{OE}}$ ) is disabled (HIGH), the Q data output is in a high-impedance state.

Write Enable 2/Load (WEN2/LD) -This is a dual-purpose pin. The FIFO is configured at Reset to have programmable flags or to have two write enables, which allows depth expansion. If Write Enable 2/Load (WEN2/(̄) is set HIGH at Reset ( $\overline{\mathrm{RS}}=\mathrm{LOW}$ ), this pin operates as a second write enable pin.

If the FIFO is configured to have two write enables, when Write Enable (WEN1) is LOW and Write Enable 2/Load (WEN2/[D) is HIGH , data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable (WEN1) is HIGH and/or Write Enable 2/Load (WEN2/LD) is LOW, the input register holds the previous data and no new data is allowed to be loaded into the register.

To' prevent data overflow, the Full Flag (原) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (FF) will go HIGH after twFF, allowing a valid write to begin. Write Enable 1 (WEN1) and Write Enable 2/Load (WEN2/LD) are ignored when the FIFO is full.

The FIFO is configured to have programmable flags when the Write Enable 2/Load (WEN2/LD) is set LOW at Reset ( $\overline{\mathrm{RS}}$ $=$ LOW). The IDT72423/72203/72213 devices contain four 8bit offset registers which can be loaded with data on the Program Inputs (P0-P7). See Figure 3 for details of the size of the registers and the default values.

If the FIFO is configured to have programmable flags when the Write Enable 1 (WEN1) and Write Enable 2/Load (WEN2/ $\overline{\mathrm{LD}}$ ) are set LOW, data on the Program Inputs ( P 0 - P 7 ) are written into the Empty (Least Significant Bit) offset register on the first LOW-to-HIGH transition of the write clock (WCLK). Data is written into the Empty (Most Significant Bit) offset register on the second LOW-to-HIGH transition of the write clock (WCLK), into the Full (Least Significant Bit) offset register on the third transition, and into the Full (Most Significant Bit) offset register on the fourth transition. The fifth transition of the write clock (WCLK) again writes to the Empty (Least Significant Bit) offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the Write Enable 2/Load (WEN2/LD) pin HIGH, the FIFO is returned to normal read/write operation. When the Write Enable 2/Load (WEN2/LD) pin is set LOW, and Write Enable 1 (WEN1) is LOW, the next offset register in sequence is written.

Program Inputs (P0-P7)—Flag offsets on these inputs are entered into the programmable offset registers on the rising edge of WCLK when $\overline{L D}$ and $\overline{W E N}$ are LOW.

| LD | WEN1 | WCLK | (1) |
| :---: | :---: | :---: | :--- | | Selection |
| :--- |
| 0 |

Figure 2. Write Offset Register

72423-64 x 1-BIT





Figure 3. Offset Register Location and Default Values

## OUTPUTS:

Full Flag ( $\overline{\mathrm{FF}}$ ) -The Full Flag ( $\overline{\mathrm{FF}}$ ) will go LOW, inhibiting further write operation, when the device is full. If no reads are performed after Reset ( $\overline{\mathrm{RS}}$ ), the Full Flag ( $\overline{\mathrm{FF}}$ ) will go LOW after 64 writes for the IDT72423, 256 writes for the IDT72203, 512 writes for the IDT72213.

The Full Flag $(\overline{\mathrm{FF}})$ is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Empty Flag ( $\overline{\mathrm{EF}}$ )-The Empty Flag ( $\overline{\mathrm{EF}}$ ) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag ( $\overline{\mathrm{EF}}$ ) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Programmable Almost-Full Flag ( $\overline{\mathrm{PAF}}$ - The Programmable Almost-Full Flag ( $\overline{\mathrm{AF}}$ ) will go LOW when the FIFO reaches the Almost-Full condition. If no reads are performed after Reset ( $\overline{\mathrm{RS}}$ ), the Programmable Almost-Full Flag ( $\overline{\mathrm{PAF}}$ ) will go LOW after $(64-m)$ writes for the IDT72423, ( $256-\mathrm{m}$ )
writes for the IDT72203, (512-m) writes for the IDT72213. The offset " $m$ " is defined in the Full offset registers.

If there is no Full offset specified, the Programmable Almost-Full Flag ( $\overline{\mathrm{PAF}}$ ) will go LOW at Full-7 words.

The Programmable Almost-Full Flag ( $\overline{\text { PAF }}$ ) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Programmable Almost-Empty Flag ( $\overline{\text { PAE }}$ - The Programmable Almost-Empty Flag ( $\overline{\text { PAE }}$ ) will go LOW when the read pointer is " $n+1$ " locations less than the write pointer. The offset " $n$ " is defined in the Empty offset registers. If no reads are performed after Reset the Programmable Almost-Empty Flag ( $\overline{\text { PAE }}$ ) will go HIGH after " $\mathrm{n}+1$ " for the IDT72423/72203/ 72213. If there is no Empty offset specified, the Programmable Almost-Empty Flag (PAE) will go LOW at Empty+7 words.

The Programmable Almost-Empty Flag ( $\overline{\mathrm{PAE}}$ ) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Data Outputs (Q) — Output for serial data.

TABLE 1: STATUS FLAGS

| NUMBER OF WORDS IN FIFO |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 72423 | 72203 | $\mathbf{7 2 2 1 3}$ | $\overline{\text { FF }}$ | $\overline{\text { PAF }}$ | $\overline{\text { PAE }}$ | $\overline{\mathrm{EF}}$ |
| 0 | 0 | 0 | H | H | L | L |
| 1 to $\mathrm{n}^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | $\mathbf{1}$ to $\mathrm{n}^{(1)}$ | H | H | L | H |
| $(\mathrm{n}+1)$ to $(64-(\mathrm{m}+1))$ | $(\mathrm{n}+1)$ to $(256-(\mathrm{m}+1))$ | $(\mathrm{n}+1)$ to $(512-(\mathrm{m}+1))$ | H | H | H | H |
| $(64-\mathrm{m})^{2)}$ to 63 | $(256-\mathrm{m})^{(2)}$ to 255 | $(512-\mathrm{m})^{2)}$ to 511 | H | L | H | H |
| 64 | 256 | 512 | L | L | H | H |

## NOTES:

1. $\mathrm{n}=$ Empty Offset ( $\mathrm{n}=7$ default value)
2. $m=$ Full Offset ( $m=7$ default value)


NOTES:

1. Holding WEN2/ $\overline{\text { LD }}$ HIGH during reset will make the pin act as a second write enable pin. Holding WEN $2 / \overline{\mathrm{LD}}$ LOW during reset will make the pin act as a load enable for the programmable flag offset registers.
2. After reset, the outputs will be LOW if $\overline{O E}=0$ and tri-state if $\overline{O E}=1$.
3. The clocks (RCLK, WCLK) can be free-running during reset.

Figure 4. Reset Timing


## NOTE:

1. tSKEW 1 is the minimum time between a rising RCLK edge and a rising WCLK edge for $\overline{F F}$ to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tsKEW, then $\overline{\mathrm{EF}}$ may not change state until the next RCLK edge.

Figure 5. Write Cycle Timing


WEN2


Note:

1. tskew is the minimum time between a rising WCLK edge and a rising RCLK edge for $\overline{E F}$ to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tsKEw1, then EF may not change state until the next RCLK edge. Figure 6 . Read Cycle - Timing

Figure 6. Read Cycle Timing


## Note:

1. When tSKEW $1 \geq$ minimum specification, tFRL $=$ tCLK + tSKEW 1

When tskew1 < minimum specification, tFRL = 2tCLK + tSkewt or tCLK + tSkew1
The Latency Timings apply only at the Empty Boundary ( $\overline{E F}=$ LOW).

Figure 7. First Data Word Latency Timing


Figure 8. Full Flag Timing


## Note:

1. When tskew $\geq$ minimum specification, tFRL maximum $=$ tcLK + tskew 1

When tSkew1 < minimum specification, tFRL maximum $=2$ tcLk + tSKEW1 or tcLK + tSKEW1 The Latency Timings apply only at at the Empty Boundary ( $\overline{\mathrm{EF}}=\mathrm{LOW}$ ).

Figure 9. Empty Flag Timing


## NOTES:

1. PAF offset $=\mathrm{m}$.
2. $64-\mathrm{m}$ words in for IDT72423, 256 - m words in FIFO for IDT72203, 512 - m words for IDT72213.
3. tSKEW2 is the minimum time between a rising RCLK edge and a rising WCLK edge for $\overline{\text { PAF }}$ to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tsKEW2, then $\overline{\text { PAF may not change state until the next WCLK rising edge. }}$
4. If a write is performed on this rising edge of the write clock, there will be Full - ( $\mathrm{m}-1$ ) words in the FIFO when PAF goes LOW.

Figure 10. Programmable Full Flag Timing


## NOTES:

1. $P A E$ offset $=n$.
2. $\operatorname{tsKEW}$ is the minimum time between a rising WCLK edge and a rising RCLK edge for $\overline{\text { PAE }}$ to change during that clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tSKEW2, then PAE may not change state until the next RCLK rising edge.
3. If a read is performed on this rising edge of the read clock, there will be Empty $+(n-1)$ words in the FIFO when PAE goes LOW.

Figure 11. Programmable Empty Flag Timing


Figure 12. Write Offset Registers Timing

## OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION-A single IDT72423/ 72203/72213 may be used when the application requirements
are for 64/256/512 bits or less. In this configuration, the Write Enable 2/Load (WEN2/(̄D) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.


3111 drw 16
Figure 14. Block Diagram of Single $64 \times 1 / 256 \times 1 / 512 \times 1$ Synchronous FIFO

DEPTH EXPANSION—The IDT72423/72203/72213 can be adapted to applications when the requirements are for greater than 64/256/512 words. The existence of two enable pins on the write port facilitates depth expansion. The Write Enable 2/Load pin is used as a second write enable in a depth expansion configuration thus the Programmable flags are set to the default values. Two read enables can be created by adding a two-input AND gate to the REN line of the FIFO. Depth expansion is possible by using one enable input for system control while the other enable input is controlled by expansion logic to direct the flow of data. A typical application would have the expansion logic alternate data access from one device to the next in a sequential manner. The IDT72423/

72203/72213 operates in the Depth Expansion configuration when the following conditions are met:

1. The WEN2/LD pin is held HIGH during Reset so that this pin operates a second Write Enable.
2. An external two-input AND gate is used to create two read enables, $\overline{R E N 1}$ and $\overline{\text { REN2. The output of the AND }}$ gate is tied to the $\overline{R E N}$ pin of the FIFO device, one input of the AND gate is designated $\overline{\mathrm{REN} 1}$, the other $\overline{\text { REN2 }}$.
3. External logic is used to control the flow of data.

Please see the Application Note "Depth Expansion of IDT's Synchronous FIFOs Using the Ring Counter Approach" for details of this configuration.

## ORDERING INFORMATION



| Integrated Device Technology, Inc. | $\begin{aligned} & \text { CMOS SyncFIFO }{ }^{\text {М }} \\ & 64 \times 8,256 \times 8,512 \times 8, \\ & 1024 \times 8,2048 \times 8 \text { and } 4096 \times 8 \end{aligned}$ | IDT72420 <br> IDT72200 <br> IDT72210 <br> IDT72220 <br> IDT72230 <br> IDT72240 |
| :---: | :---: | :---: |

## FEATURES:

- $64 \times 8$-bit organization (IDT72420)
- $256 \times 8$-bit organization (IDT72200)
- $512 \times 8$-bit organization (IDT72210)
- $1024 \times 8$-bit organization (IDT72220)
- $2048 \times 8$-bit organization (IDT72230)
- $4096 \times 8$-bit organization (IDT72240)
- 12 ns read/write cycle time (IDT72420/72200/72210)
- 15 ns read/write cycle time (IDT72220/72230/72240)
- Read and write clocks can be asynchronous or coincidental
- Dual-Ported zero fall-through time architecture
- Empty and Full flags signal FIFO status
- Almost-empty and almost-full flags set to Empty+7 and Full-7, respectively
- Output enable puts output data bus in high-impedance state
- Produced with advanced submicron CMOS technology
- Available in 28-pin 300 mil plastic DIP and 300 mil ceramic DIP
- For surface mount product please see the IDT72421/

72201/72211/72221/72231/72241 data sheet

- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:
The IDT72420/72200/72210/72220/72230/72240

SyncFIFO ${ }^{\text {TM }}$ are very high-speed, low-power First-In, FirstOut (FIFO) memories with clocked read and write controls. The IDT72420/72200/72210/72220/72230/72240 have a 64, $256,512,1024,2048$, and $4096 \times 8$-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs, such as graphics, Local Area Networks (LANs), and interprocessor communication.

These FIFOs have 8-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a write enable pin ( $\overline{\mathrm{WEN}}$ ). Data is written into the Synchronous FIFO on every clock when $\bar{W} E N$ is asserted. The output port is controlled by another clock pin (RCLK) and a read enable pin ( $\overline{\mathrm{REN}}$ ). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin ( $\overline{\mathrm{OE}})$ is provided on the read port for three-state control of the output.

These Synchronous FIFOs have two end-point flags, Empty ( $\overline{\mathrm{EF}}$ ) and Full ( $\overline{\mathrm{FF}}$ ). Two partial flags, Almost-Empty ( $\overline{\mathrm{AE}}$ ) and Almost-Full $(\overline{\mathrm{AF}})$, are provided for improved system control. The partial $(\overline{\mathrm{AE}})$ flags are set to Empty +7 and Full- 7 for $\overline{\mathrm{AE}}$ and $\overline{\mathrm{AF}}$ respectively.

The IDT72420/72200/72210/72220/72230/72240 are fabricated using IDT's high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.


## PIN CONFIGURATION

| D4 $\square$ | $\square$ | $\square$ |
| :--- | :--- | :--- |

PIN DESCRIPTIONS

| Symbol | Name | VO | Description |
| :---: | :---: | :---: | :---: |
| D0-D7 | Data Inputs | 1 | Data inputs for a 8-bit bus. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | When $\overline{\mathrm{RS}}$ is set LOW, internal read and write pointers are set to the first location of the RAM array, $\overline{\mathrm{FF}}$ and $\overline{\mathrm{AF}}$ go HIGH, and $\overline{\mathrm{AE}}$ and $\overline{\mathrm{EF}}$ go LOW. A reset is required before an initial WRITE after power-up. |
| WCLK | Write Clock | 1 | Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when WEN is asserted. |
| WEN | Write Enable | 1 | When WEN is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. Data will not be written into the FIFO if the $\overline{F F}$ is LOW. |
| Q0-Q7 | Data Outputs | 0 | Data outputs for a 8 -bit bus. |
| RCLK | Read Clock | 1 | Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when $\overline{\text { REN }}$ is asserted. |
| $\overline{\text { REN }}$ | Read Enable | 1 | When $\overline{\text { REN }}$ is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW. |
| $\overline{O E}$ | Output Enable | I | When $\overline{\mathrm{OE}}$ is LOW, the data output bus is active. If $\overline{\mathrm{OE}}$ is HIGH , the output data bus will be in a high-impedance state. |
| $\overline{\mathrm{EF}}$ | Empty Flag | 0 | When $\overline{\mathrm{EF}}$ is LOW, the FIFO is empty and further data reads from the output are inhibited., When $\overline{\mathrm{EF}}$ is HIGH, the FIFO is not empty. $\overline{\mathrm{EF}}$ is synchronized to RCLK. |
| $\overline{\mathrm{AE}}$ | Almost-Empty Flag | 0 | When $\overline{\mathrm{AE}}$ is LOW, the FIFO is almost empty based on the offset Empty+7. $\overline{\mathrm{AE}}$ is synchronized to RCLK. |
| $\overline{\mathrm{AF}}$ | Almost-Full Flag | 0 | When $\overline{\mathrm{AF}}$ is LOW, the FIFO is almost full based on the offset Full-7. $\overline{\mathrm{AF}}$ is synchronized to WCLK. |
| $\overline{\text { FF }}$ | Full Flag | 0 | When $\overline{F F}$ is LOW, the FIFO is full and further data writes into the input are inhibited. When $\overline{F F}$ is HIGH, the FIFO is not full. $\overline{\mathrm{FF}}$ is synchronized to WCLK. |
| Vcc | Power |  | One +5 volt power supply pin. |
| GND | Ground |  | One 0 volt ground pin. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output <br> Current | 50 | 50 | mA |

2680 tbl 02

1. Stresses greater than those listed under ABSOLUTEMAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vccm | Military Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| VcCC | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| VIH | Input High Voltage <br> Military | 2.2 | - | - | V |
| VIL | Input Low Voltage <br> Commercial \& Military | - | - | 0.8 | V |

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter | Conditions | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| CIN(2) | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| COUT(1, 2) | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 10 | pF |
| NOTES: |  |  |  |  |

NOTES:

1. With output deselected. $(\overline{O E}=H I G H)$
2. Characterized values, not currently tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

|  |  | IDT72420IDT72200IDT72210CommercialtCLK $=12,15, \mathbf{2 0 , 2 5 , 3 5 , 5 0 ~ n s ~}$Min. $\quad$ Typ. Max. |  |  | $\begin{array}{cc}  & \text { IDT72420 } \\ & \text { IDT72200 } \\ \text { IDT72210 } \\ \text { Military } \\ \text { tclk }= & \text { 20, 25,35, } 50 \mathrm{~ns} \\ \text { Min. } & \text { Typ. } \quad \text { Max. } \end{array}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter |  |  |  |  |  |  |  |
| \|LI ${ }^{(1)}$ | Input Leakage Current (any input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{lLO}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage, $10 \mathrm{H}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| Vol | Output Logic "0" Voltage, IOL $=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{ICCI}^{(3)}$ | Active Power Supply Current | 二 | - | 140 | - | - | 160 | mA |


| Symbol | Parameter | IDT72220IDT72230IDT72240CommercialtCLK $=15,20,25,35,50 \mathrm{~ns}$Min.Typ. |  |  | IDT72220 <br> IDT72230 <br> IDT72240 Military tcLK $=25,35,50 \mathrm{~ns}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |
| ILI ${ }^{(1)}$ | Input Leakage Current (any input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{LLO}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage, $\mathrm{O} \mathrm{OH}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| Vol | Output Logic "0" Voltage, $\mathrm{loL}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| $1 \mathrm{CCl}^{(4)}$ | Active Power Supply Current | 二 | - | 160 | - | - | 180 | mA |

NOTES:

1. Measurements with $0.4 \leq \operatorname{VIN} \leq \mathrm{VCC}$.
2. $\overline{\mathrm{OE}} \geq \mathrm{V} I \mathrm{H}, 0.4 \leq$ VOUT $\leq \mathrm{VCC}$.

3 \& 4. Measurements are made with outputs open. Tested at fCLK $=20 \mathrm{MHz}$.
(3) Typical ICC1 $=65+\left(\right.$ fCLK $\left.{ }^{*} 1.1 / \mathrm{MHz}\right)+($ fCLK * CL * $0.03 / \mathrm{MHz}-\mathrm{pF}) \mathrm{mA}$
(4) Typical lcci $=80+($ fCLK $* 2.1 / \mathrm{MHz})+($ fCLK * $\mathrm{CL} * 0.03 / \mathrm{MHz}-\mathrm{pF}) \mathrm{mA}$
fcLK $=1 /$ tclk
$C L=$ external capacitive load ( 30 pF typical)

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

|  |  | Commercial |  | Commercial \& Military |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{\|l\|} \hline 72200 \mathrm{~L} 12 \\ 72210 \mathrm{~L} 12 \\ 72420 \mathrm{~L} 12 \end{array}$ | $\begin{array}{\|l\|} \hline 72200 \mathrm{~L} 15 \\ 72210 \mathrm{~L} 15 \\ 72420 \mathrm{~L} 15 \end{array}$ | $\begin{array}{\|l\|} \hline 72200 \mathrm{~L} 20 \\ \text { 72210L20 } \\ \text { 72420L20 } \end{array}$ | $\begin{aligned} & 72200 \mathrm{~L} 25 \\ & 72210 \mathrm{~L} 25 \\ & 72420 \mathrm{~L} 25 \end{aligned}$ | $\begin{aligned} & \hline 72200 \mathrm{~L} 35 \\ & 72210 L 35 \\ & 72420 L 35 \end{aligned}$ | $\begin{aligned} & 72200 L 50 \\ & 72210 L 50 \\ & 72420 L 50 \end{aligned}$ |  |
| Symbol | Parameter | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min.Max. | Unit |
| fs | Clock Cycle Frequency | - 83.3 | - 66.7 | - 50 | - 40 | - 28.6 | - 20 | MHz |
| tA | Data Access Time | 28 | 210 | 212 | 315 | 320 | $3 \quad 25$ | ns |
| tCLK | Clock Cycle Time | 12 - | 15 | 20 | 25 | 35 | $50-$ | ns |
| tCLKH | Clock High Time | 5 - | 6 - | 8 - | $10-$ | 14 | $20-$ | ns |
| tCLKL | Clock Low Time | $5-$ | 6 - | 8 | 10 | 14 | $20-$ | ns |
| tDS | Data Set-up Time | 3 | 4 | 5 | 6 | 8 | 10 | ns |
| tDH | Data Hold Time | 0.5 - | 1 - | 1 | 1 | 2 - | $2-$ | ns |
| tENS | Enable Set-up Time | 34 | 4 | 5 | 6 | 8 | 10 - | ns |
| tENH | Enable Hold Time | 0.5 - | 1 - | 1 | 1 | 2 | 2 - | ns |
| tRS | Reset Pulse Width ${ }^{(1)}$ | $12+$ | 15 - | 20 | 25 | 35 - | $50-$ | ns |
| tRSS | Reset Set-up Time | 12\% | 15 - | 20 | 25 | 35 | $50-$ | ns |
| tRSR | Reset Recovery Time | 12 - | 15 | 20 | 25 | 35 | $50-$ | ns |
| tRSF | Reset to Flag and Output Time | - 12 | - 15 | - 20 | - 25 | - 35 | - 50 | ns |
| tOLZ | Output Enable to Output in Low-Z ${ }^{(2)}$ | 0 \% - | 0 - | 0 - | 0 | 0 - | 0 - | ns |
| toe | Output Enable to Output Valid | 3:7 | 38 | 310 | 313 | $3 \quad 15$ | $3 \quad 28$ | ns |
| tohz | Output Enable to Output in High-Z ${ }^{(2)}$ | 3 7 | 38 | 310 | 313 | $3 \quad 15$ | $3 \quad 28$ | ns |
| tWFF | Write Clock to Full Flag | - 8 | - 10 | - 12 | - 15 | - 20 | - 30 | ns |
| tREF | Read Clock to Empty Flag | - 8 | - 10 | 12 | - 15 | - 20 | - 30 | ns |
| tAF | Write Clock to Almost-Full Flag | - 8 | - 10 | - 12 | - 15 | - 20 | - 30 | ns |
| tAE | Read Clock to Almost-Empty Flag | - 8 | - 10 | - 12 | - 15 | - 20 | - 30 | ns |
| tSKEW1 | Skew time between Read Clock \& Write Clock for Empty Flag \& Full Flag | $5 \text { - }$ | 6 - | 8 - | 10 - | 12 - | 15 - | ns |
| tSKEW2 | Skew time between Read Clock \& Write Clock for Almost-Empty Flag \& Almost-Full Flag | 22 - | 28 - | 35 - | 40 - | 42 - | 45 - | ns |

## NOTES:

2680 tbl 07

1. Pulse widths less than minimum values are not allowed.
2. Values guaranteed by design, not currently tested.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )


## NOTES:

1. Pulse widths less than minimum values are not allowed.
2. Values guaranteed by design, not currently tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |
| 2680 tol 09 |  |



2680 drw 03
or equivalent circuit
Figure 1. Output Load
*Includes jig and scope capacitances.

## SIGNAL DESCRIPTIONS

## INPUTS：

Data In（Do－D7）— Data inputs for 8－bit wide data．

## CONTROLS：

Reset（ $\overline{\mathrm{RS}}$ ）－Reset is accomplished whenever the Reset $(\overline{\mathrm{RS}})$ input is taken to a LOW state．During reset，both internal read and write pointers are set to the first location．A reset is required after power up before a write operation can take place．The Full Flag（ $\overline{\text { FF }}$ ）and Almost Full Flag（ $\overline{\mathrm{AF}}$ ）will be reset to HIGH after trsf．The Empty Flag（ $\overline{\mathrm{EF}}$ ）and Almost Empty Flag（ $\overline{\mathrm{AE}}$ ）will be reset to LOW after trSF．During reset，the output register is initialized to all zeros．

Write Clock（WCLK）－A write cycle is initiated on the LOW－ to－HIGH transition of the write clock（WCLK）．Data set－up and hold times must be met in respect to the LOW－to－HIGH transition of the write clock（WCLK）．The Full Flag（护）and Almost Full Flag（ $\overline{\mathrm{AF}}$ ）are synchronized with respect to the LOW－to－HIGH transition of the write clock（WCLK）．

The write and read clocks can be asynchronous or coinci－ dent．

Write Enable（ $\overline{\mathrm{WEN}}$ ）－When Write Enable（ $\overline{\mathrm{WEN}}$ ）is LOW， data can be loaded into the input register and RAM array on the LOW－to－HIGH transition of every write clock（WCLK）． Data is stored in the RAM array sequentially and indepen－ dently of any on－going read operation．

When Write Enable（ $\overline{\mathrm{WEN}}$ ）is HIGH，the input register holds the previous data and no new data is allowed to be loaded into the register．

To prevent data overflow，the Full Flag（扉）will go LOW， inhibiting further write operations．Upon the completion of a valid read cycle，the Full Flag（听）will go HIGH after twFF， allowing a valid write to begin．Write Enable（WEN）is ignored when the FIFO is full．

Read Clock（RCLK）－Data can be read on the outputs on the LOW－to－HIGH transition of the read clock（RCLK）．The Empty Flag（ $\overline{\mathrm{EF}}$ ）and Almost－Empty Flag（ $\overline{\mathrm{AE}}$ ）are synchronized with respect to the LOW－to－HIGH transition of the read clock （RCLK）．

The write and read clocks can be asynchronous or coinci－ dent．

Read Enable（ $\overline{\operatorname{REN}}$ ）－When Read Enable（ $\overline{\mathrm{REN}}$ ）is LOW， data is read from the RAM array to the output register on the LOW－to－HIGH transition of the read clock（RCLK）．

When Read Enable（ $\overline{\mathrm{REN}}$ ）is HIGH，the output register holds the previous data and no new data is allowed to be loaded into the register．

When all the data has been read from the FIFO，the Empty Flag（EF）will go LOW，inhibiting further read operations．Once a valid write operation has been accomplished，the Empty Flag（EF）will go HIGH after tREF and a valid read can begin． Read Enable（ $\overline{\text { REN }}$ ）is ignored when the FIFO is empty．

Output Enable（ $\overline{\mathrm{OE}})$ — When Output Enable $(\overline{\mathrm{OE}})$ is enabled （LOW），the parallel output buffers receive data from the output register．When Output Enable（ $\overline{\mathrm{OE}}$ ）is disabled（HIGH），the Q output data bus is in a high－impedance state．

## OUTPUTS：

Full Flag（再）— The Full Flag（扉）will go LOW，inhibiting further write operation，when the device is full．If no reads are performed after Reset（ $\overline{\mathrm{RS}}$ ），the Full Flag（ $\overline{\mathrm{FF}}$ ）will go LOW after 64 writes for the IDT72420， 256 writes for the IDT72200， 512 writes for the IDT72210， 1024 writes for the IDT72220， 2048 writes for the IDT72230，and 4096 writes for the IDT72240．

The Full Flag（ $\overline{\mathrm{FF}}$ ）is synchronized with respect to the LOW－ to－HIGH transition of the write clock（WCLK）．

Empty Flag（ $\overline{\mathrm{EF}}$ ）－The Empty Flag（ $\overline{\mathrm{EF}}$ ）will go LOW， inhibiting further read operations，when the read pointer is equal to the write pointer，indicating the device is empty．

The Empty Flag（ $\overline{\mathrm{EF}}$ ）is synchronized with respect to the LOW－to－HIGH transition of the read clock（RCLK）．

Almost Full Flag（ $\overline{\mathrm{AF}})$ — The Almost Full Flag（ $\overline{\mathrm{AF}}$ ）will go LOW when the FIFO reaches the Almost－Full condition．If no reads are performed after Reset（ $\overline{\mathrm{RS}}$ ），the Almost Full Flag （ $\overline{\text { AF }}$ ）will go LOW after 57 writes for the IDT72420， 249 writes for the IDT72200， 505 writes for the IDT72210， 1017 writes for the IDT72220， 2041 writes for the IDT72230 and 4089 writes for the IDT72240．

The Almost Full Flag（ $\overline{\mathrm{AF}}$ ）is synchronized with respect to the LOW－to－HIGH transition of the write clock（WCLK）．

Almost Empty Flag（ $\overline{\mathrm{AE}})$－The Almost Empty Flag $(\overline{\mathrm{AE}})$ will go LOW when the FIFO reaches the Almost－Empty condition． If no reads are performed after Reset（ $\overline{\mathrm{RS}}$ ），the Almost Empty Flag（ $\overline{\mathrm{AE}}$ ）will go HIGH after 8 writes for the IDT72420， IDT72200，IDT72210，IDT72220，IDT72230 and IDT72240．

The Almost Empty Flag（ $\overline{\mathrm{AE}}$ ）is synchronized with respect to the LOW－to－HIGH transition of the read clock（RCLK）．

Data Outputs（ $Q_{0}-Q_{7}$ ）－Data outputs for a 8 －bit wide data．

TABLE 1: STATUS FLAGS

| Number of Words in FIFO |  |  |  |  |  | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{AF}}$ | $\overline{\mathrm{AE}}$ | $\overline{E F}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72420 | IDT72200 | IDT72210 | IDT72220 | IDT72230 | IDT72240 |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | H | H | L | L |
| 1 to 7 | 1 to 7 | 1 to 7 | 1 to 7 | 1 to 7 | 1 to 7 | H | H | L | H |
| 8 to 56 | 8 to 248 | 8 to 504 | 8 to 1016 | 8 to 2040 | 8 to 4088 | H | H | H | H |
| 57 to 63 | 249 to 255 | 505 to 511 | 1017 to 1023 | 2041 to 2047 | 4089 to 4095 | H | L | H | H |
| 64 | 256 | 512 | 1024 | 2048 | 4096 | L | L | H | H |



NOTE:

1. After reset, the outputs will be LOW if $\overline{\mathrm{OE}}=0$ and tri-state if $\overline{\mathrm{OE}}=1$.
2. The clocks (RCLK, WCLK) can be free-running during reset.

Figure 2. Reset Timing


REN


2680 drw 05
NOTE:

1. tSKEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge for $\overline{F F}$ to change during the curent clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskEw, then FF may not change state until the next WCLK edge.

Figure 3. Write Cycle Timing


NOTE:

1. tsKEw 1 is the minimum time between a rising WCLK edge and a rising RCLK edge for $\overline{E F}$ to change during the curent clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tsKEw, then EF may not change state until the next RCLK edge.

Figure 4. Read Cycle Timing


NOTE:

1. When tskew $1 \geq$ minimum specification, tfRL maximum $=$ tclk + tskew 1

2680 drw 07
tskew $1<$ minimum specification, tFRL maximum $=2$ tCLK + tsKEW 1 or tCLK + tsKEW 1
The Latency Timing apply only at the Empty Boundry ( $\overline{\mathrm{EF}}=\mathrm{LOW}$ ).

Figure 5. First Data Word Latency Timing


Figure 6. Full Flag Timing


Figure 7. Empty Flag Timing


## NOTES:

1. tskEw2 is the minimum time between a rising RCLK edge and a rising WCLK edge for $\overline{A F}$ to change during the curent clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tsKEW2, then $\overline{A F}$ may not change state until the next WCLK edge.
2. If a write is performed on this rising edge of the write clock, there will be Full - 6 words in the FIFO when $\overline{\mathrm{AF}}$ goes LOW.

Figure 8. Almost Full Flag Timing


## NOTES:

1. tskewz is the minimum time between a rising WCLK edge and a rising RCLK edge for $\overline{A E}$ to change during the curent clock cycle. If the time between the rising edge of WCL.K and the rising edge of RCLK is less than tskEw, then $\overline{A E}$ may not change state until the next RCLK edge.
2. If a read is performed on this rising edge of the read clock, there will be Empty - 6 words in the FIFO when $\overline{\mathrm{AE}}$ goes LOW.

Figure 9. Almost Empty Flag Timing

## OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION - A single IDT72420/ 72200/72210/72220/72230/72240 may be used when the
application requirements are for 64/256/512/1024/2048/4096 words or less. See Figure 10.


Figure 10. Block Diagram of Single $64 \times 8 / 256 \times 8 / 512 \times 8 / 1024 \times 8 / 2048 \times 8 / 4096 \times 8$ Synchronous FIFO

WIDTH EXPANSION CONFIGURATION - Word width may be increased simply by connecting the corresponding input control signals of multiple devices. A composite flag should be created for each of the end-point status flags ( $\overline{\mathrm{EF}}$ and $\overline{\mathrm{FF}}$ ) The partial status flags ( $\overline{\mathrm{AE}}$ and $\overline{\mathrm{AF}}$ ) can be detected from any one
device. Figure 11 demonstrates a 16-bit word width by using two IDT72420/72200/72210/72220/72230/72240s. Anyword width can be attained by adding additional IDT72420/72200/ 72210/72220/72230/72240s.


Figure 11. Block Diagram of $64 \times 16 / 256 \times 16 / 512 \times 16 / 1024 \times 16 / 2048 \times 16 / 4096 \times 16$ Synchronous FIFO Used in a Width Expansion Configuration

DEPTH EXPANSION - The IDT72420/72200/72210/72220/ 72230/72240 can be adapted to applications when the requirements are for greater than 64/256/512/1024/2048/4096 words. Depth expansion is possible by using expansion logic to direct the flow of data. A typical application would have the
expansion logic alternate data accesses from one device to the next in a sequential manner.

Please see the Application Note "DEPTH EXPANSION IDT'S SYNCHRONOUS FIFOs USING RING COUNTER APPROACH" for details of this configuration.

## ORDERING INFORMATION



64 X 9, $256 \times 9,512 \times 9$, IDT72201 1024 X 9,2048 X 9 and $4096 \times 9$

## FEATURES:

- $64 \times 9$-bit organization (IDT72421)
- $256 \times 9$-bit organization (IDT72201)
- $512 \times 9$-bit organization (IDT72211)
- $1024 \times 9$-bit organization (IDT72221)
- $2048 \times 9$-bit organization (IDT72231)
- $4096 \times 9$-bit organization (IDT72241)
- 12 ns read/write cycle time (IDT72421/72201/72211)
- 15 ns read/write cycle time (IDT72221/72231/72241)
- Read and write clocks can be independent
- Dual-Ported zero fall-through time architecture
- Empty and Full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags can be set to any depth
- Programmable Almost-Empty and Almost-Full flags default to Empty+7, and Full-7, respectively
- Output enable puts output data bus in high-impedance state
- Advanced submicron CMOS technology
- Available in 32-pin plastic leaded chip carrier (PLCC) and ceramic leadless chip carrier (LCC)
- For Through-Hole product please see the IDT72420/ 72200/72210/72220/72230/72240 data sheet
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72421/72201/72211/72221/72231/72241 SyncFIFO ${ }^{\text {TM }}$ are very high-speed, low-power First-In, First-

Out (FIFO) memories with clocked read and write controls. The IDT72421/72201/72211/72221/72231/72241 have a 64, 256, 512, 1024, 2048, and $4096 \times 9$-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication.

These FIFOs have 9-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and two write enable pins (WEN1, WEN2). Data is written into the Synchronous FIFO on every rising clock edge when the write enable pins are asserted. The output port is controlled by another clock pin (RCLK) and two read enable pins ( $\overline{\mathrm{REN}} 1$, $\overline{\text { REN2 }}$ ). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An output enable pin $(\overline{\mathrm{OE}})$ is provided on the read port for three-state control of the output.

The Synchronous FIFOs have two fixed flags, Empty (EF) and Full ( $\overline{\mathrm{FF}}$ ). Two programmable flags, Almost-Empty ( $\overline{\mathrm{PAE}}$ ) and Almost-Full ( $\overline{\mathrm{PAF}}$ ), are provided for improved system control. The programmable flags default to Empty+7 and Full7 for $\overline{\mathrm{PAE}}$ and $\overline{\mathrm{PAF}}$, respectively. The programmable flag offset loading is controlled by a simple state machine and is initiated by asserting the load pin ( $\overline{\mathrm{LD}}$ ).

The IDT72421/72201/72211/72221/72231/72241 are fabricated using IDT's high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATION



2655 drw 02

## PIN DESCRIPTIONS

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| D0-D8 | Data Inputs | 1 | Data inputs for a 9-bit bus. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | When $\overline{R S}$ is set LOW, internal read and write pointers are set to the first location of the RAM array, $\overline{\mathrm{FF}}$ and $\overline{\mathrm{PAF}}$ go HIGH, and $\overline{\mathrm{PAE}}$ and $\overline{\mathrm{EF}}$ go LOW. A reset is required before an initial WRITE after power-up. |
| WCLK | Write Clock | 1 | Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable(s) are asserted. |
| WENT | Write Enable 1 | 1 | If the FIFO is configured to have programmable flags, $\overline{\mathrm{WEN1}}$ is the only write enable pin. When $\overline{\text { WEN } 1}$ is LOW, data is written into the FIFO on every LOW-to-HIGH transition WCLK. If the FIFO is configured to have two write enables, $\overline{\text { WEN1 }}$ must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW. |
| WEN2/LD | Write Enable 2/ Load | 1 | The FIFO is configured at reset to have either two write enables or programmable flags. If WEN2/ $\overline{\mathrm{LD}}$ is HIGH at reset, this pin operates as a second write enable. If WEN2/[D is LOW at reset, this pin operates as a control to load and read the programmable flag offsets. If the FIFO is configured to have two write enables, $\overline{\text { WEN } 1 ~ m u s t ~ b e ~ L O W ~ a n d ~ W E N 2 ~ m u s t ~ b e ~ H I G H ~ t o ~ w r i t e ~}$ data into the FIFO. Data will not be written into the FIFO if the $\overline{F F}$ is LOW. If the FIFO is configured to have programmable flags, WEN2/LD is held LOW to write or read the programmable flag offsets. |
| Q0-Q8 | Data Outputs | 0 | Data outputs for a 9-bit bus. |
| RCLK | Read Clock | 1 | Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when $\overline{\mathrm{REN} 1}$ and $\overline{\mathrm{REN} 2}$ are asserted. |
| $\overline{\text { REN } 1}$ | Read Enable 1 | 1 | When $\overline{\text { REN1 }}$ and $\overline{\text { REN2 }}$ are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the $\overline{E F}$ is LOW. |
| $\overline{\mathrm{REN}} 2$ | Read Enable 2 | 1 | When $\overline{\text { REN } 1 ~ a n d ~} \overline{\text { REN2 }}$ are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the $\overline{\mathrm{EF}}$ is LOW. |
| $\overline{O E}$ | Output Enable | 1 | When $\overline{\mathrm{OE}}$ is LOW, the data output bus is active. If $\overline{\mathrm{OE}}$ is HIGH, the output data bus will be in a high-impedance state. |
| $\overline{E F}$ | Empty Flag | 0 | When $\overline{\mathrm{EF}}$ is LOW, the FIFO is empty and further data reads from the output are inhibited. When $\overline{E F}$ is HIGH, the FIFO is not empty. $\overline{\mathrm{EF}}$ is synchronized to RCLK. |
| $\overline{\text { PAE }}$ | Programmable <br> Almost-Empty <br> Flag | 0 | When $\overline{\text { PAE }}$ is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is Empty+7. $\overline{\mathrm{PAE}}$ is synchronized to RCLK. |
| $\overline{\text { PAF }}$ | Programmable Almost-Full Flag | 0 | When $\overline{\text { PAF }}$ is LOW, the FIFO is almost full based on the offset programmed into the FIFO. The default offset at reset is Full-7. $\overline{\text { PAF }}$ is synchronized to WCLK. |
| $\overline{\mathrm{FF}}$ | Full Flag | 0 | When $\overline{\text { FF }}$ is LOW, the FIFO is full and further data writes into the input are inhibited. When $\overline{F F}$ is HIGH, the FIFO is not full. FFF is synchronized to WCLK. |
| Vcc | Power |  | One +5 volt power supply pin. |
| GND | Ground |  | One 0 volt ground pin. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:

1. Stresses greaterthan those listedunderABSOLUTEMAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCcM | Military Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| Vccc | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| VIH | Input High Voltage <br> Military | 2.2 | - | - | V |
| VIL | Input Low Voltage <br> Commercial \& Military | - | - | 0.8 | V |

2655 tbl 03
CAPACITANCE ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| Cin $^{(2)}$ | Input Capacitance | Vin $=0 \mathrm{~V}$ | 10 | pF |
| CouT $^{(1,2)}$ | Output Capacitance | Vout $=0 \mathrm{~V}$ | 10 | pF |

NOTES:
2655 tbl 04

1. With output deselected $(\overline{\mathrm{OE}}=\mathrm{HIGH})$.
2. Characterized values, not currently tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72421IDT72201IDT72211CommercialtcLK $=\mathbf{1 2 , 1 5 , 2 0 , 2 5 , 3 5 , ~} 50 \mathrm{~ns}$Min.Typ.Max. |  |  | $\begin{gathered} \text { IDT72421 } \\ \text { IDT72201 } \\ \text { IDT72211 } \\ \text { Military } \\ \text { tcLK }=20,25,35,50 \mathrm{~ns} \\ \text { Min. } \quad \text { Typ. Max. } \end{gathered}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 \mathrm{LI}^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | -1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage, $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | $V$ |
| Vol | Output Logic " 0 " Voltage, IOL $=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | $\checkmark$ |
| Icc ${ }^{(3)}$ | Active Power Supply Current | - | - | 140 | - | - | 160 | mA |


| Sy | Parameter | IDT72221IDT72231IDT72241CommercialtcLK $=15,20,25,35,50 \mathrm{~ns}$Min.Myp. |  |  | IDT72221 <br> IDT72231 <br> IDT72241 <br> Military <br> tCLK $=25,35,50 \mathrm{~ns}$ <br> Min. Typ. Max. |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| $1 \mathrm{IL}^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | -1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $1 \mathrm{LO}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage, $1 \mathrm{OH}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| Vol | Output Logic "0" Voltage, IOL $=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{ICCO}^{(4)}$ | Active Power Supply Current | - | - | 160 | - | - | 180 | mA |

## NOTES:

1. Measurements with $0.4 \leq \mathrm{VIN} \leq \mathrm{Vcc}$.
2. $\overline{\mathrm{OE}} \geq \mathrm{V}_{\mathrm{H}}, 0.4 \leq$ VOUT $\leq \mathrm{VCC}$.
$3 \& 4$. Measurements are made with outputs open. Tested at $\mathrm{fCLK}=20 \mathrm{MHz}$.
(3) Typical ICC1 $=65+($ fCLK * $1.1 / \mathrm{MHz})+($ fclk * $\mathrm{CL} * * 0.03 / \mathrm{MHz}-\mathrm{pF}) \mathrm{mA}$
(4) Typical ICC1 $=80+($ fCLK * $2.1 / \mathrm{MHz})+($ fCLK * $\mathrm{CL} * 0.03 / \mathrm{MHz}-\mathrm{pF}) \mathrm{mA}$
fCLK $=1 /$ tCLK.
$\mathrm{CL}=$ external capacitive load (30pF typical)

## AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc $=5 \mathrm{~V} \pm 10 \%, T A=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol |  | Com'l. |  |  |  | Commercial \& Military |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \hline 72421 \mathrm{~L} 12 \\ & 72201 \mathrm{~L} 12 \\ & 72211 \mathrm{~L} 12 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 72421 \mathrm{~L} 15 \\ & 72201 \mathrm{~L} 15 \\ & 72211 \mathrm{~L} 5 \end{aligned}$ |  | $\begin{aligned} & \text { 72421L20 } \\ & \text { 72201L20 } \\ & \text { 72211L20 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 72421L25 } \\ & \text { 72201L25 } \\ & \text { 72211L25 } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 72421 L 35 \\ 72201 L 35 \\ 72211 L 35 \end{array}$ |  | $\begin{aligned} & \text { 72421L50 } \\ & \text { 72201L50 } \\ & \text { 72211L50 } \end{aligned}$ |  |  |
|  | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fS | Clock Cycle Frequency | - | 83.3 | - | 66.7 | - | 50 | - | 40 | - | 28.6 | - | 20 | MHz |
| tA | Data Access Time | 2 | 8 | 2 | 10 | 2 | 12 | 3 | 15 | 3 | 20 | 3 | 25 | ns |
| tCLK | Clock Cycle Time | $12^{(1)}$ | - | $15^{(2)}$ | - | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| tCLKH | Clock High Time | 5 | - | 6 | - | 8 | - | 10 | - | 14 | - | 20 | - | ns |
| tCLKL | Clock Low Time | 5 | - | 6 | - | 8 | - | 10 | - | 14 | - | 20 | - | ns |
| tDS | Data Set-up Time | 3 | - | 4 | - | 5 | - | 6 | - | 8 | - | 10 | - | ns |
| tDH | Data Hold Time | 0.5 | - | 1 | - | 1 | - | 1 | - | 2 | - | 2 | - | ns |
| tENS | Enable Set-up Time | 3 | - | 4 | - | 5 | - | 6 | - | 8 | - | 10 | - | ns |
| tENH | Enable Hold Time | 0.5 | - | 1 | - | 1 | - | 1 | - | 2 | - | 2 | - | ns |
| tRS | Reset Pulse Width ${ }^{(3)}$ | 12 | - | 15 | - | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| tRSS | Reset Set-up Time | 12 | - | 15 | - | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| tRSR | Reset Recovery Time | 12 | - | 15 | - | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| tRSF | Reset to Flag and Output Time | - | 12 | - | 15 | - | 20 | - | 25 | - | 35 | - | 50 | ns |
| tolz | Output Enable to Output in Low-Z ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| toe | Output Enable to Output Valid | 3 | 7 | 3 | 8 |  | 10 | 3 | 13 | 3 | 15 | 3 | 28 | ns |
| torz | Output Enable to Output in High-Z ${ }^{(4)}$ | 3 | 7 | 3 | 8 | 3 | 10 | 3 | 13 | 3 | 15 | 3 | 28 | ns |
| tWFF | Write Clock to Full Flag | - | 8 | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tREF | Read Clock to Empty Flag | - | 8 | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tAF | Write Clock to Almost-Full Flag | - | 8 | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tAE | Read Clock to Almost-Empty Flag | - | 8 | - | 10 | - | 12 | - | 15 | - | 20 | 二 | 30 | ns |
| tSKEW1 | Skew time between Read Clock \& Write Clock for Empty Flag \&Full Flag | 5 | - | 6 | - | 8 | - | 10 | - | 12 | - | 15 | - | ns |
| tSKEW2 | Skew time between Read Clock \& Write Clock for Almost-Empty Flag \& Almost-Full Flag | 22 | - | 28 | - |  | - |  | - | 42 | - |  | - | ns |

NOTES:

1. Valid for programmable $\overline{\mathrm{PAE}}$ or $\overline{\mathrm{PAF}}$ offset values $\leq 7$ bytes from respective boundary. With programmable $\overline{\mathrm{PAE}}$ or $\overline{\mathrm{PAF}}$ offset values such that

7 bytes < offset $\leq 63$ bytes, tcLK $=15$ ns. With programmable $\overline{\text { PAE }}$ or $\overline{\text { PAF }}$ offset values $>63$ bytes, tcLK $=20 \mathrm{~ns}$.
2. Valid for programmable $\overline{\mathrm{PAE}}$ or $\overline{\mathrm{PAF}}$ values $\leq 63$ bytes from respective boundary. With programmable $\overline{\mathrm{PAE}}$ or $\overline{\mathrm{PAF}}$ values $>63$ bytes, tcLk=20ns.
3. Pulse widths less than minimum values are not allowed.
4. Values guaranteed by design, not currently tested.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  |  |  | Commercial and Military |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{\|c\|} \hline 72223 \\ 72234 \\ \hline \text { Min. } \\ \hline \end{array}$ | $\begin{aligned} & 21 \mathrm{~L} 15 \\ & 31 \mathrm{~L} 15 \\ & 41 \mathrm{~L} 15 \\ & \text { Max. } \end{aligned}$ | 722 <br> 722 <br> 722 <br> Min. | $\begin{aligned} & 221 \mathrm{~L} 20 \\ & 231 \mathrm{~L} 20 \\ & 241 \mathrm{~L} 20 \\ & \text { Max. } \end{aligned}$ | $\begin{aligned} & \hline 72221 \\ & 72231 \\ & 72241 \\ & \text { Min. } \\ & \hline \end{aligned}$ | 1L25 Max M25 | $\begin{array}{\|l} \hline 7222 \\ \mathbf{7 2 2 3} \\ \mathbf{7 2 2 4} \\ \text { Min. } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline 21 L 35 \\ 31 L 35 \\ 41 L 35 \\ \text { Max. } \end{array}$ | $\begin{array}{\|c\|} \hline 72221 \\ 72231 \\ 72241 \\ \text { Min. } \\ \hline \end{array}$ | $\begin{aligned} & 1 \mathrm{~L} 50 \\ & 1 \mathrm{~L} 50 \\ & 1 \mathrm{~L} 50 \\ & \text { Max. } \end{aligned}$ | Unit |
| fs | Clock Cycle Frequency | - | 66.7 | - | 50 | - | 40 | 二 | 28.6 | - | 20 | MHz |
| tA | Data Access Time | 2 | 10 | 2 | 12 | 3 | 15 | 3 | 20 | 3 | 25 | ns |
| tCLK | Clock Cycle Time | $15^{(1)}$ | - | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| tCLKH | Clock HIGH Time | 6 | - | 8 | - | 10 | - | 14 | - | 20 | - | ns |
| tCLKL | Clock LOW Time | 6 | - | 8 | - | 10 | - | 14 | - | 20 | - | ns |
| tDS | Data Set-up Time | 4 | - | 5 | - | 6 | - | 8 | - | 10 | - | ns |
| tDH | Data Hold Time | 1 | - | 1 | - | 1 | - | 2 | - | 2 | - | ns |
| tENS | Enable Set-up Time | 4 | - | 5 | - | 6 | - | 8 | - | 10 | - | ns |
| tENH | Enable Hold Time | 1 | - | 1 | - | 1 | - | 2 | - | 2 | - | ns |
| tRS | Reset Pulse Width ${ }^{(2)}$ | 15 | - | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| tRSS | Reset Set-up Time | 15 | - | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| tRSR | Reset Recovery Time | 15 | - | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| tRSF | Reset to Flag Time and Output Time | - | 15 | - | 20 | - | 25 | - | 35 | - | 50 | ns |
| tOLZ | Output Enable to Output in Low-Z ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| toe | Output Enable to Output Valid | 3 | 8 | 3 | 10 | 3 | 13 | 3 | 15 | 3 | 28 | ns |
| tohz | Output Enable to Output in High-Z ${ }^{(3)}$ | 3 | 8 | 3 | 10 | 3 | 13 | 3 | 15 | 3 | 28 | ns |
| tWFF | Write Clock to Fuil Flag | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tREF | Read Clock to Empty Flag | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tPAF | Write Clock to Programmable Almost-Full Flag | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tPAE | Read Clock to Programmable Almost-Empty Flag | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tSKEW1 | Skew Time Between Read Clock and Write Clock for Empty Flag and Full Flag | 6 | - | 8 | - | 10 | - | 12 | - | 15 | - | ns |
| tSKEW2 | Skew Time Between Read Clock and Write Clock for Programmable Almost-Empty Flag and Programmable Almost-Full Flag | 28 | - | 35 |  | 40 | - |  | - |  |  | ns |

NOTES:

1. Valid for programmable $\overline{\mathrm{PAE}}$ or $\overline{\mathrm{PAF}}$ offset values $\leq 511$ bytes from respective boundary.

With programmable $\overline{\text { PAE }}$ or $\overline{\text { PAF }}$ offset values $>511$ bytes, tcLK $=20 \mathrm{~ns}$.
2. Pulse widths less than minimum values are not allowed.
3. Values guaranteed by design, not currently tested.

## AC TEST CONDITIONS

| In Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |
| 2655 tbl 09 |  |

## SIGNAL DESCRIPTIONS

## INPUTS:

Data In (Do - D8) — Data inputs for 9-bit wide data.

## CONTROLS:

Reset ( $\overline{\mathrm{RS}}$ ) - Reset is accomplished whenever the Reset $(\overline{\mathrm{RS}})$ input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag ( $\overline{\mathrm{FF}}$ ) and Programmable Almost-Full Flag ( $\overline{\mathrm{PAF}})$ will be reset to HIGH aftertRSF. The Empty Flag $(\overline{\mathrm{EF}})$ and Programmable Almost-Empty Flag ( $\overline{\mathrm{PAE}}$ ) will be reset to LOW after tRSF. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

Write Clock (WCLK) - A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data setup and hold times must be met in respect to the LOW-to-HIGH transition of the write clock (WCLK). The Full Flag (沪) and Programmable Almost-Full Flag ( $\overline{\mathrm{PAF}}$ ) are synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

Write Enable 1 ( $\overline{\text { WEN1 }}$ ) - If the FIFO is configured for programmable flags, Write Enable 1 (WEN1) is the only enable control pin. In this configuration, when Write Enable 1 (WEN1) is low, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable 1 (碃EN1) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

If the FIFO is configured to have two write enables, which allows for depth expansion, there are two enable control pins. See Write Enable 2 paragraph below for operation in this configuration.

To prevent data overflow, the Full Flag ( $\overline{\mathrm{FF}}$ ) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag ( $\overline{\mathrm{FF}}$ ) will go HIGH after twFF, allowing a valid write to begin. Write Enable 1 (WEN1) is ignored when the FIFO is full.

Read Clock (RCLK) - Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK). The Empty Flag ( $\overline{\mathrm{EF}}$ ) and Programmable Almost-Empty Flag ( $\overline{\mathrm{PAE}})$ are synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

The write and read clocks can be asynchronous or coincident.

Read Enables ( $\overline{\text { REN1 }}, \overline{\text { REN2 }})$ - When both Read Enables ( $\overline{\mathrm{REN} 1}, \overline{\operatorname{REN} 2}$ ) are LOW, data is read from the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When either Read Enable ( $\overline{R E N 1}, \overline{R E N 2}$ ) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag ( $\overline{\mathrm{EF}})$ will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag ( $\overline{E F}$ ) will go HIGH after tREF and a valid read can begin. The Read Enables ( $\overline{\text { REN1 }}, \overline{R E N 2}$ ) are ignored when the FIFO is empty.

Output Enable ( $\overline{\mathrm{OE}})$ - When Output Enable ( $\overline{\mathrm{OE}}$ ) is enabled (LOW), the parallel output buffers receive data from the output register. When Output Enable ( $\overline{\mathrm{OE}})$ is disabled (HIGH), the Q output data bus is in a high-impedance state.

Write Enable 2/Load (WEN2/LD $)$ - This is a dualpurpose pin. The FIFO is configured at Reset to have programmable flags or to have two write enables, which allows depth expansion. If Write Enable 2/Load (WEN2/LD) is set high at Reset ( $\overline{\mathrm{RS}}=\mathrm{LOW}$ ), this pin operates as a second write enable pin.

If the FIFO is configured to have two write enables, when Write Enable (WEN1) is LOW and Write Enable 2/Load (WEN2/ $\overline{\mathrm{LD}}$ ) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable ( $\overline{\mathrm{WEN} 1}$ ) is HIGH and/or Write Enable 2/Load (WEN2/LD) is LOW, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag ( $\overline{\mathrm{FF}}$ ) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag ( $\overline{\mathrm{FF}}$ ) will go HIGH after twFF, allowing a valid write to begin. Write Enable 1 (WEN1) and Write Enable 2/Load (WEN2/[D) are ignored when the FIFO is full.

The FIFO is configured to have programmable flags when the Write Enable 2/Load (WEN2/LD) is set LOW at Reset ( $\overline{\mathrm{RS}}=\mathrm{low}$ ). The IDT72421/72201/72211/72221/72231/72241 devices contain four 8-bit offset registers which can be loaded with data on the inputs, or read on the outputs. See Figure 3 for details of the size of the registers and the default values.

If the FIFO is configured to have programmable flags when the Write Enable 1 (WEN1) and Write Enable 2/Load (WEN2/ $\overline{\mathrm{LD}})$ are set low, data on the inputs D is written into the Empty (Least Significant Bit) offset register on the first LOW-to-HIGH transition of the write clock (WCLK). Data is written into the Empty (Most Significant Bit) offset register on the second LOW-to-HIGH transition of the write clock (WCLK), into the Full (Least Significant Bit) offset register on the third transition, and into the Full (Most Significant Bit) offset register on the fourth transition. The fifth transition of the write clock (WCLK) again writes to the Empty (Least Significant Bit) offset register.

However, writing all offset registers does not have to occur at one time. One ortwo offset registers can be written and then by bringing the Write Enable 2/Load (WEN2/LD) pin HIGH, the FIFO is returned to normal read/write operation. When the Write Enable 2/Load (WEN2/LD) pin is set LOW, and Write Enable 1 (WEN1) is LOW, the next offset register in sequence is written.

The contents of the offset registers can be read on the output lines when the Write Enable 2/Load (WEN2/LD) pin is set low and both Read Enables ( $\overline{\operatorname{REN} 1}, \mathrm{REN2}$ ) are set LOW. Data can be read on the LOW-to-HIGH transition of the read clock (RCLK).

A read and write should not be performed simultaneously to the offset registers.

| LD | WEN1 | WCLK $^{(1)}$ | Selection |
| :---: | :---: | :---: | :--- |
| 0 | 0 | - | Empty Offset (LSB) <br> Empty Offset (MSB) <br> Full Offset (LSB) <br>  |
|  |  |  | Full Offset (MSB) <br> 0 |
| 1 | 0 | - | No Operation <br> Write Into FIFO <br> 1 |
| 1 | - | No Operation |  |

NOTE:

1. The same selection sequence applies to reading from the registers. $\overline{R E N} 1$ and REN2 are enabled and read is performed on the LOW-to-HIGH transition of RCLK.

Figure 2. Write Offset Register

72421-64 x 9-BIT




72211-512 x 9-BIT




72221-1024 x 9-BIT






72241-4096 x 9-BIT



## OUTPUTS:

Full Flag ( $\overline{\mathrm{FF}}$ ) - The Full Flag ( $\overline{\mathrm{FF}}$ ) will go LOW, inhibiting further write operation, when the device is full. If no reads are performed after Reset ( $\overline{\mathrm{RS}}$ ), the Full Flag (吓) will go LOW after 64 writes for the IDT72421, 256 writes for the IDT72201, 512 writes for the IDT72211, 1024 writes for the IDT72221, 2048 writes for the IDT72231, and 4096 writes for the IDT72241.

The Full Flag ( $\overline{\mathrm{FF}}$ ) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Empty Flag ( $\overline{\mathrm{EF}}$ ) - The Empty Flag ( $\overline{\mathrm{EF}}$ ) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag ( $\overline{\mathrm{EF}}$ ) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Programmable Almost-Full Flag ( $\overline{\mathrm{A} A F}$ ) - The Programmable Almost-Full Flag ( $\overline{\text { PAF }}$ ) will go LOW when the FIFO reaches the Almost-Full condition. If no reads are performed after Reset ( $\overline{\mathrm{RS}}$ ), the Programmable Almost-Full Flag ( $\overline{\text { PAF }}$ ) will go LOW after ( $64-\mathrm{m}$ ) writes for the IDT72421, ( $256-\mathrm{m}$ ) writes for the IDT72201, ( $512-\mathrm{m}$ ) writes for the IDT72211, (1024-m) writes for the IDT72221, (2048-m) writes
for the IDT72231, and ( $4096-\mathrm{m}$ ) writes for the IDT72241. The offset " $m$ " is defined in the Full offset registers.

If there is no Full offset specified, the Programmable Almost-Full Flag ( $\overline{\mathrm{PAF}}$ ) will go LOW at Full-7 words.

The Programmable Almost-Full Flag ( $\overline{\text { PAF }}$ ) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Programmable Almost-Empty Flag ( $\overline{\mathrm{PAE}}$ ) - The Programmable Almost-Empty Flag (PAE) will go LOW when the read pointer is " $\mathrm{n}+1$ " locations less than the write pointer. The offset " n " is defined in the Empty offset registers. If no reads are performed after Reset the Programmable AlmostEmpty Flag ( $\overline{\text { PAE }}$ ) will go HIGH after " $\mathrm{n}+1$ " for the IDT72421/ 72201/72211/72221/72231/72241.

If there is no Empty offset specified, the Programmable Almost-Empty Flag ( $\overline{\mathrm{PAE}}$ ) will go LOW at Empty +7 words.

The Programmable Almost-Empty Flag ( $\overline{\mathrm{P} \overline{\mathrm{A}} \overline{\mathrm{E}} \text { ) is }}$ synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Data Outputs ( $\mathbf{Q O}_{0}$ - Q8) - Data outputs for a 9-bit wide data.

## TABLE 1: STATTUS FLAGS

| NUMBER OF WORDS IN FIFO |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 72421 | 72201 | $\mathbf{7 2 2 1 1}$ | $\overline{F F}$ | $\overline{\text { PAF }}$ | $\overline{\text { PAE }}$ | EF |
| 0 | 0 | 0 | H | H | L | L |
| 1 to $n^{(1)}$ | 1 to $n^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | H | H | L | H |
| $(\mathrm{n}+1)$ to $(64-(\mathrm{m}+1))$ | $(\mathrm{n}+1)$ to $(256-(\mathrm{m}+1))$ | $(\mathrm{n}+1)$ to $(512-(m+1))$ | H | H | H | H |
| $(64-\mathrm{m})^{2)}$ to 63 | $(256-m)^{(2)}$ to 255 | $(512-m)^{2)}$ to 511 | H | L | H | H |
| 64 | 256 | 512 | L | L | H | H |


| NUMBER OF WORDS IN FIFO |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 72221 | 72231 | $\mathbf{7 2 2 4 1}$ | $\overline{\text { FF }}$ | $\overline{\text { PAF }}$ | $\overline{\text { PAE }}$ | $\overline{\text { EF }}$ |
| 0 | 0 | 0 | H | H | L | L |
| 1 to $\mathrm{n}^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | H | H | L | H |
| $(\mathrm{n}+1)$ to $(1024-(\mathrm{m}+1))$ | $(\mathrm{n}+1)$ to $(2048-(\mathrm{m}+1))$ | $(\mathrm{n}+1)$ to $(4096-(\mathrm{m}+1))$ | H | H | H | H |
| $(1024-m)^{(2)}$ to 1023 | $(2048-m)^{(2)}$ to 2047 | $(4096-m)^{(2)}$ to 4095 | H | L | H | H |
| 1024 | 2048 | 4096 | L | L | H | H |

## NOTES:

1. $\mathrm{n}=$ Empty Offset ( $\mathrm{n}=7$ default value)
2. $m=$ Full Offset ( $m=7$ default value)


## NOTES:

1. Holding WEN2/ $\overline{L D}$ HIGH during reset will make the pin act as a second write enable pin. Holding WEN $2 / \bar{L} \bar{D}$ LOW during reset will make the pin act as a load enable for the programmable flag offset registers.
2. After reset, the outputs will be LOW if $\overline{O E}=0$ and tri-state if $\overline{O E}=1$.
3. The clocks (RCLK, WCLK) can be free-running during reset.

Figure 4. Reset Timing


NOTE:

1. tskewi is the minimum time between a rising RCLK edge and a rising WCLK edge for $\overline{F F}$ to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewi, then EF may not change state until the next RCLK edge.

Figure 5. Write Cycle Timing


## WEN1

WEN2


NOTE:

1. tSKEW1 is the minimum time between a rising WCLK edge and a rising RCLK edge for $\overline{E F}$ to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tSKEW1, then EF may not change state until the next RCLK edge. Figure 6. Read Cycle Timing

Figure 6. Read Cycle Timing


NOTE:

1. When $\operatorname{tSkEW} 1 \geq$ minimum specification, $\mathrm{tFRL}=\mathrm{tCLK}+\mathrm{tskEW}_{1}$
tSKEW1 < minimum specification, tFRL = 2tCLK + tSKEW1 Or tCLK + tSKEW1
The Latency Timings apply only at the Empty Boundary ( $\overline{\mathrm{EF}}=\mathrm{LOW}$ ).

Figure 7. First Data Word Latency Timing


Figure 8. Full Flag Timing


## NOTE:

1. When tSKEW $1 \geq$ minimum specification, tFRL maximum $=$ tCLK + tSKEW 1
tsKew 1 < minimum specification, tFRL maximum $=2$ tCLK + tSKEW1 or tCLK + tSKEW1 The Latency Timings apply only at at the Empty Boundary ( $\overline{\mathrm{EF}}=\mathrm{LOW}$ ).

Figure 9. Empty Flag Timing


## NOTES:

1. $P A F$ offset $=m$.
2. $64-\mathrm{m}$ words in forIDT72421,256-m words in FIFO for IDT72201, 512 - m words for IDT72211, 1024-m words forIDT72221, 2048-m words for IDT72231, 4096 - m words for IDT72241.
3. tSKEw 2 is the minimum time between a rising RCLK edge and a rising WCLK edge for $\overline{\mathrm{PAF}}$ to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewz, then PAF may not change state until the next WCLK rising edge.
4. If a write is performed on this rising edge of the write clock, there will be Full - ( $m-1$ ) words in the FIFO when $\overline{\text { PAF }}$ goes LOW.

Figure 10. Programmable Full Flag Timing


NOTES:

1. PAE offset $=\mathbf{n}$.
2. tSKEW2 is the minimum time between a rising WCLK edge and a rising RCLK edge for $\overline{\mathrm{PAE}}$ to change during that clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskew2, then PAE may not change state until the next RCLK rising edge.
3. If a read is performed on this rising edge of the read clock, there will be Empty $+(n-1)$ words in the FIFO when PAE goes LOW.

Figure 11. Programmable Empty Flag Timing


2655 drw 14

Figure 12. Write Offset Registers Timing

(MSB)

Figure 13. Read Offset Registers Timing

## OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION - A single IDT72421/ 72201/72211/72221/72231/72241 may be used when the application requirements are for 64/256/512/1024/2048/4096 words or less. When the IDT72421/72201/72211/72221/

72231/72241 are in a Single Device Configuration, the Read Enable 2 (REN2) control input can be grounded (see Figure 14). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.


Figure 14. Block Diagram of Single $64 \times 9 / 256 \times 9 / 512 \times 9 / 1024 \times 9 / 2048 \times 9 / 4096 \times 9$ Synchronous FIFO

WIDTH EXPANSION CONFIGURATION - Word width may be increased simply by connecting the corresponding input controls signals of multiple devices. A composite flag should be created for each of the end-point status flags ( $\overline{\mathrm{EF}}$ and $\overline{\mathrm{FF}}$ ). The partial status flags ( $\overline{\mathrm{AE}}$ and $\overline{\mathrm{AF}}$ ) can be detected from any one device. Figure 15 demonstrates a 18-bit word width by usingtwo IDT72421/72201/72211/72221/72231/72241s. Any word width can be attained by adding additional IDT72421/ 72201/72211/72221/72231/72241s.

When the IDT72421/72201/72211/72221/72231/72241 are in a Width Expansion Configuration, the Read Enable 2 ( $\overline{\mathrm{REN} 2}$ ) control input can be grounded (see Figure 15). In this configuration, the Write Enable 2/Load (WEN2/[D) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.


Figure 15. Block Diagram of $64 \times 18 / 256 \times 18 / 512 \times 18 / 1024 \times 18 / 2048 \times 18 / 4096 \times 18$ Synchronous FIFO Used in a Width Expansion Configuration

DEPTH EXPANSION - The IDT72421/7221/72211/72221/ 72231/72241 can be adapted to applications when the requirements are for greater than 64/256/512/1024/2048/4096 words. The existence of two enable pins on the read and write port allow depth expansion. The Write Enable 2/Load pin is used as a second write enable in a depth expansion configuration thus the Programmable flags are set to the default values. Depth expansion is possible by using one enable input for system control while the other enable input is controlled by expansion logic to direct the flow of data. A typical application would have the expansion logic alternate data
access from one device to the next in a sequential manner. The IDT72421/7221/72211/72221/72231/72241 operates in the Depth Expansion configuration when the following conditions are met:

1. The WEN $2 / \overline{\mathrm{LD}}$ pin is held HIGH during Reset so that this pin operates a second Write Enable.
2. External logic is used to control the flow of data.

Please see the Applicatioin Note" DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOs USING THE RING COUNTER APPROACH" for details of this configuration.

ORDERING INFORMATION


| Integrated Device Technology, Inc. | DUAL CMOS SyncFIFO ${ }^{\text {M }}$ | PRELIMINARY IDT72801 IDT72811 IDT72821 IDT72831 IDT72841 |
| :---: | :---: | :---: |

## FEATURES:

- The 72801 is equivalent to two $72201256 \times 9$ FIFOs
- The 72811 is equivalent to two $72211512 \times 9$ FIFOs
- The 72821 is equivalent to two $722211024 \times 9$ FIFOs
- The 72831 is equivalent to two $722312048 \times 9$ FIFOs
- The 72841 is equivalent to two $722414096 \times 9$ FIFOs
- Offers optimal combination of large capacity, high speed, design flexibility and small footprint
- Ideal for prioritization, bidirectional, and width expansion applications
- 15 ns read/write cycle time FOR THE 72801/72811
- 20 ns read/write cycle time FOR THE 72821/72831/72841
- Separate control lines and data lines for each FIFO
- Separate empty, full, programmable almost-empty and almost-full flags for each FIFO
- Enable puts output data lines in high-impedance state
- Space-saving 64-pin Thin Quad Flat Pack (TQFP)


## DESCRIPTION:

72801/72811/72821/72831/72841 are dual synchronous (clocked) FIFOs. The device is functionally equivalent to two 72201/72211/72221/72231/72241 FIFOs in a single package
with all associated control, data, and flag lines assigned to separate pins.

Each of the two FIFOs (designated FIFO A and FIFO B) contained in the 72801/72811/72821/72831/72841 has a 9bit input data port (DA0-DA8), DB0 - DB8) and a 9-bit output data port (QA0 - QA8, QB0 - QB8). Each input port is controlled by a free-running clock(WCLKA, WCLKB), and two write enable pins ( $\bar{W} E N A 1$, WENA2, WENB1, WENB2). Data is written into each of the two arrays on every rising clock edge of the write clock (WCLKA WCLKB) when the appropriate write enable pins are asserted.

The output port of each FIFO bank is controlled by its associated clock pin (RCLKA, RCLKB) and two read enable pins ( $\overline{\mathrm{RENA}}, \overline{\mathrm{RENA}}, \overline{\mathrm{RENB}}, \overline{\text { RENB2}})$. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin ( $\overline{\mathrm{OEA}}, \overline{\mathrm{OEB}})$ is provided on the read port of each FIFO for three-state output control .

Each of the two FIFOs hastwo fixed flags, empty ( $\overline{E F A}, \overline{E F B}$ ) and full ( $\overline{\mathrm{FFA}}, \overline{\mathrm{FFB}}$ ). Two programmable flags, almost-empty ( $\overline{\mathrm{PAEA}}, \overline{\mathrm{PAEB}})$ and almost-full ( $\overline{\mathrm{PAFA}}, \overline{\mathrm{PAFB}}$ ), are provided for each FIFO bank to improve memory utilization. If not programmed, the programmable flags default to empty +7 for $\overline{\text { PAEA }}$

## PIN CONFIGURATION



SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.
and $\overline{\mathrm{PAEB}}$, and full -7 for $\overline{\mathrm{PAFA}}$ and $\overline{\mathrm{PAFB}}$.
The 72801/72811/72821/72831/72841 architecture lends itself to many flexible configurations such as:

- 2-level priority data buffering
- Bidirectional operation
- Width expansion
- Depth expansion

This FIFO is fabricated using IDTs high-performance submicron CMOS technology.

FUNCTIONAL BLOCK DIAGRAM


## PIN DESCRIPTIONS

The 72801/72811/72821/72831/72841stwo FIFOs, referred to as FIFO A and FIFO B, are identical in every respect. The following description defines the input and output signals for

FIFO A. The corresponding signal names for FIFO B are provided in parentheses.

| Symbol | Name 1/O |  | Description |
| :---: | :---: | :---: | :---: |
| DAO-DAB | A Data Inputs | 1 | 9-bit data inputs to RAM array A. |
| DB0-DB8 | B Data Inputs | 1 | 9-bit data inputs to RAM array $B$. |
| $\overline{\mathrm{RSA}}, \overline{\mathrm{RSB}}$ | Reset | 1 | When $\overline{\operatorname{RSA}}(\overline{\mathrm{RSB}})$ is set LOW, the associated internal read and write pointers of array $A(B)$ are set to the first location; $\overline{\mathrm{FFA}}(\overline{\mathrm{FFB}})$ and $\overline{\mathrm{PAFA}}(\overline{\mathrm{PAFB}})$ go HIGH , and $\overline{\mathrm{PAEA}}(\overline{\mathrm{PAEB}})$ and $\overline{\mathrm{EFA}}(\overline{\mathrm{EFB}}$ go LOW. After power-up, a reset of both FIFOs $A$ and $B$ is required before an initial WRITE. |
| WCLKA WCLKB | Write Clock | 1 | Data is written into the FIFO A (B) on a LOW-to-HIGH transition of WCLKA (WCLKB) when the write enable(s) are asserted. |
| $\begin{aligned} & \hline \overline{\text { WENAT }} \\ & \overline{\text { WENB1 }} \end{aligned}$ | Write Enable 1 | 1 | If FIFO $A(B)$ is configured to have programmable flags, $\overline{\text { WENA1 }}$ (WENB1) is the only write enable pin that can be used. When WENA1 (WENB1) is LOW, data $A(B)$ is written into the FIFO on every LOW-to-HIGH transition WCLKA (WCLKB). If the FIFO is configured to have two write enables, WENA1 (WENB1) must be LOW and WENA2 (WENB2) must be HIGH to write data into the FIFO. Data will not be written into the FIFO if $\overline{F F A}(\overline{F F B})$ is LOW. |
| WENA2/ $\overline{D A}$ WENB2/LDB | Write Enable $2 /$ Load | 1 | FIFO $A(B)$ is configured at reset to have either two write enables or programmable flags. If $\overline{\mathrm{LDA}}(\overline{\mathrm{LDB}})$ is HIGH at reset, this pin operates as a second write enable. If WENA2 $\overline{\mathrm{LDA}}$ (WENB2 $/ \overline{L D B}$ ) is LOW at reset this pin operates as a control to load and read the program mable flag offsets for its respective array. If the FIFO is configured to have two write enables, $\overline{\text { WENA1 }}$ (WENB1) must be LOW and WENA2 (WENB2) must be HIGH to write data into FIFO $A(B)$. Data will not be written into FIFO A (B) if $\overline{\mathrm{FFA}}(\overline{\mathrm{FFB}})$ is LOW. If the FIFO is configured to have programmable flags, $\overline{\mathrm{LDA}}(\overline{\mathrm{LDB}})$ is held LOW to write or read the programmable flag offsets. |
| QAO-QAB | A Data Outputs | 0 | 9-bit data outputs from RAM array $A$. |
| QB0-QB8 | B Data Outputs | 0 | 9-bit data outputs from RAM array $B$. |
| RCLKA RCLKB | Read Clock | 1 | Data is read from FIFO A (B) on a LOW-to-HIGH transition of RCLKA (RCLKB) when RENA1 ( $\overline{R E N B 1}$ ) and RENA2 (RENB2) are asserted. |
| $\begin{aligned} & \overline{\overline{R E N A 1}} \\ & \overline{\text { RENB1 }} \end{aligned}$ | Read Enable 1 | 1 | When $\overline{\text { RENA1 }}$ ( $\overline{R E N B 1}$ ) and RENA2 ( $\overline{\text { ENNB2 }}$ ) are LOW, data is read from FIFO A (B) on every LOW-to-HIGH transition of RCLKA (RCLKB). Data will not be read from Array A (B) if EFA ( $\overline{\mathrm{EFB}}$ ) is LOW. |
| $\begin{aligned} & \overline{\text { RENA2 }} \\ & \hline \text { RENB2 } \end{aligned}$ | Read Enable 2 | 1 | When $\overline{\text { RENA1 }}$ ( $\overline{\text { RENB1 }}$ ) and $\overline{\text { RENA2 }}$ ( $\overline{\text { ENBB2 }}$ ) are LOW, data is read from the FIFO A (B) on every LOW-to-HIGH transition of RCLKA (RCLKB). Data will not be read from array $A(B)$ if the EFA (EFB) is LOW. |
| $\begin{aligned} & \overline{\overline{O E A}} \\ & \overline{\mathrm{OEB}} \end{aligned}$ | Output Enable | 1 | When $\overline{\mathrm{OEA}}(\overline{\mathrm{OEB}})$ is LOW, outputs DAO-DA8 (DB0-DB8) are active. If $\overline{\mathrm{OEA}}(\overline{\mathrm{OEB}})$ is HIGH, the outputs DAO-DA8 (DB0-DB8) will be in a high-impedance state. |
| $\begin{aligned} & \overline{\overline{\mathrm{EFF} \bar{A}}} \overline{\mathrm{EFB}} \end{aligned}$ | Empty Flag | 0 | When $\overline{\mathrm{EFA}}(\overline{\mathrm{EFB}})$ is LOW, FIFO $A(B)$ is empty and further data reads from the output are inhibited. When $\overline{\mathrm{EFA}}$ ( $\overline{\mathrm{EFB}}$ ) is HIGH, FIFO A (B) is not empty. $\overline{\mathrm{EFA}}$ ( $\overline{\mathrm{EFB}}$ ) is synchronized to RCLKA (RCLKB). |
| $\overline{\overline{\mathrm{PAEA}}} \overline{\overline{\mathrm{PAEB}}}$ | Programmable Almost-Empty Flag | 0 | When $\overline{\text { PAEA }}(\overline{\mathrm{PAEB}})$ is LOW, FIFO A (B) is almost empty based on the offset programmed into the appropriate offset register. The default offset at reset is Empty+7. $\overline{\text { PAEA }}(\overline{\mathrm{PAEB}})$ is synchro nized to RCLKA (RCLKB). |
| $\overline{\overline{\mathrm{PAFA}}} \overline{\mathrm{PAFB}}$ | Programmable <br> Almost-Full Flag | 0 | When $\overline{\mathrm{PAFA}}(\overline{\mathrm{PAFB}})$ is LOW, FIFO $\mathrm{A}(\mathrm{B})$ is almost full based on the offset programmed into the appropriate offset register. The default offset at reset is Full-7. $\overline{\text { PAFA }}(\overline{\mathrm{PAFB}})$ is synchronized to WCLKA (WCLKB). |
| $\begin{aligned} & \overline{\mathrm{FFA} \bar{A}} \\ & \overline{\mathrm{FFB}} \end{aligned}$ | Full Flag | 0 | When $\overline{F F A}(\overline{F F B})$ is LOW, FIFO A $(B)$ is full and further data writes into the input are inhibited. When $\overline{F F A}(\overline{\mathrm{FFB}})$ is HIGH, FIFO $A(B)$ is not full. $\overline{\mathrm{FFA}}(\overline{\mathrm{FFB}})$ is synchronized to WCLKA (WCLKB). |
| VCC | Power |  | +5V power supply pin. |
| GND | Ground |  | OV ground pin. |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :--- | :---: |
| VTERM | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTEMAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VcC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.0 | - | - | V |
| VIL | Input Low Voltage | - | - | 0.8 | V |

CAPACITANCE ( $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN $^{(2)}$ | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| CouT $^{(1,2)}$ | Output Capacitance | Vout $=0 \mathrm{~V}$ | 10 | pF |

NOTE:
3034 tbl 04

1. With output deselected $(\overline{\mathrm{OEA}}, \overline{\mathrm{OE} \bar{B}}=\mathrm{HIGH})$.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72801IDT72811Commercialtclk $=15,20,25,35 n s$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $1 \mathrm{LI}^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | -1 | $\mu \mathrm{A}$ |
| 1LO ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage, $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 | - | - | V |
| VOL | Output Logic "0" Voltage, loL = 8 mA | - | - | 0.4 | V |
| Icc ${ }^{(3)}$ | Active Power Supply Current | - | - | 270 | mA |


| Symbol | Parameter | Min. | IDT72821 <br> IDT72831 <br> IDT72841 <br> Commercial $\begin{gathered} \text { tcLK }=20,25,35 \mathrm{~ns} \\ \text { Typ. } \end{gathered}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $1 \mathrm{LI}{ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | -1 | $\mu \mathrm{A}$ |
| ILO ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage, $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 | - | - | V |
| VOL | Output Logic "0" Voltage, loL $=8 \mathrm{~mA}$ | - | - | 0.4 | V |
| Icc ${ }^{(3)}$ | Active Power Supply Current | - | - | 300 | mA |

## NOTES:

1. Measurements with $0.4 \leq \mathrm{VIN} \leq \mathrm{VCC}$.
2. OEA, OEB $\geq \mathrm{VIH}, 0.4 \leq$ VOUT $\leq V C C$.
3. Measurements are made with outputs open. Tested at $f C L K=20 \mathrm{MHz}$. ICC limits applicable when using both banks of FIFO's

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IDT72801L15 IDT72811L15 <br> Min. <br> Max. |  | IDT72801L20 <br> IDT72811L20 <br> IDT72821L20 <br> IDT72831L20 <br> IDT72841L20 |  | IDT72801L25 IDT72811L25 IDT72821L25 IDT72831L25 IDT72841L25 |  | IDT72801L35 IDT72811L35 IDT72821L35 IDT72831L35 IDT72841L35 Min. Max. |  |  |
| fS | Clock Cycle Frequency | - | 66.7 | - | 50 | - | 40 | - | 28.6 | MHz |
| tA | Data Access Time | 2 | 10 | 2 | 12 | 3 | 15 | 3 | 20 | ns |
| tCLK | Clock Cycle Time | $15^{(1)}$ | - | 20 | - | 25 | - | 35 | - | ns |
| tCLKH | Clock High Time | 6 | - | 8 | - | 10 | - | 14 | - | ns |
| tCLKL | Clock Low Time | 6 | - | 8 | - | 10 | - | 14 | - | ns |
| tDS | Data Set-up Time | 4 | - | 5 | - | 6 | - | 8 | - | ns |
| tDH | Data Hold Time | 1 | - | 1 | - | 1 | - | 2 | - | ns |
| tENS | Enable Set-up Time | 4 | - | 5 | - | 6 | - | 8 | - | ns |
| tENH | Enable Hold Time | 1 | - | 1 | - | 1 | - | 2 | - | ns |
| tRS | Reset Pulse Width ${ }^{(2)}$ | 15 | - | 20 | - | 25 | - | 35 | - | ns |
| tRSS | Reset Set-up Time | 15 | - | 20 | - | 25 | - | 35 | - | ns |
| tRSR | Reset Recovery Time | 15 | - | 20 | - | 25 | - | 35 | - | ns |
| tRSF | Reset to Flag Time and Output Time | - | 15 | - | 20 | - | 25 | - | 35 | ns |
| tolz | Output Enable to Output in Low-Z ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| toe | Output Enable to Output Valid | 3 | 8 | 3 | 10 | 3 | 13 | 3 | 15 | ns |
| tohz | Output Enable to Output in High-Z ${ }^{(3)}$ | 3 | 8 | 3 | 10 | 3 | 13 | 3 | 15 | ns |
| tWFF | Write Clock to Full Flag | - | 10 | - | 12 | - | 15 | - | 20 | ns |
| tREF | Read Clock to Empty Flag | - | 10 | - | 12 | - | 15 | - | 20 | ns |
| tPAF | Write Clock to Programmable Almost-Full Flag | - | 10 | - | 12 | - | 15 | - | 20 | ns |
| tPAE | Read Clock to Programmable Almost-Empty Flag | - | 10 | - | 12 | - | 15 | - | 20 | ns |
| tSKEW1 | Skew Time Between Read Clock and Write Clock for Empty Flag and Full Flag | 6 | - | 8 | - | 10 | - | 12 | - | ns |
| tSKEW2 | Skew Time Between Read Clock and Write Clock for Programmable Almost-Empty Flag and Programmable Almost-Full Flag | 28 | - | 35 | - | 40 | - | 42 | - | ns |

## NOTES:

1. Regarding the 72801/72811: this spec is valid for programmable $\overline{\text { PAE }}$ or $\overline{\text { PAF }}$ offset values $\leq 63$. For offset values $\geq 63$, tcLK $=20 \mathrm{~ns}$.
2. Pulse widths less than minimum values are not allowed.
3. Values guaranteed by design, not currently tested.

## AC TEST CONDITIONS

| In Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 3ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |
| 3034 tol 08 |  |



Figure 1. Output Load
*Includes jig and scope capacitances.

## SIGNAL DESCRIPTIONS

FIFO A and FIFO B are identical in every respect. The following description explains the interaction of input and output signals for FIFO A. The corresponding signal names for FIFO B are provided in parentheses.

## INPUTS:

Data $\ln$ (Da0-Da8, Dbo-Db8) - Dat - Das are the nine data inputs for memory array A. Dво- Dвв are the nine data inputs for memory array B.

## CONTROLS:

Reset ( $\overline{\mathrm{RSA}}, \overline{\mathrm{RSB}}$ ) - Reset of FIFO A (B) is accomplished whenever $\overline{\mathrm{RSA}}(\overline{\mathrm{RSB}})$ input is taken to a LOW state. During reset, the internal read and write pointers associated with the FIFO are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag $\overline{\text { FFA }}$ ( $\overline{\mathrm{FFB}}$ ) and Programmable Almost-Full Flag $\overline{\text { PAFA }}$ ( $\overline{\text { PAFB }}$ ) will be reset to HIGH after trsF. The Empty Flag EFA ( $\overline{\mathrm{EFB}}$ ) and Programmable Almost-Empty Flag $\overline{\text { PAEA }}$ ( $\overline{\text { PAEB }}$ ) will be reset to LOW after tris. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

Write Clock (WCLKA, WCLKB) - A write cycle to Array A (B) is initiated on the LOW-to-HIGH transition of WCLKA (WCLKB). Data set-up and hold times must be met with respect to the LOW-to-HIGH transition of WCLKA (WCLKB). The Full Flag FFA ( $\overline{\mathrm{FFB}}$ ) and Programmable Almost-Full Flag $\overline{\mathrm{PAFA}}(\overline{\mathrm{PAFB}})$ are synchronized with respect to the LOW-toHIGH transition of the write clock WCLKA (WCLKB).

The write and read clocks can be asynchronous or coincident.

Write Enable 1 ( $\overline{\text { WENA1 }} \overline{\text { WENB1 }}$ ) - If FIFO A (B) is configured for programmable flags, WENA1 (WENB1) is the only enable control pin. In this configuration, when WENA1 (WENB1) is LOW, data can be loaded into the input register of RAM Array A (B) on the LOW-to-HIGH transition of every write clock WCLKA (WCLKB). Data is stored in Array A (B) sequentially and independently of any on-going read operation.

In this configuration, when WENA1 (WENB1) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

If the FIFO is configured to have two write enables, which allows for depth expansion. See Write Enable 2 paragraph below for operation in this configuration.

To prevent data overflow, $\overline{\mathrm{FFA}}$ ( $\overline{\mathrm{FFB}}$ ) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the $\overline{\mathrm{FFA}}(\overline{\mathrm{FFB}})$ will go HIGH after twFF, allowing a valid write to begin. WENA1 (WENB1) is ignored when FIFO A (B) is full.

Read Clock (RCLKA, RCLKB) - Data can be read from Array A (B) on the the LOW-to-HIGH transition of RCLKA (RCLKB). The Empty Flag EFA ( $\overline{\mathrm{EFB}}$ ) and Programmable Almost-Empty Flag $\overline{\text { PAEA }}(\overline{\mathrm{PAEB}}$ ) are synchronized with respect to the LOW-to-HIGH transition of RCLKA (RCLKB).

The write and read clock can be asynchronous or coincident.

ReadEnables ( $\overline{\text { RENA1 }} \overline{\text { RENA2 }}, \overline{\text { RENB1 }}, \overline{\text { RENB2 }})$-When both Read Enables RENA1, RENA2 (RENB1, RENB2) are LOW, data is read from Array A (B) to the output register on the LOW-to-HIGH transition of the read clock RCLKA (RCLKB).

When either of the two Read Enable RENA1, $\overline{R E N A 2}$ ( $\overline{\text { RENB1 }}, \overline{\text { RENB2 }}$ ) associated with FIFO A (B) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from FIFO A (B), the Empty Flag $\overline{E F A}$ ( $\overline{E F B}$ ) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, $\overline{E F A}$ ( $\overline{E F B}$ ) will go HIGH after tREF and a valid read can begin. The Read Enables RENA1, $\overline{\text { RENA2 }}$ (RENB1, $\overline{\text { RENB2 }}$ ) are ignored when FIFO A (B) is empty.

Output Enable ( $\overline{O E A}, \overline{O E B}$ ) - When Output Enable $\overline{O E A}$ ( $\overline{\mathrm{OEB}}$ ) is enabled (LOW), the parallel output buffers of FIFO A (B) receive data from their respective output register. When Output Enable $\overline{\mathrm{OEA}}$ ( $\overline{\mathrm{OEB}}$ ) is disabled (HIGH), the QA (QB) output data bus is in a high-impedance state.

Write Enable 2/Load (WENA2/ $/ \overline{L D A}$, WENB2 $/ \overline{\mathrm{LDB}}$ ) — This is a dual-purpose pin. FIFO $A(B)$ is configured at Reset to have programmable flags or to have two write enables, which allows depth expansion. If WENA2//DA $(W E N B 2 / \overline{\mathrm{LDB}})$ is set HIGH at Reset $\overline{\mathrm{RSA}}=$ LOW $(\overline{\mathrm{RSB}}=\mathrm{LOW})$, this pin operates as a second write enable pin.

If FIFO $A(B)$ is configured to have two write enables, when Write Enable $1 \overline{\text { WENA1 ( }} \overline{\text { WENB1 }}$ ) is LOW and WENA2/ $\overline{\text { LDA }}$ (WENB2 $/ \overline{\mathrm{LDB}}$ ) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock WCLKA (WCLKB). Data is stored in the array sequentially and independently of any on-going read operation.

In this configuration, when $\overline{\text { WENA1 }}$ (WENB1) is HIGH and/ or WENA $/ / \overline{\mathrm{LDA}}$ (WENB2/ $\overline{\mathrm{LDB}}$ ) is LOW, the input register of Array A holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag FFA ( $\overline{\text { FFB }}$ ) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, FFA (FFB) will go HIGH after twFF, allowing a valid write to begin. WENA1, (WENB1) and WENA2/ $\overline{\mathrm{LDA}}$ (WENB2/LDB) are ignored when the FIFO is full.

FIFO A $(B)$ is configured to have programmable flags when the WENA2/ $/ \overline{L D A}(W E N B 2 / \overline{L D B})$ is set LOW at Reset $\overline{\text { RSA }}=$ LOW ( $\overline{\mathrm{RSB}}=$ LOW). Each FIFO contains four 8-bit offset registers which can be loaded with data on the inputs, or read on the outputs. See Figure 3 for details of the size of the registers and the default values.

| $\overline{\text { LDA }}$ | WENA1 | WCLKA ${ }^{(1)}$ | OPERATION ON FIFO A |
| :---: | :---: | :---: | :---: |
| $\overline{\text { LDB }}$ | WENB1 | WCLKB ${ }^{(1)}$ | OPERATION ON FIFO B |
| 0 | 0 | 5 | Empty Offset (LSB) <br> Empty Offset (MSB) <br> Full Offset (LSB) <br> Full Offset (MSB) |
| 0 | 1 |  | No Operation |
| 1 | 0 |  | Write Into FIFO |
| 1 | 1 |  | No Operation |

NOTE:

1. The same selection sequence applies to reading from the registers. $\overline{\text { RENA1 }}$ and $\overline{\text { RENA2 }}$ ( $\overline{R E N B 1}$ and $\overline{\text { RENB2 }}$ ) are enabled and read is performed on the LOW-to-HIGH transition of RCLKA (RCLKB).

Figure 2. Writing to Offset Registers for FIFOs A and B
If FIFO $A(B)$ is configured to have programmable flags,

are set LOW, data on the DA (DB) inputs are written into the Empty (Least Significant Bit) offset register on the first LOW-to-HIGH transition of the WCLKA (WCLKB). Data are written into the Empty (Most Significant Bit) offset register on the second LOW-to-HIGH transition of WCLKA (WCLKB), into the Full (Least Significant Bit) offset register on the third transition, and into the Full (Most Significant Bit) offset register on the fourth transition. The fifth transition of WCLKA (WCLKB) again writes to the Empty (Least Significant Bit) offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing $\overline{\mathrm{LDA}}(\overline{\mathrm{LDB}}) \mathrm{HIGH}$, FIFO $\mathrm{A}(\mathrm{B})$ is returned to normal read/write operation. When $\overline{L D A}(\overline{\mathrm{LDB}})$ is set LOW, and WENA1 (WENB1) is LOW, the next offset register in sequence is written.

The contents of the offset registers can be read on the QA (QB) outputs when WENA2/[DA (WENB2/(̄DB $)$ is set LOW and both Read Enables $\overline{\text { RENA1 }}, \overline{\text { RENA2 }}(\overline{\text { RENB1 }}, \overline{\text { RENB2 }}$ ) are set LOW. Data can be read on the LOW-to-HIGH transition of the read clock RCLKA (RCLKB).

A read and write should not be performed simultaneously to the offset registers.
$72801-256 \times 9 \times 2$




$72811-512 \times 9 \times 2$


( Full Offset (LSB)


72821-1024×9×2


(

$72831-2048 \times 9 \times 2$

$72841-4096 \times 9 \times 2$


Figure 3. Offset Register Formats and Default Values for the A and B FIFOs

## OUTPUTS:

Full Flag ( $\overline{\text { FFA }}, \overline{\text { FFB }})$ - $\overline{\text { FFA }}$ ( $\overline{\text { FFB }}$ ) will go LOW, inhibiting further write operations, when Array $A(B)$ is full. If no reads are performed after reset, FFA (FFB) will go LOW after 256 writes to the 72801's FIFO A (B), 512 writes to the 72811's FIFO A (B), 1024 writes to the 72821 's FIFO A (B), 2048 writes to the 72831 's FIFO A (B), or 4096 writes to the 72841 's FIFO A (B).

FFA ( $\overline{\text { FFB }}$ ) is synchronized with respect to the LOW-toHIGH transition of the write clock WCLKA (WCLKB).

Empty Flag ( $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}$ ) - $\overline{\mathrm{EFA}}$ ( $\overline{\mathrm{EFB}}$ ) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that Array $A(B)$ is empty.
$\overline{E F A}(\overline{E F B})$ is synchronized with respect to the LOW-toHIGH transition of the read clock RCLKA (RCLKB).

Programmable Almost-Full Flag ( $\overline{\text { PAFA }}, \overline{\text { PAFB }})$ - $\overline{\text { PAFA }}$ ( $\overline{\text { PAFB }})$ will go LOW when the amount of data in Array A (B) reaches the Almost-Full condition. If no reads are performed after reset, $\overline{\mathrm{PAFA}}(\overline{\mathrm{PAFB}})$ will go LOW after ( $256-\mathrm{m}$ ) writes to the 72801 's FIFO A (B), (512-m) writes to the 72811's FIFO A (B), (1024-m) writes to the 72821's FIFO A (B), (2048-m)
writes to the 72831's FIFO A (B), or (4096-m) writes to the 72841 's FIFO A (B).

FFA ( $\overline{\mathrm{FFB}}$ ) is synchronized with respect to the LOW-toHIGH transition of the write clock WCLKA (WCLKB). The offset " $m$ " is defined in the Full Offset Registers.

If there is no Full offset specified, $\overline{\text { PAFA }}(\overline{\mathrm{PAFB}}$ ) will go LOW at Full-7 words.
$\overline{\text { PAFA }}(\overline{\mathrm{PAFB}})$ is synchronized with respect to the LOW-toHIGH transition of the write clock WCLKA (WCLKB).

Programmable Almost-Empty Flag ( $\overline{\text { PAEA, }} \overline{\text { PAEB }}$ ) PAEA (PAEB) will go LOW when the read pointer is " $n+1$ " locations less than the write pointer. The offset " $n$ " is defined in the Empty Offset Registers. If no reads are performed after reset, $\overline{\text { PAEA }}$ ( $\overline{\text { PAEB }}$ ) will go HIGH after " $\mathrm{n}+1$ " writes to FIFO A (B).

If there is no Empty offset specified, $\overline{\text { PAEA }}$ ( $\overline{\mathrm{PAEB}}$ ) will go LOW at Empty+7 words.
$\overline{\text { PAEA }}(\overline{\mathrm{PAEB}})$ is synchronized with respect to the LOW-toHIGH transition of the read clock RCLKA (RCLKB).

Data Outputs (QA0-QA8, QBo-QB8) - QA0-QA8 are the nine data outputs for memory array $\mathrm{A}, \mathrm{QB} 0-\mathrm{QB}$ are the nine data outputs for memory array B.

TABLE 1: STATUS FLAGS FOR A AND B FIFOS

| NUMBER OF WORDS IN ARRAY A |  |  |  |  |  |  |  | $\overline{\text { FFA }}$ | $\overline{\text { PAFA }}$ | $\overline{\text { PAEA }}$ | $\overline{\text { EFA }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NUMBER OF WORDS IN ARRAY B |  | $\overline{\text { FFB }}$ | $\overline{\text { PAFB }}$ | $\overline{\text { PAEB }}$ | $\overline{\text { EFB }}$ |  |  |  |  |  |  |
| $\mathbf{7 2 8 0 1}$ | 72811 | $\mathbf{7 2 8 2 1}$ |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | H | H | L | L |  |  |  |  |  |
| 1 to $n^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | H | H | L | H |  |  |  |  |  |
| $(\mathrm{n}+1)$ to $(256-(\mathrm{m}+1))$ | $(\mathrm{n}+1)$ to $(512-(\mathrm{m}+1))$ | $(\mathrm{n}+1)$ to $(1024-(\mathrm{m}+1))$ | H | H | H | H |  |  |  |  |  |
| $(256-\mathrm{m})^{(2)}$ to 255 | $(512-\mathrm{m})^{(2)}$ to 511 | $(1024-\mathrm{m})^{(2)}$ to 1023 | H | L | H | H |  |  |  |  |  |
| 256 | 512 | 1024 | L | L | H | H |  |  |  |  |  |


| NUMBER OF WORDS IN ARRAY A |  | $\overline{\text { FFA }}$ | $\overline{\text { PAFA }}$ | $\overline{\text { PAEA }}$ | $\overline{\text { EFA }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NUMBER OF WORDS IN ARRAY B | $\overline{\text { FFB }}$ | $\overline{\text { PAFB }}$ | $\overline{\text { PAEB }}$ | $\overline{\text { EFB }}$ |  |
| $\mathbf{7 2 8 3 1}$ | 72841 |  |  |  |  |
| 0 | 0 | H | H | L | L |
| 1 to $\mathrm{n}^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | H | H | L | H |
| $(\mathrm{n}+1)$ to $(2048-(\mathrm{m}+1))$ | H | H | H | H | H |
| $(2048-\mathrm{m})^{(2)}$ to 2047 | $(\mathrm{n}+1)$ to $(4096-(\mathrm{m}+1))$ | H | L | H | H |
| 2048 | $(4096-\mathrm{m})^{(2)}$ to 4095 | L |  |  |  |
|  | 4096 | L | L | H | H |

## NOTES:

30344109

1. $n=$ Empty Offset ( $n=7$ default value)
2. $m=$ Full Offset ( $m=7$ default value)


Figure 4. Reset Timing


## NOTE:

1. tskewi is the minimum time between a rising RCLKA (RCLKB) edge and a rising WCLKA (WCLKB) edge for $\overline{\mathrm{FFA}}$ ( $\overline{\mathrm{FFB}}$ ) to change during the current clock cycle. If the time between the rising edge of RCLKA (RCLKB) and the rising edge of WCLKA (WCLKB) is less than tsKEW1, then FFA (FFB) may not change state until the next RCLKA (RCLKB) edge.

Figure 5. Write Cycle Timing


WENA2 (WENB2)

## NOTE:

1. tsKEWi is the minimum time between a rising WCLKA (WCLKB) edge and a rising RCLKA (RCLKB) edge for $\overline{E F A}(\overline{\text { EFB }}$ ) to change during the current clock cycle. If the time between the rising edge of RCLKA (RCLKB) and the rising edge of WCLKA (WCLKB) is less than tSKEW1, then EFA (EFB) may not change state until the next RCLKA (RCLKB) edge.

Figure 6. Read Cycle Timing


## NOTE:

1. When tskew $1 \geq$ minimum specification, tFRL $=$ tcLK + tskew
tSKEW1 < minimum specification, tFRL = 2tCLK + tsKEW1 or tCLK + tSKEW1
The Latency Timings apply only at the Empty Boundary ( $\overline{E F A}, \overrightarrow{E F B}=$ LOW $)$.
Figure 7. First Data Word Latency Timing


Figure 8. Full Flag Timing


NOTE:

1. When tskew $1 \geq$ minimum specification, tFRL maximum $=$ tcLK + tskew 1
tskew 1 < minimum specification, tFRL maximum $=2$ tCLK + tSKEW1 or tCLK + tsKEW1
The Latency Timings apply only at at the Empty Boundary ( $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}=\mathrm{LOW}$ ).
Figure 9. Empty Flag Timing


## Notes:

1. $P A F$ offset $=\mathrm{m}$.
2. (256-m) words for the $72801,(512-m)$ words the $72811,(1024-m)$ words for the 72821 , (2048-m) words for the 72831 , or (4096-m) words for the 72841 .
3. tsKEW2 is the minimum time between a rising RCLKA (RCLKB) edge and a rising WCLKA (WCLKB) edge for $\overline{\text { PAFA }}(\overrightarrow{\mathrm{PAFB}})$ to change during that clock cycle. If the time between the rising edge of RCLKA (RCLKB) and the rising edge of WCLKA (WCLKB) is less than tskEW2, then $\overline{\text { PAFA }}$ (PAFB) may not change state until the next WCLKA (WCLKB) rising edge.
4. If a write is performed on this rising edge of the write clock, there will be Full - $(m-1)$ words in FIFO A (B) when $\overline{\text { PAFA }}(\overline{\mathrm{PAFB}})$ goes LOW.

Figure 10. Programmable Full Flag Timing


## NOTES:

1. $\operatorname{PAE}$ offset $=n$.
2. tSKEW2 is the minimum time between a rising WCLKA (WCLKB) edge and a rising RCLKA (RCLKB) edge for $\overline{\text { PAEA }}$ ( $\overline{\mathrm{PAEB}}$ ) to change during that clock cycle. If the time between the rising edge of WCLKA (WCLKB) and the rising edge of RCLKA (RCLKB) is less than tsKEW2, then PAEA ( $\overline{P A E B}$ ) may not change state until the next RCLKA (RCLKB) rising edge.
3. If a read is performed on this rising edge of the read clock, there will be Empty $+(n-1)$ words in FIFO A (B) when $\overline{\text { PAEA }}(\overline{\mathrm{PAEB}})$ goes LOW.

Figure 11. Programmable Empty Flag Timing


Figure 12. Write Offset Register Timing


Figure 13. Read Offset Register Timing

## OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION - When FIFO A (B) is in a Single Device Configuration, the Read Enable 2 RENA2 (RENB2) control input can be grounded (see Figure 14). In
this configuration, the Write Enable 2/Load WENA2/ $\overline{L D A}$ (WENB2/LDB) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.


Figure 14. Block Diagram of One of the $72801 / 72811 / 72821 / 72831 / 72841$ 's two FIFOs configured as a single device

WIDTH EXPANSION CONFIGURATION - Word width may be increased simply by connecting the corresponding input control signals of FIFOs A and B. A composite flag should be created for each of the end-point status flags EFA and $\overline{E F B}$, also $\overline{F F A}$ and $\overline{F F B})$. The partial status flags $\overline{\text { PAEA, }}$ $\overline{\mathrm{PAFB}}, \overline{\mathrm{PAEA}}$ and $\overline{\mathrm{PAFB}}$ can be detected from any one device. Figure 15 demonstrates an 18 -bit word width using the two FIFOs contained in one IDT72801/72811/72821/72831/72841. Any word width can be attained by adding additional IDT2801/

72811/72821/72831/72841s.
Whenthe IDT2801/72811/72821/72831/72841 is in a Width Expansion Configuration, the Read Enable 2 ( $\overline{R E N A} 2$ and RENB2) control inputs can be grounded (see Figure 15). In this configuration, the Write Enable 2/Load (WENA2/LDA, WENB2/LDB) pins are set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.


Figure 15. Block diagram of the two FIFOs contained in one 72801/72811/72821/72831/72841configured for an 18-bit width-expansion

TWO PRIORITY DATA BUFFER CONFIGURATION
The two FIFOs contained in the IDT2801/72811/72821/ 72831/72841 can be used to prioritize two different types of data shared on a system bus. When writing from the bus to the FIFO, control logic sorts the intermixed data according to
type, sending one kind to FIFO A and the other kind to FIFO B. Then, at the outputs, each data type is transferred to its appropriate destination. Additional IDT2801/72811/72821/ $72831 / 72841 s$ permit more than two priority levels. Priority buffering is particularly useful in network applications.


Figure 16. Block Diagram of Two Priority Configuration

## BIDIRIECTIONAL CONFIGURATION

The two FIFOs of the IDT2801/72811/72821/72831/72841 can be used to buffer data flow in two directions. In the
example that follows, a processor can write data to a peripheral controllervia FIFO A, and, in turn, the peripheral controller can write the processor via FIFO B.


Figure 17. Block Diagram of Bidirectional Configuration

DEPTH EXPANSION - IDT2801/72811/72821/72831/ 72841 can be adapted to applications that require greater than 256/512/1024/2048/4096 words. The existence of double enable pins on the read and write ports allow depth expansion. The Write Enable 2/Load (WENA2, WENB2) pins are used as a second write enables in a depth expansion configuration, thus the Programmable flags are set to the default values. Depth expansion is possible by using one enable input for system control while the other enable input is controlled by expansion logic to direct the flow of data. A typical application
would have the expansion logic alternate data access from one device to the next in a sequential manner. The IDT2801/ 72811/72821/72831/72841 operates in the Depth Expansion configuration when the following conditions are met:

1. WENA2 $/ \overline{L D A}$ and WENB2 $/ \overline{L D B}$ pins are held HIGH during Reset so that these pins operate as second Write Enables.
2. External logic is used to control the flow of data.

Please see the Application Note" DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOs USING THE RING COUNTER APPROACH" for details of this configuration.

ORDERING INFORMATION



CMOS SyncFIFO ${ }^{\text {M }}$
$256 \times 18,512 \times 18,1024 \times 18,2048 \times$
18 and $4096 \times 18$

## IDT72205LB <br> IDT72215LB <br> IDT72225LB <br> IDT72235LB <br> IDT72245LB

## FEATURES:

- $256 \times 18$-bit organization array (72205LB)
- $512 \times 18$-bit organization array (72215LB)
- $1024 \times 18$-bit organization array (72225LB)
- $2048 \times 18$-bit organization array (72235LB)
- $4096 \times 18$-bit organization array (72245LB)
- 15 ns read/write cycle time
- Easily expandable in depth and width
- Read and write clocks can be asynchronous or coincident
- Dual-Port zero fall-through time architecture
- Programmable almost-empty and almost-full flags
- Empty and Full flags signal FIFO status
- Half-Full flag capability in a single device configuration
- Output enable puts output data bus in high-impedance state
- High-performance submicron CMOS technology
- Available in a 64-lead thin quad flatpack (TQFP), pin grid array (PGA), and plastic leaded chip carrier (PLCC)
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72205LB/72215LB/72225LB/72235LB/72245LB are very high-speed, low-power First-In, First-Out (FIFO) memories with clocked read and write controls. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication.

Both FIFOs have 18-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a data input enable pin ( $\overline{\mathrm{WEN}}$ ). Data is read into the synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and another enable pin ( $\overline{\mathrm{REN}}$ ). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An Output Enable pin $(\overline{\mathrm{OE}})$ is provided on the read port for three-state control of the output.

The synchronous FIFOs have two fixed flags, Empty ( $\overline{\mathrm{EF}})$ and Full ( $\overline{\mathrm{FF}}$ ), and two programmable flags, Almost-Empty ( $\overline{\mathrm{PAE}}$ ) and Almost-Full ( $\overline{\mathrm{PAF}})$. The offset loading of the programmable flags is controlled by a simple state machine, and is initiated by asserting the Load pin(느). A Half-Full flag ( $\overline{\mathrm{HF}})$ is available when the FIFO is used in a single device configuration.

The IDT72205LB/72215LB/72225LB/72235LB/72245LB are depth expandable using a daisy-chain technique. The XI and $\overline{X O}$ pins are used to expand the FIFOs. In depth expansion configuration, FL is grounded on the first device and set to HIGH for all other devices in the daisy chain.

The IDT72205LB/72215LB/72225LB/72235LB/72245LB is fabricated using IDT's high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM


SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc

## PIN CONFIGURATIONS



## PIN CONFIGURATIONS



NOTE:

1. For information on the flatpack (F68-1), contact factory.

## PIN DESCRIPTION

| Symbol | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| D0-D17 | Data Inputs | , | Data inputs for a 18-bit bus. |
| $\stackrel{\text { RS }}{ }$ | Reset | 1 | When $\overline{\mathrm{RS}}$ is set LOW, internal read and write pointers are set to the first location of the RAM array, $\overline{\mathrm{FF}}$ and $\overline{\mathrm{PAF}}$ go HIGH, and $\overline{\mathrm{PAE}}$ and $\overline{\mathrm{EF}}$ go LOW. A reset is required before an initial WRITE after power-up. |
| WCLK | Write Clock | 1 | When $\overline{\text { WEN }}$ is LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full. |
| WEN | Write Enable | 1 | When $\overline{\text { WEN }}$ is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. When WEN is HIGH, the FIFO holds the previous data. Data will not be written into the FIFO if the FF is LOW. |
| RCLK | Read Clock | 1 | When $\overline{\text { REN }}$ is LOW, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the FIFO is not empty. |
| REN | Read Enable | 1 | When $\overline{R E N}$ is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. When REN is HIGH, the output register holds the previous data. Data will not be read from the FIFO if the EF is LOW. |
| $\overline{\mathrm{OE}}$ | Output Enable | 1 | When $\overline{O E}$ is LOW, the data output bus is active. If $\overline{\mathrm{OE}}$ is HIGH , the output data bus will be in a high-impedance state. |
| $\overline{\text { LD }}$ | Load | 1 | When $\overline{L D}$ is LOW, data on the inputs D0-D11 is written to the offset and depth registers on the LOW-to-HIGH transition of the WCLK, when WEN is LOW. When $\overline{\text { LD }}$ is LOW, data on the outputs Q0-Q11 is read from the offset and depth registers on the LOW-toHIGH transition of the RCLK, when $\overline{\text { REN }}$ is LOW. |
| $\overline{\mathrm{F}}$ | First Load | 1 | In the single device or width expansion configuration, $\overline{\mathrm{FL}}$ is grounded. In the depth expansion configuration, $\overline{\mathrm{FL}}$ is grounded on the first device (first load device) and set to HIGH for all other devices in the daisy chain. |
| $\overline{\mathrm{W}}$ I | Write Expansion Input | 1 | In the single device or width expansion configuration, $\bar{W} X \bar{I}$ is grounded. In the depth expansion configuration, $\bar{W} \bar{I}$ is connected to $\bar{W} X O$ (Write Expansion Out) of the previous device. |
| $\overline{\mathrm{RXI}}$ | Read Expansion Input | I | In the single device or width expansion configuration, RXI is grounded. In the depth expansion configuration, $\overline{\mathrm{RXI}}$ is connected to $\overline{\mathrm{RXO}}$ (Read Expansion Out) of the previous device. |
| $\overline{\mathrm{EF}}$ | Empty Flag | 0 | When $\overline{\mathrm{EF}}$ is LOW, the FIFO is empty and further data reads from the output are inhibited. When $\overline{E F}$ is HIGH, the FIFO is not empty. $\overline{E F}$ is synchronized to RCLK. |
| $\overline{\text { PAE }}$ | Programmable Almost-Empty Flag | 0 | When $\overline{\text { PAE }}$ is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is 31 from empty for 72205LB, 63 from empty for 72215LB, and 127 from empty for 72225LB/72235LB/72245LB. |
| $\overline{\text { PAF }}$ | Programmable | 0 | When $\overline{\mathrm{PAF}}$ is LOW, the FIFO is almost full based on the offset programmed into the FIFO The default offset at reset is 31 from full for 72205LB, 63 from full for 72215LB, and 127 from full for 72225LB/72235LB/72245LB. |
| $\overline{\mathrm{FF}}$ | Full Flag | 0 | When $\overline{F F}$ is LOW, the FIFO is full and further data writes into the input are inhibited. When $\overline{\text { FF }}$ is HIGH, the FIFO is not full. $\overline{\mathrm{FF}}$ is synchronized to WCLK. |
| $\overline{\mathrm{W} X \mathrm{O}} / \mathrm{HF}$ | Write Expansion Out/Half-Full Flag | 0 | In the single device or width expansion configuration, the device is more than half full when $\overline{H F}$ is LOW. In the depth expansion configuration, a pulse is sent from $\overline{W X O}$ to $\overline{\mathrm{WXI}}$ of the next device when the last location in the FIFO is written. |
| $\overline{\mathrm{RXO}}$ | Read Expansion Out | 0 | In the depth expansion configuration, a pulse is sent from $\overline{\mathrm{RXO}}$ to $\overline{\mathrm{RXI}}$ of the next device when the last location in the FIFO is read. |
| Q0-Q17 | Data Outputs | 0 | Data outputs for a 18-bit bus. |
| VCC | Power |  | Eight +5 V power supply pins for the PLCC and PGA, five pins for the TQFP. |
| GND | Ground |  | Eight ground pins for the PLCC and PGA, seven pins for the TQFP. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Mlilitary | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under <br> Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | 50 | mA |
| NOTE: |  |  | 2766 |  |

NOTE:
2766 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above thoseindicated in the operational sections of this specification is not implied. Exposure to absolute maimum rating conditions for extended

RECOMMENDED DC
OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCcM | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| Vccc | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| VIH | Input High Voltage <br> Military | 2.2 | - | - | V |
| $\mathrm{V}^{(1)}$ | Input Low Voltage <br> Commercial \& Military | - | - | 0.8 | V |

NOTE:
2766 tbl 03

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS
(Commercial: Vcc $=5 \mathrm{~V} \pm 10 \%$, $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72205LB IDT72215LB IDT72225LB IDT72235LB IDT72245LB Commercial$\text { tclk }=15,20,25,35,50 \mathrm{~ns}$ |  |  | IDT72205LB <br> IDT72215LB <br> IDT72225LB <br> IDT72235LB <br> IDT72245LB Military $\text { tClK }=25,35,50 \mathrm{~ns}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $1 \mathrm{LI}^{(1)}$ | Input Leakage Current (any input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic " 1 " Voltage, $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| VOL | Output Logic "0" Voltage, IOL $=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{IcCa}^{(3)}$ | Active Power Supply Current | - | - | 200 | - | - | 250 | mA |
| Icc2 ${ }^{(3)}$ | Average Standby Current (All Input $=\mathrm{VCC}-0.2 \mathrm{~V}$, except RCLK and WCLK which are free-running) | - | - | 70 | - | - | 85 | mA |

## NOTES:

1. Measurements with $0.4 \leq \operatorname{Vin} \leq \operatorname{Vcc}$.
2. $\overline{O E} \geq \mathrm{VIH}, 0.4 \leq$ VOUT $\leq$ Vcc.
3. Tested at $\mathrm{f}=20 \mathrm{MHz}$ with outputs open.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{CIN}^{(2)}$ | Input <br> Capacitance | $\mathrm{VIN}=\mathrm{OV}$ | 10 | pF |
| CouT $^{(1,2)}$ | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 10 | pF |

NOTES:
2766 tb 05

1. With output deselected, $(\overline{\mathrm{OE}}=\mathrm{HIGH})$.
2. Characterized values, not currently tested.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  |  |  | Commercial and Military |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { 72205LB15 } \\ & \text { 72215LB15 } \\ & \text { 72225LB15 } \\ & \text { 72235LB15 } \\ & \text { 72245LB15 } \end{aligned}$ |  | $\begin{aligned} & \text { 72205LB20 } \\ & \text { 72215LB20 } \\ & \text { 72225LB20 } \\ & \text { 72235LB20 } \\ & \text { 72245LB20 } \end{aligned}$ |  | $\begin{aligned} & \text { 72205LB25 } \\ & \text { 72215LB25 } \\ & \text { 72225LB25 } \\ & \text { 72235LB25 } \\ & \text { 72245LB25 } \end{aligned}$ |  | 72205LB35 <br> 72215LB35 <br> 72225LB35 <br> 72235LB35 <br> 72245LB35 |  | $\begin{aligned} & \text { 72205LB50 } \\ & \text { 72215LB50 } \\ & \text { 72225LB50 } \\ & \text { 72235LB50 } \\ & \text { 72245LB50 } \end{aligned}$ |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fS | Clock Cycle Frequency | - | 66.7 | - | 50 | - | 40 | - | 28.6 | - | 20 | MHz |
| tA | Data Access Time | 2 | 10 | 2 | 12 | 3 | 15 | 3 | 20 | 3 | 25 | ns |
| tCLK | Clock Cycle Time | 15 | - | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| tCLKH | Clock HIGH Time | 6.5 | - | 8 | - | 10 | - | 14 | - | 20 | - | ns |
| tCLKL | Clock LOW Time | 6.5 | - | 8 | - | 10 | - | 14 | - | 20 | - | ns |
| tDS | Data Set-up Time | 4 | - | 5 | - | 6 | - | 7 | - | 10 | - | ns |
| tDH | Data Hold Time | 1 | - | 1 | - | 1 | - | 2 | - | 2 | - | ns |
| tENS | Enable Set-up Time | 4 | - | 5 | - | 6 | - | 7 | - | 10 | - | ns |
| teNH | Enable Hold Time | 1 | - | 1 | - | 1 | - | 2 | - | 2 | - | ns |
| tRS | Reset Pulse Width ${ }^{(1)}$ | 15 | - | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| tRSS | Reset Set-up Time | 10 | - | 12 | - | 15 | - | 20 | - | 30 | - | ns |
| tRSR | Reset Recovery Time | 10 | - | 12 | - | 15 | - | 20 | - | 30 | - | ns |
| tRSF | Reset to Flag and Output Time | - | 35 | - | 35 | - | 40 | - | 45 | - | 50 | ns |
| tOLZ | Output Enable to Output in Low-Z ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| toE | Output Enable to Output Valid | - | 8 | - | 9 | - | 12 | - | 15 | - | 20 | ns |
| tOHz | Output Enable to Output in High-Z ${ }^{(2)}$ | 1 | 8 | 1 | 9 | 1 | 12 | 1 | 15 | 1 | 20 | ns |
| tWFF | Write Clock to Full Flag | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tREF | Read Clock to Empty Flag | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tPAF | Clock to Programmable Almost-Full Flag | - | 28 | - | 30 | - | 35 | - | 40 | - | 40 | ns |
| tPAE | Clock to Programmable Almost-Empty Flag | - | 28 | - | 30 | - | 35 | - | 40 | - | 40 | ns |
| thF | Clock to Half-Full Flag | - | 28 | - | 30 | - | 35 | - | 40 | - | 40 | ns |
| tXO | Clock to Expansion Out | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tXI | Expansion In Pulse Width | 6.5 | - | 8 | - | 10 | - | 14 | - | 20 | - | ns |
| tXIS | Expansion In Set-Up Time | 5 | - | 8 | - | 10 | - | 15 | - | 20 | - | ns |
| tSKEW1 | Skew time between Read Clock \& Write Clock for Full Flag | 10 | - | 14 | - | 16 | - | 18 | - | 20 | - | ns |
| tSKEW2 | Skew time between Read Clock \& Write Clock for Empty Flag | 10 | - | 14 | - | 16 | - | 18 | - | 20 | - | ns |

NOTES:


Figure 1. Output Load

* includes jig and scope capacitances.


## SIGNAL DESCRIPTIONS:

## INPUTS:

## DATA IN (D0 - D17)

Data inputs for 18 -bit wide data.

## CONTROLS:

## RESET ( $\overline{\operatorname{RS}}$ )

Reset is accomplished whenever the Reset $(\overline{\mathrm{RS}})$ input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag ( $\overline{F F}$ ), Half-Full Flag $(\overline{\mathrm{HF}})$, and Programmable AlmostFull Flag ( $\overline{\text { PAF }}$ ) will be reset to HIGH after trisf. The Empty Flag (EF) and Programmable Almost-Empty Flag (PAE) will be reset to LOW after tRSF. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

## WRITE CLOCK (WCLK)

A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data set-up and hold times must be met with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

## WRITE ENABLE ( $\overline{W E N}$ )

When Write Enable ( $\overline{\mathrm{WEN}}$ ) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

When $\overline{\text { WEN }}$ is HIGH, the input register holds the previous data and no new data is loaded into the FIFO.

To prevent data overflow, the Full Flag (所) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the $\overline{F F}$ will go HIGH after twFF allowing a write to begin. WEN is ignored when the FIFO is full.

## READ CLOCK (RCLK)

Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK), when Output Enable (OE) is set LOW.

The write and read clocks can be asynchronous or coincident.

## READ ENABLE ( $\overline{\mathrm{REN}}$ )

When Read Enable ( $\overline{\operatorname{REN}}$ ) is LOW, data is loaded into the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When $\overline{\text { REN }}$ is HIGH, the output register holds the previous data and no new data is loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, inhibiting further read operations. Once
a write is performed, the $\overline{E F}$ will go HIGH after tREF and a read can begin. $\overline{\text { REN }}$ is ignored when the FIFO is empty.

## OUTPUT ENABLE ( $\overline{O E}$ )

When Output Enable ( $\overline{O E}$ ) is enabled (LOW), the parallel output buffers receive data from the output register. When $\overline{O E}$ is disabled (HIGH), the Q output data bus is in a highimpedance state.

## LOAD ( $\overline{\mathrm{LD}}$ )

The IDT72205LB/72215LB/72225LB/72235LB/72245LB devices contain two 12-bit offset registers with data on the inputs, or read on the outputs. When the Load ( $\overline{\mathrm{LD}})$ pin is set LOW and WEN is set LOW, data on the inputs D0-D11 is written into the Empty offset register on the first LOW-to-HIGH transition of the write clock (WCLK). When the $\overline{L D}$ pin and ( $\overline{\mathrm{WEN}}$ ) are held LOW then data is written into the Full offset register on the second LOW-to-HIGH transition of the write clock (WCLK). The third transition of the write clock (WCLK) again writes to the Empty offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the $\overline{\mathrm{LD}}$ pin HIGH, the FIFO is returned to normal read/write operation. When the LD pin is set LOW, and WEN is LOW, the next offset register in sequence is written.

When the $\overline{\text { LD }}$ pin is LOW and WEN is HIGH, the WCLK input is disabled; then a signal at this input can neither increment the write offset register pointer, nor execute a write.

The contents of the offset registers can be read on the output lines when the $\overline{L D}$ pin is set LOW and $\overline{R E N}$ is set LOW; then, data can be read on the LOW-to-HIGH transition of the read clock (RCLK). The act of reading the control registers employs a dedicated read offset register pointer. (The read and write pointers operate independently).

A read and a write should not be performed simultaneously to the offset registers.

| LD | WEN | WCLK $^{(1)}$ | Selection |
| :---: | :---: | :---: | :--- |
| 0 | 0 |  | Writing to offset registers: <br> Empty Offset <br> Full Offset |
| 0 | 1 | - | No Operation |
| 1 | 0 | - | Write Into FIFO |
| 1 | 1 | $\boxed{ }$ | No Operation |

NOTE:
2766 tbl 08

1. The same selection sequence applies to reading from the registers. $\overline{\operatorname{CEN}}$ is enabled and read is performed on the LOW-to-HIGH transition of RCLK.

Figure 2. Write Offset Register

## First Load（FL）

First Load（FL）is grounded to indicate operation in the Single Device or Width Expansion mode．In the Depth Expan－ sion configuration，$\overline{\mathrm{FL}}$ is grounded to indicate it is the first device loaded and is set to HIGH for all other devices in the daisy chain．（See Operating Configurations for further de－ tails．）

## WRITE EXPANSION INPUT（즉）

This is a dual purpose pin．Write Expansion In $(\overline{\mathrm{WXI}})$ is grounded to indicate operation in the Single Device or Width Expansion mode．$\overline{\mathrm{WXI}}$ is connected to Write Expansion Out （WXO）of the previous device in the Depth Expansion or Daisy Chain mode．

## READ EXPANSION INPUT（RXI）

This is a dual purpose pin．Read Expansion $\ln (\overline{\mathrm{RXI}})$ is grounded to indicate operation in the Single Device or Width Expansion mode．$\overline{\mathrm{RXI}}$ is connected to Read Expansion Out （ $\overline{\mathrm{RXO}}$ ）of the previous device in the Depth Expansion or Daisy Chain mode．

## OUTPUTS：

## FULL FLAG（戻）

The Full Flag（扉）will go LOW，inhibiting further write operation，indicating that the device is full．If no reads are performed after Reset（RS），the Full Flag（厤）will go LOW after 256 writes for the IDT72205LB， 512 writes for the IDT72215LB， 1024 writes for the IDT72225LB， 2048 writes for the IDT72235LB and 4096 writes for the IDT72245LB．

The Full Flag（ $\overline{\mathrm{FF}}$ ）is updated on the LOW－to－HIGH transi－ tion of the write clock（WCLK）．

## EMPTY FLAG（EF）

The Empty Flag（ $\overline{\mathrm{EF}}$ ）will go LOW，inhibiting further read operations，when the read pointer is equal to the write pointer， indicating the device is empty．

The EF is updated on the LOW－to－HIGH transition the read clock（RCLK）．


NOTE：
2766 drw 06
1．Any bits of the offset register not being programmed should be set to zero．

Figure 3．Offset Register Location and Default Values

## TABLE I－STATUS FLAGS

| Number of Words in FIFO |  |  |  |  | $\overline{\text { FF }}$ | $\overline{\text { PAF }}$ | $\overline{\text { HF }}$ | $\overline{\text { PAE }}$ | EF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 72205 | 72215 | 72225 | 72235 | 72245 |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | H | H | H | L | L |
| 1 to $\mathrm{n}^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | H | H | H | L | H |
| $(\mathrm{n}+1)$ to 128 | $(\mathrm{n}+1)$ to 256 | $(\mathrm{n}+1)$ to 512 | $(\mathrm{n}+1)$ to 1024 | $(\mathrm{n}+1)$ to 2048 | H | H | H | H | H |
| 129 to（256－（m＋1）） | 257 to（512－（m＋1）） | 513 to（1024－（m＋1）） | 1025 to（2048－（m＋1）） | 2049 to（4096－（m＋1）） | H | H | L | H | H |
| （256－m）${ }^{(2)}$ to 255 | $(512-m)^{(2)}$ to 511 | （1024－m）${ }^{(2)}$ to 1023 | （2048－m）${ }^{(2)}$ to 2047 | $(4096-m)^{(2)}$ to 4095 | H | L | L | H | H |
| 256 | 512 | 1024 | 2048 | 4096 | L | L | L | H | H |

## NOTES：

1．$n=$ Empty Offset（Default Values ： $72205 n=31,72215 n=63,72225 / 72235 / 72245 n=127$ ）
2．$m=$ Full Offset（Default Values ： $72205 n=31,72215 n=63,72225 / 72235 / 72245 n=127$ ）

## PROGRAMMABLE ALMOST－FULL FLAG（PAF）

The Programmable Almost－Full Flag（ $\overline{\text { PAF }}$ ）will go LOW when FIFO reaches the Almost－Full condition．If no reads are performed after Reset（ $\overline{\mathrm{RS}}$ ），the $\overline{\text { PAF }}$ will go LOW after（256－ m ）writes for the IDT72205LB，（ $512-\mathrm{m}$ ）writes for the IDT72215LB，（1024－m）writes for the IDT72225LB，（2048－m） writes for the IDT72235LB and（4096－m）writes for the IDT72245LB．The offset＂$m$＂is defined in the FULL offset register．

If there is no Full offset specified，the $\overline{\text { PAF }}$ will be LOW when the device is 31 away from completely full for 72205LB， 63 away from completely full for 72215 LB ，and 127 away from completely full for 72225LB／72235LB／72245LB．

The PAF is asserted LOW on the LOW－to－HIGH transition of the write clock（WCLK）．$\overline{\text { PAF }}$ is reset to HIGH on the LOW－ to－HIGH transition of the read clock（RCLK）．Thus PAF is asychronous．

## PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)

The Programmable Almost-Empty Flag ( $\overline{\text { PAE }}$ ) will go LOW when the read pointer is " $\mathrm{n}+1$ " locations less than the write pointer. The offset " $n$ " is defined in the EMPTY offset register.

If there is no Empty offset specified, the Programmable Almost Empty Flag ( $\overline{\text { PAE }}$ ) will be LOW when the device is 31 away from completely empty for 72205LB, 63 away from completely empty for 72215 LB , and 127 away from completely empty for 72225LB/72235LB/72245LB.

The $\overline{\text { PAE }}$ is asserted LOW on the LOW-to-HIGH transition of the read clock (RCLK). $\overline{\text { PAE }}$ is reset to HIGH on the LOW-to-HIGH transition of the write clock (WCLK). Thus PAF is asychronous.

## WRITE EXPANSION OUT/HALF-FULL FLAG ( $\overline{W X O} / \overline{H F}$ )

This is a dual-purpose output. In the Single Device and Width Expansion mode, when Write Expansion In (WXI) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the LOW-to-HIGH transition of the next write cycle, the Half-Full Flag goes LOW
and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Hall-Full Flag ( $\overline{\mathrm{HF})}$ is then reset to HIGH by the LOW-to-HIGH transition of the read clock (RCLK). The $\overline{\mathrm{HF}}$ is asychronous.

In the Depth Expansion or Daisy Chain mode, $\overline{\text { WXI }}$ is connected to $\overline{\mathrm{XXO}}$ of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device writes to the last location of memory.

## READ EXPANSION OUT ( $\overline{\mathrm{RXO}}$ )

Inthe Depth Expansion or Daisy Chain configuration, Read Expansion In ( $\overline{\mathrm{RXI}})$ is connected to Read Expansion Out ( $\overline{\mathrm{RXO}}$ ) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device reads from the last location of memory.

## DATA OUTPUTS (Q0-Q17)

Q0-Q17 are data outputs for 18 -bit wide data.


## NOTES:

1. After reset, the outputs will be LOW if $\overline{O E}=0$ and tri-state if $\overline{O E}=1$.
2. The clocks (RCLK, WCLK) can be free-running during reset.

Figure 5. Reset Timing ${ }^{(2)}$

$\overline{\text { REN }}$


2766 drw 08

## NOTE:

1. TSKEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that $\overline{F F}$ will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskEw, then FFmay not change state until the next WCLK edge.

Figure 6. Write Cycle Timing


2766 drw 09
NOTE:

1. tskEw is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that $\overline{E F}$ will go HIGH during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tsKEW2, then EF may not change state until the next RCLK edge.

Figure 7. Read Cycle Timing


NOTES:

1. When tskew2 $\geq$ minimum specification, tFRL (maximum) $=$ tCLK + tSKEW2. When tskew2 $<$ minimum specification, tfRL (maximum) $=$ either 2 *tcLK + tskew2 or tCLK + tskewz. The Latency Timing applies only at the Empty Boundary ( $\overline{E F}=$ LOW).
2. The first word is available the cycle after $\overline{\mathrm{EF}}$ goes HIGH, always.

Figure 8. First Data Word Latency after Reset with Simultaneous Read and Write


Figure 9. Full Flag Timing

## NOTE:

1. tSKEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that $\overrightarrow{F F}$ will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tsKEW1, then FF may not change state until the next WCLK edge.


Figure 10. Empty Flag Timing
NOTE:

1. WhentSKEW2 $\geq$ minimum specification, tFRL (maximum) $=$ tCLK + tSKEW2. When tSKEW2 $<$ minimum specification, tFRL (maximum) $=$ either 2 * tCLK + tSKEW2. ortcLK + tskewz. The Latency Timing apply only at the Empty Boundary ( $\overline{\mathrm{EF}}=\mathrm{LOW}$ ).


Figure 11. Write Programmable Registers


2766 drw 14

Figure 12. Read Programmable Registers


NOTE:

1. PAE is offset $=\mathrm{n}$. Number of data words written into FIFO already $=\mathrm{n}$.

Figure 13. Programmable Almost Empty Flag Timing


## NOTES:

1. PAF offset $=m$. Number of data words written into FIFO already $=256-m+1$ for the IDT72205B, $512-m+1$ for the IDT72215B, $1024-m+1$ for the IDT72225B, 2048-m + 1 for the IDT72235B and 4096-m+1 for the IDT72245B.
2. 256 - m words in IDT72205B, 512 - m words in IDT72215B, 1024 - m words in IDT72225B, 2048-m words in IDT72235B and 4096-m words in IDT72245B.
3. $256-m+1$ words in IDT72205B, $512-m+1$ words in IDT72215B, $1024-m+1$ words in IDT72225B, $2048-m+1$ words in IDT72235B and $4096-m$ +1 words in IDT72245B.

Figure 14. Programmable Almost-Full Flag Timing


Figure 15. Half-Full Flag Timing


NOTE:

1. Write to Last Physical Location.

Figure 16. Write Expansion Out Timing


## NOTE:

1. Read from Last Physical Location.

Figure 17. Read Expansion Out Timing


Figure 18. Write Expansion In Timing


Figure 19. Read Expansion In Timing

## OPERATING CONFIGURATIONS

## SINGLE DEVICE CONFIGURATION

A single IDT72205LB/72215LB/72225LB/72235LB/ 72245 LB may be used when the application requirements are for $256 / 512 / 1024 / 2048 / 4096$ words orless. The IDT72205LB/

72215LB/72225LB/72235LB/72245LB are in a single Device Configuration when the Write Exansion In (WXI), Read Expansion In ( $\overline{\mathrm{RXI}})$, and First Load ( $\overline{\mathrm{FL}})$ control inputs are grounded (Figure 20).


Figure 20. Block Diagram of Single $256 \times 18 / 512 \times 18 / 1024 \times 18 / 2048 \times 18 / 4096 \times 18$ Synchronous FIFO

## WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the Empty Flag and Full Flag. Because of variations in skew between RCLK and WCLK, it is possible for flag assertion and deassertion to vary by one cycle between FIFOs. To avoid
problems the user must create composite flags by ANDing the Empty Flags of every FIFO, and separately ANDing all Full Flags. Figure 21 demonstrates a 36 -word width by using two IDT72205B/72215B/72225B/72235B/72245Bs. Any word width can be attained by adding additional IDT72205B/72215B/ 72225B/72235B/72245Bs. Please see the Application Note AN-83.


NOTE:

1. Do not connect any output control signals directly together.

Figure 21. Block Diagram of $256 \times 36 / 512 \times 36 / 1024 \times 36 / 2048 \times 36 / 4096 \times 36$ Synchronous FIFO Memory Used in a Width Expansion Configuration

## DEPTH EXPANSION CONFIGURATION <br> (WITH PROGRAMMABLE FLAGS)

The IDT72205LB/72215LB/72225LB/72235LB/72245LBcan easily be adapted to applications requiring more than 256/ 512/1024/2048/4096 words of buffering. Figure 22 shows Depth Expansion using three IDT72205LB/72215LB/72225LB/ 72235LB/72245LBs. Maximum depth is limited only by signal loading. Follow these steps:

1. The first device must be designated by grounding the First Load ( $\overline{\mathrm{FL}})$ control input.
2. All other devices must have $\overline{\mathrm{FL}}$ in the HIGH state.
3. The Write Expansion Out ( $\overline{\mathrm{WXO}}$ ) pin of each device must be tied to the Write Expansion In ( $\overline{\mathrm{WXI}})$ pin of the next device. See Figure 24.
4. The Read Expansion Out ( $\overline{\mathrm{RXO}})$ pin of each device must be tied to the Read Expansion In ( $\overline{\mathrm{RXI}})$ pin of the next device. See Figure 24.
5. All Load ( $\overline{\mathrm{LD}})$ pins are tied together.
6. The Half-Full Flag $(\overline{\mathrm{HF}})$ is not available in the Depth Expansion Configuration.
7. $\overline{\mathrm{EF}}, \overline{\mathrm{FF}}, \overline{\mathrm{PAE}}$, and $\overline{\mathrm{PAF}}$ are created with composite flags by ORing together every respective flags for monitoring. The composite $\overline{\mathrm{PAE}}$ and $\overline{\mathrm{PAF}}$ flags are not precise.


Figure 22. Block Diagram of $768 \times 18 / 1536 \times 18 / 3072 \times 18 / 6144 \times 18 / 12288 \times 18$ Synchronous FIFO Memory With Programmable Flags used in Depth Expansion Configuration

## ORDERING INFORMATION


®
CMOS DUAL SyncFIFO ${ }^{\text {TM }}$
DUAL $256 \times 18$, DUAL $512 \times 18$, DUAL $1024 \times 18$

PRELIMINARY
IDT72805LB
IDT72815LB
IDT72825LB
Integrated Device Technology, Inc.

## FEATURES:

- The 72805 is equivalent to two 72205LB $256 \times 18$ FIFOs
- The 72815 is equivalent to two 72215 LB $512 \times 18$ FIFOs
- The 72825 is equivalent to two 72225 LB $1024 \times 18$ FIFOs
- Offers optimal combination of large capacity ( 2 K ), high speed, design flexibility, and small footprint
- Ideal for the following applications:
- Network switching
- Two level prioritization of parallel data
- Bidirectional data transfer
- Busmatching between 18 -bit and 36 -bit data paths
- Width expansion to 36 -bit per package
- Depth expansion to 2048 words per package
- $20 n \mathrm{ne}$ read/write cycle time, 12 ns access time
- Read and write clocks can be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge)
- Programmable almost-empty and almost-full flags
- Empty and Full flags signal FIFO status
- Half-Full flag capability in single device configuration
- Enable puts output data bus in high impedance state
- High-performance submicron CMOS technology
- Available in a 121 -lead, $16 \times 16 \mathrm{~mm}$ plastic Ball Grid Array (BGA)


## DESCRIPTION:

The IDT72805LB/72815LB/72825LB are dual 18-bit-wide synchronous (clocked) first-in, first-out (FIFO) memories. These devices are functionally equivalent to two IDT72205LB/ $72215 \mathrm{LB} / 72225 \mathrm{LB}$ FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, local area networks (LANs), and interprocessor communication.

Each of the two FIFOs contained in the IDT72805LB/ $72815 \mathrm{LB} / 72825 \mathrm{LB}$ has an 18 -bit input data port (D0 - D17) and an 18-bit output data port (Q0-Q17). Each input port is controlled by a free-running Write Clock (WCLK) and a data input Write Enable pin (WEN). Data is written into each array on every rising clock edge of the appropriate Write Clock (WCLK) when its corresponding Write Enable line ( $\overline{\mathrm{WEN}}$ ) is asserted.

The output port of each FIFO bank is controlled by a Read Clock pin (RCLK) and a Read Enable pin (REN). The Read

## FUNCTIONAL BLOCK DIAGRAM



The IDT Iogo is a registered trademark, and SyncFIFO is a trademark of Integrated Device Technology, Inc

## DESCRIPTION (CONTINUED)

Clock can be tied to the Write Clock for single clock operation or the two clock lines can run asynchronously to one another for dual clock operation. An Output Enable pin ( $\overline{\mathrm{OE}}$ ) is provided on the read port of each FIFO for three-state output control.

Each of the two FIFOs has fixed flags, an Empty ( $\overline{\mathrm{EF}}$ ) and a Full ( $\overline{\mathrm{FF}}$ ). Two kinds of programmable flags, an AlmostEmpty ( $\overline{\text { PAE }}$ ) and an Almost-Full ( $\overline{\text { PAF }}$ ), are provided to improve the utilization of each FIFO memory bank. The offset loading of the programmable flags is controlled by a simple

## PIN CONFIGURATION

state machine and is initiated by asserting the load pin ( $\overline{\mathrm{LD}}$ ). A Half-Full flag ( $\overline{\mathrm{HF}}$ ) is available for each FIFO that is implemented as a single device.

The IDT72805LB/72815LB/72825LB are depth expandable using a daisy-chain technique. A set of expansion pins (XI and XO) are provided for each FIFO. In depth expansion configuration, FL is grounded on the first device and sethigh for all other devices in the daisy-chain.

The IDT72805LB/72815LB/72825LB is fabricated using IDT's high speed submicron CMOS technology.

PIN 1


## PIN DESCRIPTION

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { DA0-DA17 } \\ & \text { DB0-DB17 } \end{aligned}$ | Data Inputs | 1 | Data inputs for a 18-bit bus. |
| $\overline{\overline{\mathrm{RSA}}} \overline{\mathrm{RSB}}$ | Reset | 1 | When $\overline{\mathrm{RS}}$ is set LOW, internal read and write pointers are set to the first location of the RAM array, $\overline{\mathrm{FF}}$ and $\overline{\mathrm{PAF}}$ go HIGH, and $\overline{\mathrm{PAE}}$ and $\overline{\mathrm{EF}}$ go LOW. A reset is required before an initial WRITE after power-up. |
| WCLKA WCLKB | Write Clock | 1 | When WEN is LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full. |
| $\begin{aligned} & \overline{\text { WENA }} \\ & \overline{\text { WENB }} \end{aligned}$ | Write Enable | 1 | When WEN is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. When WEN is HIGH, the FIFO holds the previous data. Data will not be written into the FIFO if the $\overline{F F}$ is LOW. |
| RCLKA RCLKB | Read Clock | 1 | When $\overline{\text { REN }}$ is LOW, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the FIFO is not empty. |
| $\frac{\overline{\mathrm{RENA}}}{\mathrm{RENB}}$ | Read Enable | 1 | When $\overline{\text { REN }}$ is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. When $\overline{\text { REN }}$ is HIGH, the output register holds the previous data. Data will not be read from the FIFO if the EF is LOW. |
| $\overline{\overline{\mathrm{OEA}}}$ | Output Enable | 1 | When $\overline{\mathrm{OE}}$ is LOW, the data output bus is active. If $\overline{\mathrm{OE}}$ is HIGH, the output data bus will be in a high-impedance state. |
| $\overline{\overline{\mathrm{LDA}}}$ | Load | 1 | When $\overline{L D}$ is LOW, data on the inputs DO-D9 is written to the offset and depth registers on the LOW-to-HIGH transition of the WCLK, when WEN is LOW. When $\overline{L D}$ is LOW, data on the outputs Q0-Q9 is read from the offset and depth registers on the LOW-toHIGH transition of the RCLK, when REN is LOW. |
| $\frac{\overline{F L A}}{\overline{F L B}}$ | First Load | 1 | In the single device or width expansion configuration, $\overline{\mathrm{FL}}$ is grounded. $\ln$ the depth expansion configuration, $\overline{\mathrm{FL}}$ is grounded on the first device (first load device) and set to HIGH for all other devices in the daisy chain. |
| $\begin{aligned} & \overline{\overline{W X I A}} \\ & \overline{W X I B} \end{aligned}$ | Write Expansion Input | 1 | In the single device or width expansion configuration, $\overline{\mathrm{WXI}}$ is grounded. In the depth expansion configuration, $\overline{\mathrm{WXI}}$ is connected to $\overline{\mathrm{WXO}}$ (Write Expansion Out) of the previous device. |
| $\overline{\overline{\mathrm{RXIA}}} \overline{\overline{\mathrm{RXIB}}}$ | Read Expansion Input | 1 | In the single device or width expansion configuration, RXI is grounded. In the depth expansion configuration, $\overline{\mathrm{RXI}}$ is connected to $\overline{\mathrm{RXO}}$ (Read Expansion Out) of the previous device. |
| EFA | Empty Flag | 0 | When $\overline{E F}$ is LOW, the FIFO is empty and further data reads from the output are inhibited. When $\overline{\mathrm{EF}}$ is HIGH, the FIFO is not empty. $\overline{\mathrm{EF}}$ is synchronized to RCLK. |
| $\overline{\overline{\mathrm{PAEA}}} \overline{\mathrm{PAEB}}$ | Programmable Almost-Empty Flag | 0 | When $\overline{\text { PAE }}$ is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is 31 from empty for $72805 \mathrm{LB}, 63$ from empty for 72815LB, and 127 from empty for 72825LB. |
| $\overline{\overline{P A F A}}$ | Programmable | 0 | When $\overline{\text { PAF }}$ is LOW, the FIFO is almost full based on the offset programmed into the FIFO. The default offset at reset is 31 from full for 72805LB, 63 from full for 72815LB, and 127 from full for 72825LB. |
| $\begin{aligned} & \overline{\mathrm{FFA}} \\ & \overline{\mathrm{FFB}} \end{aligned}$ | Full Flag | 0 | When $\overline{F F}$ is LOW, the FIFO is full and further data writes into the input are inhibited. When $\overline{\mathrm{FF}}$ is HIGH, the FIFO is not full. $\overline{\text { FF }}$ is synchronized to WCLK. |
| $\begin{aligned} & \overline{\mathrm{WXOA}} / \overline{\mathrm{HFA}} \\ & \overline{\mathrm{WXOB}} / \mathrm{HFB} \end{aligned}$ | Write Expansion Out/Half-Full Flag | 0 | In the single device or width expansion configuration, the device is more than half full when $\overline{\mathrm{HF}}$ is LOW. In the depth expansion configuration, a pulse is sent from $\overline{\mathrm{WXO}}$ to $\overline{\mathrm{WXI}}$ of the next device when the last location in the FIFO is written. |
| $\overline{\overline{\mathrm{RXOA}}}$ | Read Expansion Out | 0 | In the depth expansion configuration, a pulse is sent from $\overline{\mathrm{RXO}}$ to $\overline{\mathrm{RXI}}$ of the next device when the last location in the FIFO is read. |
| $\begin{aligned} & \text { QA0-QA17 } \\ & \text { QB0-QB17 } \end{aligned}$ | Data Outputs | 0 | Data outputs for a 18-bit bus. |
| VCC | Power |  | 8 Vcc pins |
| GND | Ground |  | 9 GND pins |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :---: | :--- | :---: | :---: |
| VTERM | Terminal Voltage <br> with respect to GND | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under <br> Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maimum rating conditions for extended periods may affect reliabilty.

RECOMMENDED DC
OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{VIH}^{\prime}$ | Input High Voltage | 2.0 | - | - | V |
| $\mathrm{VIL}^{(1)}$ | Input Low Voltage | - | - | 0.8 | V |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS
(Commercial: Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72805LB <br> IDT72815LB <br> IDT72825LB <br> Commercial $\text { tCLK }=20,25,35 \mathrm{~ns}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max |  |
| $\mathrm{ILI}^{(1)}$ | Input Leakage Current (any input) | -1 | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}^{(2)}$ | Output Leakage Current | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic " 1 " Voltage, $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 | - | - | V |
| Vol | Output Logic "0" Voltage, IOL $=8 \mathrm{~mA}$ | - | - | 0.4 | V |
| ICC1 ${ }^{(3)}$ | Active Power Supply Current | - | - | 250 | mA |
| Icc2 ${ }^{(3)}$ | Average Standby Current (All Input $=\mathrm{Vcc}-0.2 \mathrm{~V}$, except RCLK and WCLK which are free-running) | - | - | 80 | mA |

## NOTES:

1. Measurements with $0.4 \leq \mathrm{V}$ in $\leq \mathrm{Vcc}$.
2. $\overline{\mathrm{OE}} \geq \mathrm{VIH}, 0.4 \leq$ Vout $\leq \mathrm{VCC}$.
3. Tested at $f=20 \mathrm{MHz}$ with outputs unloaded.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{CIN}^{(2)}$ | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 10 | pF |
| CouT $^{(1,2)}$ | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 10 | pF |

## NOTES:

3139 tbl 05

1. With output deselected, $(\overline{\mathrm{OE}}=\mathrm{HIGH})$.
2. Characterized values, not currently tested.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { 72805LB20 } \\ & \text { 72815LB20 } \\ & \text { 72825LB20 } \\ & \hline \end{aligned}$ |  | 72805LB25 72815LB25 72825LB25 |  | 72805LB3572815LB3572825LB35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fS | Clock Cycle Frequency | - | 50 | - | 40 | - | 28.6 | MHz |
| tA | Data Access Time | 2 | 12 | 3 | 15 | 3 | 20 | ns |
| tCLK | Clock Cycle Time | 20 | - | 25 | - | 35 | - | ns |
| tCLKH | Clock HIGH Time | 8 | - | 10 | - | 14 | - | ns |
| tCLKL | Clock LOW Time | 8 | - | 10 | - | 14 | - | ns |
| tDS | Data Set-up Time | 5 | - | 6 | - | 7 | - | ns |
| tDH | Data Hold Time | 1 | - | 1 | - | 2 | - | ns |
| tENS | Enable Set-up Time | 5 | - | 6 | - | 7 | - | ns |
| tenH | Enable Hold Time | 1 | - | 1 | - | 2 | - | ns |
| tRS | Reset Pulse Width ${ }^{(1)}$ | 20 | - | 25 | - | 35 | - | ns |
| tRSS | Reset Set-up Time | 12 | - | 15 | - | 20 | - | ns |
| tRSR | Reset Recovery Time | 12 | - | 15 | - | 20 | - | ns |
| tRSF | Reset to Flag and Output Time | - | 35 | - | 40 | - | 45 | ns |
| tolz | Output Enable to Output in Low-Z ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tOE | Output Enable to Output Valid | - | 9 | - | 12 | - | 15 | ns |
| tohz | Output Enable to Output in High-Z ${ }^{(2)}$ | 1 | 9 | 1 | 12 | 1 | 15 | ns |
| tWFF | Write Clock to Full Flag | - | 12 | - | 15 | - | 20 | ns |
| tREF | Read Clock to Empty Flag | - | 12 | - | 15 | - | 20 | ns |
| tPAF | Clock to Programmable Almost-Full Flag | - | 30 | - | 35 | - | 40 | ns |
| tPAE | Clock to Programmable Almost-Empty Flag | - | 30 | - | 35 | - | 40 | ns |
| thF | Clock to Half-Full Flag | - | 30 | - | 35 | - | 40 | ns |
| tXO | Clock to Expansion Out | - | 12 | - | 15 | - | 20 | ns |
| tXI | Expansion In Pulse Width | 8 | - | 10 | - | 14 | - | ns |
| tXIS | Expansion In Set-Up Time | 8 | - | 10 | - | 15 | - | ns |
| tSKEW1 | Skew time between Read Clock \& Write Clock for Full Flag | 14 | - | 16 | - | 18 | - | ns |
| tSKEW2 | Skew time between Read Clock \& Write Clock for Empty Flag | 14 | - | 16 | - | 18 | - | ns |

## NOTES:

1. Pulse widths less than minimum values are not allowed.
2. Values guaranteed by design, not currently tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |  |
| :--- | :---: | :---: |
| Input Rise/Fall Times | 3 ns |  |
| Input Timing Reference Levels | 1.5 V |  |
| Output Reference Levels | 1.5 V |  |
| Output Load | See Figure 1 |  |
| 3139 |  |  |



3139 dww 05
Figure 1. Output Load

* Includes jig and scope capacitances.


## SIGNAL DESCRIPTIONS:

## INPUTS:

DATA IN (DA0 - DA17, DB0 - DB17)
Data inputs for 18 -bit wide data.

## CONTROLS:

## RESET ( $\overline{\mathrm{RSA}}, \overline{\mathrm{RSB}}$ )

Reset is accomplished whenever the Reset ( $\overline{\mathrm{RSA}}, \overline{\mathrm{RSB}}$ ) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag ( $\overline{\mathrm{FFA}}, \overrightarrow{F F B}$ ), Half-Full Flag ( $\overline{\mathrm{FFA}}, \overline{\mathrm{HFB}}$ ), and Programmable Almost-Full Flag ( $\overline{\mathrm{PAFA}}, \overline{\mathrm{PAFB}})$ will be reset to HIGH after trsf. The Empty Flag (EFA, EFB) and Programmable Almost-Empty Flag ( $\overline{\mathrm{PAEA}, ~ \overline{P A E B}}$ ) will be reset to LOW after tRSF. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

## WRITE CLOCK (WCLKA, WCLKB)

A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLKA, WCLKB). Data set-up and hold times must be met with respect to the LOW-to-HIGH transition of WCLK.

The write and read clocks can be asynchronous or coincident.

## WRITE ENABLE ( $\overline{\text { WENA, }} \overline{\text { WENB }})$

When Write Enable ( $\overline{\text { WENA }}, \overline{\text { WENB }}$ ) is LOW, data can be loaded into the input register and RAM array on the LOW-toHIGH transition of every WCLK. Data is stored in the RAM array sequentially and independently of any on-going read operation.

When WEN is HIGH, the input register holds the previous data and no new data is loaded into the FIFO.

To prevent data overflow, $\overline{F F}$ will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the $\overline{F F}$ will go HIGH after twFF allowing a write to begin. WEN is ignored when the FIFO is full.

## READ CLOCK (RCLKA, RCLKB)

Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLKA, RCLKB), when the Output Enable ( $\overline{\mathrm{OEA}}, \overline{\mathrm{OEB}}$ ) is set LOW.

The write and read clocks can be asynchronous or coincident.
READ ENABLE ( $\overline{R E N A}, \overline{R E N B}$ )
When Read Enable ( $\overline{\operatorname{RENA},} \overline{\mathrm{RENB}}$ ) is LOW, data is loaded into the RAM array to the output register on the LOW-to-HIGH transition of the RCLK.

When $\overline{\text { REN }}$ is HIGH, the output register holds the previous data and no new data is loaded into the register.

When all the data has been read from the FIFO, EF will go LOW, inhibiting further read operations. Once a write is
performed, the $\overline{\mathrm{EF}}$ will go HIGH after tREF and a read can begin. $\overline{\text { REN }}$ is ignored when the FIFO is empty.

## OUTPUT ENABLE ( $\overline{O E A}, \overline{O E B})$

When Output Enable ( $\overline{\mathrm{OEA}}, \overline{\mathrm{OEB}}$ ) is enabled (LOW), the parallel output buffers receive data from the output register. When $\overline{O E}$ is disabled (HIGH), the Q output data bus is in a high-impedance state.

## LOAD ( $\overline{\mathrm{LDA}}, \overline{\mathrm{LDB}})$

The IDT72805LB/72815LB/72825LB devices contain two 10-bit offset registers with data on the inputs, or read on the outputs. When the Load ( $\overline{\mathrm{LDA}}, \overline{\mathrm{LDB}}$ ) pin is set LOW and $\overline{\text { WEN }}$ is set LOW, data on the inputs DO-D19 is written into the Empty offset register on the first LOW-to-HIGH transition of WCLK. When $\overline{\mathrm{LD}}$ and $\overline{\mathrm{WEN}}$ are held LOW then data is written into the Full offset register on the second LOW-to-HIGH transition of WCLK. The third transition of WCLK again writes to the Empty offset register.

However, writing all offset registers does not have to occur at one time. One or two offse registers can be written and then by bringing $\overline{\mathrm{LD}}$ HIGH, the FIFO is returned to normal read/ write operation. When $\overline{L D}$ is set LOW, and $\overline{W E N}$ is LOW, the next offset register in sequence is written.
When $\overline{L D}$ is LOW and WEN is HIGH, the WCLK input is disabled; then a signal at this input can neither increment the write offset register pointer, nor execute a write.

The contents of the offset registers can be read on the output lines when $\overline{\mathrm{LD}}$ is set LOW and $\overline{\text { REN }}$ is set LOW; then, data can be read on the LOW-to-HIGH transition of RCLK. The act of reading the control registers employs a dedicated read offset register pointer. (The read and write pointers operate independently).

A read and a write should not be performed simultaneously to the offset registers.

| $\overline{\overline{L D A}}$ | $\begin{aligned} & \text { WENA } \\ & \text { WENB } \end{aligned}$ | $\begin{aligned} & \overline{W C L K A}^{(1)} \\ & \overline{W C L K B}^{(1)} \end{aligned}$ | Selection |
| :---: | :---: | :---: | :---: |
| 0 | 0 |  | Writing to offset registers: <br> Empty Offset <br> Full Offset |
| 0 | 1 |  | No Operation |
| 1 | 0 |  | Write Into FIFO |
| 1 | 1 | $\uparrow$ | No Operation |

NOTE:
3139 tbl 08

1. The same selection sequence applies to reading from the registers. $\overline{R E N}$ is enabled and read is performed on the LOW-to-HIGH transition of RCLK.

Figure 2. Write Offset Register

## FIRST LOAD ( $\overline{\mathrm{FLA}}, \overline{\mathrm{FLB}})$

First Load ( $\overline{\mathrm{FLA}}, \overline{\mathrm{FLB}}$ ) is grounded to indicate operation in the Single Device or Width Expansion mode. In the Depth Expansion configuration, $\overline{\mathrm{FL}}$ is grounded to indicate it is the first deBvice loaded and is set to HIGH for all other devices in the daisy chain. (See Operating Configurations for further details.)

## WRITE EXPANSION INPUT ( $\overline{\text { WXIA }}, \overline{W X I B}$ )

This is a dual purpose pin. Write Expansion In ( $\overline{\text { WIIA }}$, $\overline{\mathrm{WXIB}}$ ) is grounded to indicate operation in the Single Device or Width Expansion mode. $\overline{\mathrm{WXI}}$ is connected to Write Expansion Out ( $\overline{\mathrm{WXOA}}, \overline{\mathrm{WXOB}}$ ) of the previous device in the Depth Expansion or Daisy Chain mode.

## READ EXPANSION INPUT ( $\overline{\text { RXIA }}, \overline{\text { RXIB }}$ )

This is a dual purpose pin. Read Expansion in ( $\overline{\mathrm{RXIA}}, \overline{\mathrm{RXIB}})$ is grounded to indicate operation in the Single Device or Width Expansion mode. $\overline{\mathrm{RXI}}$ is connected to Read Expansion Out ( $\overline{\mathrm{RXOA}}, \overline{\mathrm{RXOB}}$ ) of the previous device in the Depth Expansion or Daisy Chain mode.

## OUTPUTS:

FULL FLAG ( $\overline{F F A}, \overline{F F B})$
The Full Flag ( $\overline{\mathrm{FFA}}, \overline{\mathrm{FFB}}$ ) will go LOW, inhibiting further write operation, indicating that the device is full. If no reads are performed after $\overline{\mathrm{RS}}, \overline{\mathrm{FF}}$ will go LOW after 256 writes for the IDT72805LB, 512 writes for the IDT72815LB, 1024 writes for the IDT72825LB.
$\overline{F F}$ is updated on the LOW-to-HIGH transition of WCLK.

## EMPTY FLAG ( $\overline{E F A}, \overline{E F B})$

The Empty Flag ( $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}$ ) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The EF is updated on the LOW-to-HIGH transition of RCLK.


NOTE:

1. Any bits of the offset register not being programmed should be set to zero.

Figure 3. Offset Register Location and Default Values

TABLEI-STATUS FLAGS

| Number of Words in FIFO |  |  | FFA | $\overline{\text { PAFA }}$ | $\overline{\mathrm{HFA}}$ | $\overline{\text { PAEA }}$ | EFA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 72805 | 72815 | 72825 | $\overline{\mathrm{FFB}}$ | $\overline{\text { PAFB }}$ | $\overline{\mathrm{HFB}}$ | $\overline{\text { PAEB }}$ | $\overline{\text { EFB }}$ |
| 0 | 0 | 0 | H | H | H | L | L |
| 1 to $\mathrm{n}^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | H | H | H | L | H |
| $(\mathrm{n}+1)$ to 128 | $(\mathrm{n}+1)$ to 256 | $(\mathrm{n}+1)$ to 512 | H | H | H | H | H |
| 129 to (256-(m+1)) | 257 to (512-(m+1)) | 513 to (1024-(m+1)) | H | H | L | H | H |
| $(256-\mathrm{m})^{(2)}$ to 255 | $(512-m)^{(2)}$ to 511 | $(1024-m)^{(2)}$ to 1023 | H | L | L | H | H |
| 256 | 512 | 1024 | L | L | L | H | H |

## NOTES:

1. $n=$ Empty Offset (Default Values: $72805 n=31,72815 n=63,72825 n=127$ )
2. $m=$ Full Offset (Default Values : 72805 $n=31,72815 n=63,722825 n=127$ )

## PROGRAMMABLE ALMOST-FULL FLAG ( $\overline{\text { PAFA }}, \overline{\text { PAFB }}$ )

The Programmable Almost-Full Flag ( $\overline{\mathrm{PAFA}}, \overline{\mathrm{PAFB}}$ ) will go LOW when FIFO reaches the Almost-Full condition. If no reads are performed after $\overline{\mathrm{RS}}$, the $\overline{\mathrm{PAF}}$ will go LOW after (256$\mathrm{m})$ writes for the IDT72805LB, ( $512-\mathrm{m}$ ) writes for the IDT72815LB, (1024-m) writes for the IDT72825LB. The offset " $m$ " is defined in the FULL offset register.

If there is no Full offset specified, the $\overline{\text { PAF }}$ will be LOW when the device is 31 away from completely full for $72805 \mathrm{LB}, 63$ away from completely full for 72815 LB , and 127 away from completely full for 72825LB.

The PAF is asserted LOW on the LOW-to-HIGH transition of the WCLK. PAF is reset to HIGH on the LOW-to-HIGH transition of RCLK. Thus $\overline{\mathrm{PAF}}$ is asychronous.

## PROGRAMMABLE ALMOST-EMPTY FLAG ( $\overline{\text { PAEA }}$, PAEB)

The Programmable Almost-Empty Flag ( $\overline{\mathrm{PAEA}}, \overline{\mathrm{PAEB}})$ will go LOW when the read pointer is " $n$ " locations less than the write pointer. The offset " n " is defined in the EMPTY offset register.

If there is no Empty offset specified, $\overline{P A E}$ will be LOW when the device is 31 away from completely empty for $72805 \mathrm{LB}, 63$ away from completely empty for 72815 LB , and 127 away from completely empty for 72825LB.

The $\overline{\mathrm{PAE}}$ is asserted LOW on the LOW-to-HIGH transition of RCLK. $\overline{\text { PAE }}$ is reset to HIGH on the LOW-to-HIGH transition of WCLK. Thus $\overline{\text { PAF }}$ is asychronous.

## WRITE EXPANSION OUT/HALF-FULL FLAG ( $\overline{\mathrm{WXOA}} / \overline{\mathrm{HFA}}, \overline{\mathrm{W}} \mathrm{XOB} / \mathrm{HFB}$ )

This is a dual-purpose output. In the Single Device and Width Expansion mode, when $\overline{W X I}$ is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the LOW-to-HIGH transition of the next write cycle, the Half-Full Flag goes LOW
and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{\mathrm{HFA}}, \overline{\mathrm{HFB}}$ ) is then reset to HIGH by the LOW-to-HIGH transition of the read clock (RCLK). The $\overline{\mathrm{HF}}$ is asychronous.

In the Depth Expansion or Daisy Chain mode, $\overline{\mathrm{WXI}}$ is connected to $\overline{W X O}$ of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device writes to the last location of memory.

## READ EXPANSION OUT ( $\overline{\text { RXOA, RXOB }})$

In the Depth Expansion or Daisy Chain configuration, Read Expansion In ( $\overline{\mathrm{RXIA}}, \overline{\mathrm{RXIB}})$ is connected to Read Expansion Out ( $\overline{\mathrm{RXOA}}, \overline{\mathrm{RXOB}})$ of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device reads from the last location of memory.

## DATA OUTPUTS (Q0A-QA17, QB0-QB17)

Q0-Q17 are data outputs for 18-bit wide data.


## NOTES:

1. After reset, the outputs will be LOW if $\overline{\mathrm{OE}}=0$ and tri-state if $\overline{\mathrm{OE}}=1$.
2. The clocks (RCLK, WCLK) can be free-running during reset.

Figure 4. Reset Timing ${ }^{(2)}$

$\overline{R E N}$


NOTE:

1. tsKewr is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that $\overline{F F}$ will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tSKEw1, then FF may not change state until the next WCLK edge.

Figure 5. Write Cycle Timing


NOTE:

1. Iskewz is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that $\overline{E F}$ will go HIGH during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tSKEW2, then EF may not change state until the next RCLK edge.

Figure 6. Read Cycle Timing


## NOTES:

1. When tskewz $\geq$ minimum specification, tFRL (maximum) $=$ tclk + tskew2. When tskew2 < minimum specification, tfRL (maximum) $=$ either 2 * tclk + tskew2 or tCLK + tskEw2. The Latency Timing applies only at the Empty Boundary ( $\mathrm{EF}=$ LOW).
2. The first word is available the cycle after EF goes HIGH, always.

Figure 7. First Data Word Latency after Reset with Simultaneous Read and Write


## NOTE:

1. ISKEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that $\overline{F F}$ will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskEw1, then $\overline{F F}$ may not change state until the next WCLK edge.

Figure 8. Full Flag Timing


NOTE:

1. When tskewz $\geq$ minimum specification, tFRL (maximum) $=$ tcLK + tSKEW2. When tSKEW2 $<$ minimum specification, tFRL (maximum) $=$ either $2^{*}$ tCLK + tSKEW2. ortcLK + tskewz. The Latency Timing apply only at the Empty Boundary ( $\overline{\mathrm{EF}}=$ LOW).

Figure 9. Empty Flag Timing


Figure 10. Write Programmable Registers


Figure 11. Read Programmable Registers


## NOTE:

1. PAE is offset $=\mathbf{n}$. Number of data words written into FIFO already $=\mathbf{n}$.

Figure 12. Programmable Almost Empty Flag Timing


NOTES:

1. PAF offset $=m$. Number of data words written into FIFO already $=256-(m+1)$ for the IDT72805LB, $512-(m+1)$ for the IDT72815LB, $1024-(m+1)$ for the IDT72825LB.
2. $256-\mathrm{m}$ words in IDT72805LB, $512-\mathrm{m}$ words in IDT72815LB, $1024-\mathrm{m}$ words in IDT72825LB.
3. $256-(m+1)$ words in IDT72805LB, $512-(m+1)$ words in IDT72815LB, 1024-( $m+1$ ) words in IDT72825LB.

Figure 13. Programmable Almost-Full Flag Timing


Figure 14. Half-Full Flag Timing


NOTE:

1. Write to Last Physical Location.

Figure 15. Write Expansion Out Timing


Figure 16. Read Expansion Out Timing


Figure 17. Write Expansion In Timing


Figure 18. Read Expansion In Timing

## OPERATING CONFIGURATIONS

## SINGLE DEVICE CONFIGURATION

Each of the two FIFOs contained in a single IDT72805LB/ $72815 \mathrm{LB} / 72825 \mathrm{LB}$ may be operated as a stand-alone device when the application requirements are for 256/512/1024 words or less. The IDT72805LB/72815LB/72825LB are in a
single Device Configuration when the Write Exansion in ( $\overline{\mathrm{WXI}})$, Read Expansion In ( $\overline{\mathrm{RXI})}$, and First Load ( $\overline{\mathrm{FL}})$ control inputs are grounded (Figure 19).

RESET ( $\overline{\mathrm{RS}}$ )

Figure 19. Block Diagram of Single $256 \times 18 / 512 \times 18 / 1024 \times 18$ Synchronous FIFO
(One of the Two FIFOs contained in the 72805/72815/72825)

WIDTH EXPANSION CONFIGURATION — Word width may be increased simply by connecting together the control signals of FIFOs A and B. A composite flag should be created for each of the end-point status flags (EFA and EFB, also FFA and $\overline{\mathrm{FFB}}$ ). The partial status flags ( $\overline{\mathrm{PAEA}}$ and $\overline{\mathrm{PAEB}}$, also
$\overline{\text { PAFA }}$ and $\overline{\text { PAFB }}$ ) can be detected from any one device. Figure 20 demonstrates a 36 -bit word width using the two FIFOs contained in one IDT72805/72815/72825. Any word width can be attained by adding additional IDT2805/72815/ 72825.


NOTE:

1. Do not tie any output control signals directly together.
2. Tie $\overline{F L A}, \overline{\overline{F L B}}, \overline{\mathrm{WXIA}}, \overline{\mathrm{WXIB}}, \overline{\mathrm{RXIA}}$ and $\overline{\mathrm{RXIB}} \mathrm{B}$ to GND .

Figure 20. Block Diagram of the two FIFOs contained in one 72805/72815/72825 configured for a 36-bit Width Expansion

## DEPTH EXPANSION CONFIGURATION (WITH PROGRAMMABLE FLAGS)

The IDT72805LB/72815LB/72825LB can easily be adapted to applications requiring more than 256/512/1024 words of buffering. Figure 21 shows a Depth Expansion using the two FIFOs contained in one IDT72805LB/72815LB/72825LB. Maximum depth is limited only by signal loading. Follow these steps:

1. The first FIFO must be designated by grounding the First Load ( $\overline{\mathrm{FL}}$ ) control input.
2. All other FIFOs must have $\overline{F L}$ in the HIGH state.
3. The Write Expansion Out ( $\overline{\mathrm{WXO}}$ ) pin of each device must be tied to the Write Expansion $\ln (\overline{\mathrm{WXI}})$ pin of the next FIFO.
4. The Read Expansion Out ( $\overline{\mathrm{RXO}})$ pin of each device must be tied to the Read Expansion In $(\overline{\mathrm{RXI}})$ pin of the next FIFO.
5. All Load ( $\overline{\mathrm{LD}}$ ) pins are tied together.
6. The Half-Full Flag ( $\overline{\mathrm{HF}}$ ) is not available in the Depth Expansion Configuration.
7. $\overline{E F}, \overline{F F}, \overline{P A E}$, and $\overline{P A F}$ are created with composite flags by ORing together every respective flags for monitoring. The composite $\overline{\text { PAE }}$ and $\overline{\text { PAF flags are not }}$ precise.


Figure 21. Block Diagram of $2048 \times 18$ Synchronous FIFO Memory With Programmable Flags used in Depth Expansion Configuration

## ORDERING INFORMATION


$256 \times 18$ Dual Synchronous FIFO $512 \times 18$ Dual Synchronous FIFO $1024 \times 18$ Dual Synchronous FIFO


Integrated Device Technology, Inc.

## FEATURES:

- Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge)
- $64 \times 36$ storage capacity
- Synchronous data buffering from Port A to Port B
- Mailbox bypass register in each direction
- Programmable Almost-Full $(\overline{\mathrm{AF}})$ and Almost-Empty $(\overline{\mathrm{AE}})$ flags
- Microprocessor Interface Control Logic
- Full Flag ( $\overline{\mathrm{FF}}$ ) and Almost-Full ( $\overline{\mathrm{AF}}$ ) flags synchronized by CLKA
- Empty Flag ( $\overline{\mathrm{EF}})$ and Almost-Empty $(\overline{\mathrm{AE}})$ flags synchronized by CLKB
- Passive parity checking on each Port
- Parity Generation can be selected for each Port
- Supports clock frequencies up to 67 MHz
- Fast access times of 10 ns
- Available in 132-pin Plastic Quad Flatpack (PQF) or space-saving 120-pin Thin Quad Flatpack (PF)
- Low-power advanced BiCMOS technology


## DESCRIPTION:

The IDT723611 is a monolithic, high-speed, low-power, BiCMOS Synchronous (clocked) FIFO memory which supports clock frequencies up to 67 MHz and has read access times as fast as 10 ns . The $64 \times 36$ dual-port FIFO buffers data from Port A to Port B. The FIFO has flags to indicate empty and full conditions, and two programmable flags, Almost-Full ( $\overline{\mathrm{AF}}$ ) and Almost-Empty ( $\overline{\mathrm{AE}}$ ), to indicate when a selected number of words is stored in memory. Communication between each port can take place through two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be

## FUNCTIONAL BLOCK DIAGRAM



[^0]
## DESCRIPTION (CONTINUED)

ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices may be used in parallel to create wider data paths.

The IDT723611 is a synchronous (clocked) FIFO, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or
coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The Full-Flag ( $\overline{\mathrm{FF}})$ and Almost-Full ( $\overline{\mathrm{AF}}$ ) flag of the FIFO are two-stage synchronized to the port clock that writes data into its array (CLKA). The Empty Flag ( $\overline{\mathrm{EF}})$ and Almost-Empty ( $\overline{\mathrm{AE}})$ flag of the FIFO are two-stage synchronized to the port clock that reads data from its array.

The IDT723611 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## PIN CONFIGURATION



## Note:

1. $\mathrm{NC}=\mathrm{No}$ internal connection

## PIN CONFIGURATION (CONTINUED)



## PQF PACKAGE TOP VIEW

PIN DESCRIPTION

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| A0-A35 | Port-A Data | 1/0 | 36-bit bidirectional data port for side A. |
| $\overline{\mathrm{AE}}$ | Almost-Empty Flag | 0 | Programmable almost-empty flag synchronized to CLKB. It is LOW when the number of words in the FIFO is less than or equal to the value in the offset register, $X$. |
| $\overline{\mathrm{AF}}$ | Almost-Full Flag. | 0 | Programmable almost-full flag synchronized to CLKA. It is LOW when the number of empty locations in the FIFO is less than or equal to the value in the offset register, X . |
| B0-B35 | Port-B Data. | 1/0 | 36 -bit bidirectional data port for side B. |
| CLKA | Port-A Clock | 1 | CLKA is a continuous clock that synchronizes all data transfers through port-A and can be aynchronous or coincident to CLKB. $\overline{\mathrm{FF}}$ and $\overline{\mathrm{AF}}$ are synchronized to the LOW-to-HIGH transition of CLKA. |
| CLKB | Port-B Clock | 1 | CLKB is a continuous clock that synchronizes all data transfers through port-B and can be asynchronous or coincident to CLKA. EF and $\overline{\mathrm{AE}}$ are synchronized to the LOW-to-HIGH transition of CLKB. |
| $\overline{\text { CSA }}$ | Port-A Chip Select | 1 | $\overline{\mathrm{CSA}}$ must be LOW to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A. The AO-A35 outputs are in the high-impedance state when CSA is HIGH. |
| $\overline{\text { CSB }}$ | Port-B Chip Select | 1 | $\overline{\mathrm{CS}} \overline{\mathrm{B}}$ must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B. The B0-B35 outputs are in the high-impedance state when CSB is HIGH. |
| EF | Empty Flag | 0 | $\overline{\mathrm{EF}}$ is synchronized to the LOW-to-HIGH transition of CLKB. When $\overline{\mathrm{EF}}$ is LOW, the FIFO is empty, and reads from its memory are disabled. Data can be read from the FIFO to its output register when EF is HIGH. $\overline{E F}$ is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKB after data is loaded into empty FIFO memory. |
| ENA | Port-A Enable | 1 | ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A. |
| ENB | Port-B Enable | 1 | ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B. |
| $\overline{\text { FF }}$ | Full Flag | 0 | $\overline{\text { FF }}$ is synchronized to the LOW-to-HIGH transition of CLKA. When FF is LOW, the FIFO is full, and writes to its memory are disabled. FF is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKA after reset. |
| FS1, FS0 | Flag-Offset Selects | 1 | The LOW-to-HIGH transition of $\overline{\text { RST }}$ latches the values of FSO and FS1, which loads one of four preset values into the almost-full and almost-empty offset register (X). |
| MBA | Port-A Mailbox Select | 1 | A HIGH level on MBA chooses a mailbox register for a port-A read or write operation. |
| MBB | Port-B Mailbox Select | 1 | A HIGH level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a HIGH level on MBB selects data from the mail1 register for output, and a LOW level selects the FIFO output register data for output. |
| $\overline{\mathrm{MBF}} 1$ | Mail1 Register Flag | 0 | $\overline{\mathrm{MBF}} 1$ is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is set LOW. MBF1 is set HIGH by a LOW-to-HIGH transition of CLKB when a port-B read is selected and MBB is HIGH. MBF1 is set HIGH when the device is reset. |

## PIN DESCRIPTION (CONTINUED)

| Symbol | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| $\overline{\text { MBF2 }}$ | Mail2 Register Flag | 0 | $\overline{\text { MBF2 }}$ is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is LOW. $\overline{M B F 2}$ is set HIGH by a LOW-to-HIGH transition of CLKA when a portA read is selected and MBA is HIGH. $\overline{\text { MBF2 }}$ is set HIGH when the device is reset. |
| ODD/ | Odd/Even Parity Select | 1 | Odd parity is checked on each port when ODD/EVEN is HIGH, and even parity is checked when ODD/EVEN is LOW. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. |
| $\overline{\text { PEFA }}$ | Port-A Parity Error Flag | $\begin{gathered} \mathrm{O} \\ \text { (Port A) } \end{gathered}$ | When any byte applied to terminals A0-A35 fails parity, $\overline{\text { PEFA }}$ is LOW. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. The parity trees used to check the A0-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is setup by having $\overline{C S A}$ LOW, ENA HIGH, W/RA LOW, MBA HIGH, and PGA HIGH, the PEFA flag is forced HIGH regardless of the state of A0-A35 inputs. |
| $\overline{\text { PEFB }}$ | Port-B Parity Error Flag | (Port B) | When any byte applied to terminals B0-B35 fails parity, $\overline{\mathrm{PEFB}}$ is LOW. Bytes are organized as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26, \mathrm{~B} 27-\mathrm{B} 35$, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. The parity trees used to check the B0-B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB. Therefore, if a mail1 read with parity generation is setup by having CSB LOW, ENB HIGH, W/RB LOW, MBB HIGH, and PGB HIGH, the PEFB flag is forced HIGH regardless of the state of the B0-B35 inputs |
| PGA | Port-A Parity Generation | I | Parity is generated for mail2 register reads from port A when PGA is HIGH. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte. |
| PGB | Port-B Parity Generation | I | Parity is generated for data reads from port B when PGB is HIGH. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35. The generated parity bits are output in the most significant bit of each byte. |
| $\overline{\mathrm{RST}}$ | Reset | I | To reset the device, four LOW-to-HIGH transitions of CLKA and four LOW-toHIGH transitions of CLKB must occur while RST is LOW. This sets the $\overline{\mathrm{AF}}$, $\overline{M B F 1}$, and $\overline{M B F 2}$ flags HIGH and the $\overline{E F}, \overline{A E}$, and $\overline{F F}$ flags LOW. The LOW-to-HIGH transition of RST latches the status of the FS1 and FSO inputs to select almost-full and almost-empty flag offset. |
| W/ $\overline{\mathrm{R}} \mathrm{A}$ | Port-A Write/Read Select | 1 | A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The A0-A35 outputs are in the high-impedance state when W/RA is HIGH. |
| W/®R | Port-B Write/Read Select | I | A HIGH selects a write operation and a LOW selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The B0-B35 outputs are in the high-impedance state when W/RBB is HIGH. |

## ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED) ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage Range | -0.5 to 7 | V |
| $\mathrm{V}^{(2)}$ | Input Voltage Range | -0.5 to Vcc+0.5 | V |
| Vo ${ }^{(2)}$ | Output Voltage Range | -0.5 to Vcc+0.5 | V |
| IIK | Input Clamp Current, ( $\mathrm{VI}_{1}<0$ or $\mathrm{V} \mathrm{l}>\mathrm{Vcc}$ ) | $\pm 20$ | mA |
| Іок | Output Clamp Current, (Vo $=<0$ or Vo > Vcc) | $\pm 50$ | mA |
| Iout | Continuous Output Current, (Vo $=0$ to VcC ) | $\pm 50$ | mA |
| ICC | Continuous Current Through Vcc or GND | $\pm 500$ | mA |
| TA | Operating Free Air Temperature Range | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| Tsta | Storage Temperature Range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.5 | V |
| VIH | High-Level Input Voltage | 2 |  | V |
| VIL | Low-Level Input Voltage |  | 0.8 | V |
| IOH | High-Level Output Current |  | -4 | mA |
| IOL | Low-Level Output Current |  | 8 | mA |
| TA | Operating Free-Air <br> Temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

| Parameter | Test Conditions |  |  |  | Min | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | $\mathrm{Vcc}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| VoL | $\mathrm{VcC}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| ll | $\mathrm{VcC}=5.5 \mathrm{~V}$, | $\mathrm{VI}=\mathrm{Vcc}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| ILO | $\mathrm{VcC}=5.5 \mathrm{~V}$, | $\mathrm{Vo}=\mathrm{Vcc}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{VCC}=5.5 \mathrm{~V}$, | $10=0 \mathrm{~mA}$, | $\mathrm{VI}=\mathrm{VCC}$ or GND | Outputs HIGH |  |  | 60 | mA |
|  |  |  |  | Outputs LOW |  |  | 130 |  |
|  |  |  |  | Outputs Disabled |  |  | 60 |  |
| CIN | $V_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| Cout | $\mathrm{Vo}=0$, | $\mathrm{f}=1 \mathrm{MHZ}$ |  |  |  | 8 |  | pF |

Notes:

1. All typical values are at $\mathrm{VcC}=5 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$.

## TIMING REQUIREMENTS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURES

| Symbol | Parameter | IDT723611L15 |  | IDT723611L20 |  | IDT723611L30 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Clock Frequency, CLKA or CLKB | - | 66.7 | - | 50 | - | 33.4 | Mhz |
| tclk | Clock Cycle Time, CLKA or CLKB | 15 | - | 20 | - | 30 | - | Mhz |
| tcleh | Pulse Duration, CLKA or CLKB HIGH | 6 | - | 8 | - | 12 | - | ns |
| tclkL | Pulse Duration, CLKA or CLKB LOW | 6 | - | 8 | - | 12 | - | ns |
| tDs | Setup Time, A0-A35 before CLKA $\uparrow$ and B0-B35 before CLKB $\uparrow$ | 4 | - | 5 | - | 6 | - | ns |
| tens1 | $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$, before CLKA $\uparrow \overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ before CLKB $\uparrow$ | 6 | - | 6 | - | 7 | - | ns |
| tens2 | ENA before CLKA $\uparrow$; ENB before CLKB $\uparrow$ | 4 | - | 5 | - | 6 | - | ns |
| tens3 | MBA before CLKA $\uparrow$; $\overline{\mathrm{ENB}}$ before CLKB $\uparrow$ | 4 | - | 5 | - | 6 | - | ns |
| tPGS | Setup Time, ODD/EVEN and PGB before CLKB ${ }^{(1)}$ | 4 | - | 5 | - | 6 | - | ns |
| trsts | Setup Time, $\overline{\text { RST }}$ LOW before CLKA $\uparrow$ or CLKB $\uparrow^{(2)}$ | 5 | - | 6 | - | 7 | - | ns |
| tFSS | Setup Time, FS0 and FS1 before RST HIGH | 5 | - | 6 | - | 7 | - | ns |
| tDH | Hold Time, A0-A35 after CLKA $\uparrow$ and B0-B35 after CLKB $\uparrow$ | 1 | - | 1 | - | 1 | - | ns |
| tenh1 | $\overline{\text { CSA }}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$ after CLKAT; $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ after CLKB $\uparrow$ | 1 | - | 1 | - | 1 | - | ns |
| tenH2 | ENA after CLKA $\uparrow$; ENB after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| tenh3 | MBA after CLKA $\uparrow$; MBB after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| tPGH | Hold TIme, ODD/EVEN and PGB after CLKB $\uparrow^{(1)}$ | 0 | - | 0 | - | 0 | - | ns |
| tRSTH | Hold Time, $\overline{\text { RST }}$ LOW after CLKA $\uparrow$ or CLKB ${ }^{(2)}$ | 6 | - | 6 | - | 7 | - | ns |
| tFSH | Hold Time, FS0 and FS1 after $\overline{\text { RST }}$ HIGH | 4 | - | 4 | - | 4 | - | ns |
| tSKEW1 ${ }^{(3)}$ | Skew Time, between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{E F}, \overline{F F}$ | 8 | - | 8 | - | 10 | - | ns |
| tSKEW2 ${ }^{(8)}$ | Skew Time, between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{A E}, \overline{\mathrm{AF}}$ | 9 | - | 16 | - | 20 | - | ns |

## Notes:

1. Only applies for a rising edge of CLKB that does a FIFO read.
2. Requirement to count the clock edge as one of at least four needed to reset a FIFO.
3. Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE－AIR TEMPERATURE，CL＝ 30 pF

| Symbol | Parameter | IDT723611L15 |  | IDT723611L20 |  | IDT723611L30 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min． | Max． | Min． | Max． | Min． | Max． |  |
| fs | Clock Frequency，CLKA or CLKB | － | 66.7 | － | 50 | － | 33.4 | MHz |
| tA | Access Time，CLKB $\uparrow$ to B0－B35 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| twFF | Propagation Delay Time，CLKA $\uparrow$ to $\overline{\mathrm{FF}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tref | Propagation Delay Time，CLKB $\uparrow$ to $\overline{\mathrm{EF}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tPAE | Propagation Delay Time，CLKB $\uparrow$ to $\overline{\mathrm{AE}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tPaf | Propagation Delay Time，CLKA个 to $\overline{\mathrm{AF}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tPMF | Propagation Delay Time，CLKA个 to $\overline{M B F 1}$ LOW or MBF2 HIGH and CLKB $\uparrow$ to $\overline{\text { MBF2 }}$ LOW or MBF1 HIGH | 1 | 9 | 1 | 12 | 1 | 15 | ns |
| tPMR | Propagation Delay Time，CLKA to BO－B35 ${ }^{(1)}$ and CLKB $\uparrow$ to AO－A35 ${ }^{(2)}$ | 3 | 12 | 3 | 14 | 3 | 16 | ns |
| tMDV | Propagation Delay Time，MBB to B0－B35 Valid | 1 | 11 | 1 | 11.5 | 1 | 12 | ns |
| tPDPE | Propagation Delay Time，AO－A35 Valid to PEFA Valid；B0－B35 Valid to $\overline{\text { PEFB }}$ Valid | 3 | 12 | 3 | 13 | 3 | 14 | ns |
| tPOPE | Propagation Delay Time，ODD／EVEN to PEFA and PEFB and PEFB | 3 | 11 | 3 | 12 | 3 | 14 | ns |
| tPOPB ${ }^{(3)}$ | Propagation Delay Time，ODD／EVEN to Parity Bits（A8，A17，A26，A35）and（B8，B17，B26， B35） | 2 | 12 | 2 | 13 | 2 | 15 | ns |
| tPEPE | Propagation Delay Time，$\overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$ ， MBA，or PGAto PEFA；$\overline{\mathrm{CSB}}, \mathrm{ENB}, \mathrm{W} / \mathrm{RB}$ ， MBB，or PGB to $\overline{\text { PEFB }}$ | 1 | 12 | 1 | 13 | 1 | 15 | ns |
| tPEPB ${ }^{(3)}$ | Propagation Delay Time，$\overline{\mathrm{CSA}}, \mathrm{ENA} \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$ ， MBA，or PGA to Parity Bits（A8，A17，A26， A35）；$\overline{C S B}, ~ E N B, W / R B, M B B$ ，or PGB to Parity Bits（B8，B17，B26，B35） | 3 | 14 | 3 | 15 | 3 | 16 | ns |
| trsf | Propagation Delay Time，$\overline{\text { RST }}$ to $\overline{\mathrm{AE}}$ LOW and （ $\overline{\mathrm{AF}}, \mathrm{MBF}, \overline{\mathrm{MBF}}$ ） HIGH | 1 | 15 | 1 | 20 | 1 | 30 | ns |
| ten | Enable Time，$\overline{\text { CSA }}$ and W／R्RA LOW to AO－A35 Active and CSB LOW and $\overline{\text { W } / R B ~ H I G H ~ t o ~}$ B0－B35 Active | 2 | 10 | 2 | 12 | 2 | 14 | ns |
| tols | Disable Time，$\overline{\text { CSA }}$ or W／展A HIGH to A0－A35 at high impedance and $\overline{\mathrm{CSB}}$ HIGH or $\overline{\mathrm{W}} / \mathrm{RB}$ LOW to B0－B35 at high impedance | 1 | 9 | 1 | 10 | 1 | 11 | ns |

## Notes：

1．Writing data to the mail1 register when the B0－B35 outputs are active and MBB is HIGH．
2．Writing data to the mail2 register when the A0－A35 outputs are active and MBA is HIGH．
3．Only applies when reading data from a mail register．

## SIGNAL DESCRIPTION

## RESET ( $\overline{\operatorname{RST}}$ )

The IDT723611 is reset by taking the reset ( $\overline{\mathrm{RST}}$ ) input LOW for at least four port-A clock (CLKA) and four port-B clock (CLKB) LOW-to-HIGH transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of the FIFO and forces the fullflag ( $\overline{F F}$ ) LOW, the empty flag ( $\overline{\mathrm{EF}}$ ) LOW, the almost-empty flag ( $\overline{\mathrm{AE}}$ ) LOW, and the almost-fullflag( $\overline{\mathrm{AF}}$ ) HIGH. A reset also forces the mailbox flags ( $\overline{\mathrm{MBF}}, \overline{\mathrm{MBF}}$ ) ) HIGH . After a reset, $\overline{F F}$ is set HIGH after two LOW-to-HIGH transitions of CLKA.

| Almost-Full and <br> Almost-Empty Flag <br> Offset Register (X) | FS1 | FS0 | $\overline{\text { RST }}$ |
| :---: | :---: | :---: | :---: |
| 16 | H | H | $\uparrow$ |
| 12 | H | L | $\uparrow$ |
| 8 | L | H | $\uparrow$ |
| 4 | L | L | $\uparrow$ |

Table 1. Flag Programming

The device must be reset after power up before data is written to its memory.

A LOW-to-HIGH transition on the $\overline{\text { RST }}$ input loads the almost-full and almost-empty offset register ( X ) with the value selected by the flag select (FS0, FS1) inputs. The values that can be loaded into the register are shown in Table 1.

## FIFO WRITE/READ OPERATION

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( $\overline{\mathrm{CSA}}$ ) and the port-A write/read select ( $W / \bar{R} A$ ). The A0-A35 outputs are in the high-impedance state when either $\overline{\mathrm{CSA}}$ or W/ $\overline{\mathrm{R}} \mathrm{A}$ is HIGH. The A0-A35 outputs are active when both $\overline{C S A}$ and $W / \bar{R} A$ are LOW. Data is loaded into the FIFO from the AO-A35 inputs on a LOW-toHIGH transition of CLKA when CSA is LOW, W/RA is HIGH, ENA is HIGH, MBA is LOW, and FF is HIGH (see Table 2).

The port-B control signals are identical to those of port A . The state of the port-B data (B0-B35) outputs is controlled by the port-B chip select ( $\overline{\mathrm{CSB}}$ ) and the port-B write/read select (W/RB). The $\mathrm{BO}-\mathrm{B} 35$ outputs are in the high-impedance state when either $\overline{\mathrm{CSB}}$ or $\mathrm{W} / \overline{\mathrm{RB}}$ is HIGH . The B0-B35 outputs are active when both $\overline{C S B}$ and $W / \bar{R} B$ are LOW. Data is read from the FIFO to the BO-B35 outputs by a LOW-to-HIGH transition of CLKB when $\overline{C S B}$ is LOW, W/RBB is LOW, ENB is HIGH, MBB is LOW, and EF is HIGH (see Table 3).

| $\overline{\text { CSA }}$ | W/R̄A | ENA | MBA | CLKA | A0-A35 Outputs | Port Functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In High-Impedance State | None |
| L | H | L | X | X | In High-Impedance State | None |
| L | H | H | L | $\uparrow$ | In High-Impedance State | FIFO Write |
| L | H | H | H | $\uparrow$ | In High-Impedance State | Mail1 Write |
| L | L | L | L | X | Active, Mail2 Register | None |
| L | L | H | L | $\uparrow$ | Active, Mail2 Register | None |
| L | L | L | H | X | Active, Mail2 Register | None |
| L | L | H | H | $\uparrow$ | Active, Mail2 Register | Mail2 Read (set MBF2 HIGH) |

Table 2. Port-A Enable Function Table

| $\overline{\text { CSB }}$ | W/R̄B | ENB | MBB | CLKB | B0-B35 Outputs | Port Functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In High-Impedance State | None |
| L | H | L | X | X | In High-Impedance State | None |
| L | H | H | L | $\uparrow$ | In High-Impedance State | None |
| L | H | H | H | $\uparrow$ | In High-Impedance State | Mail2 Write |
| L | L | L | L | X | Active, FIFO Output Register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO Output Register | FIFO Read |
| L | L | L | H | X | Active, Mail1 Register | None |
| L | L | H | H | $\uparrow$ | Active, Mail1 Register | Mail1 Read (set MBF1 HIGH) |

Table 3. Port-B Enable Function Table

The setup and hold-time constraints to the port clocks for the port chip selects ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ) and write/read selects (W/ $\overline{\mathrm{R}} \mathrm{A}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ ) are only for enabling write and read operations and are not related to HIGH-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port's chip select and write/read select can change states during the setup and hold-time window of the cycle.

## SYNCHRONIZED FIFO FLAGS

Each FIFO flag is synchronized to its port clock through two flip-flop stages. This is done to improve the flags' reliability by reducing the probability of mestastable events on their outputs when CLKA and CLKB operate asynchronously to one another. $\overline{\mathrm{FF}}$ and $\overline{\mathrm{AF}}$ are synchronized to CLKA. $\overline{\mathrm{EF}}$ and $\overline{\mathrm{AE}}$ are synchronized to CLKB. Table 4 shows the relationship to the flags to the FIFO.

## EMPTY FLAG (EF)

The FIFO empty flag is synchronized to the port clock that reads data from its array (CLKB). When the empty flag is HIGH, new data can be read to the FIFO output register. When the empty flag is LOW, the FIFO is empty and attempted FIFO reads are ignored.

The FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an empty flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . A word written to the FIFO can be read to the FIFO output register in a minimum of three port-B clock (CLKB) cycles. Therefore, an empty flag is LOW if a word in memory is the next data to be sent to the FIFO output register and two CLKB cycles have not elapsed since the time the word was written. The empty flag of the FIFO is set HIGH by the second LOW-to-HIGH transition of CLKB, and the new data word can be read to the FIFO output register in the following cycle.

A LOW-to-HIGH transition on CLKB begins the first synchronized cycle of a write if the clock transition occurs at time tskew1 or greater after the write. Otherwise, the subsequent

| Number of Words <br> in the FIFO | Synchronized <br> to CLKB |  | Synchronized <br> to CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{AE}}$ | $\overline{\mathrm{AF}}$ | $\overline{\mathrm{FF}}$ |
|  | L | L | H | H |
| 1 to $X$ | H | L | H | H |
| $(\mathrm{X}+1)$ to $[64-(\mathrm{X}+1)]$ | H | H | H | H |
| $(64-\mathrm{X})$ to 63 | H | H | L | H |
| 64 | H | H | L | L |

Table 4. FIFO Flag Operation
Note:
X is the value in the almost-empty flag and almost-full flag register.

CLKB cycle can be the first synchronization cycle (see figure 4).

FULL FLAG (尻)
The FIFO full flag is synchronized to the port clock that writes data to its array (CLKA). When the full flag is HIGH, an SRAM location is free to receive new data. No memory locations are free when the full flag is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to the FIFO, its write pointer is incremented. The state machine that controls the full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from the FIFO, its previous memory location is ready to be written in a minimum of three port-A clock cycles. Therefore, a full flag is LOW if less than two CLKA cycles have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on CLKA after the read sets the fullflag HIGH and data can be written in the following clock cycle.

A LOW-to-HIGH transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time tskew or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see figure 5).

## ALMOST-EMPTY FLAG ( $\overline{\text { AE }})$

The FIFO almost empty-flag is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls the almost-empty flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty+2. The almost-empty state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with one of four preset values during a device reset (see resetabove). The alm. Jst-empty flag is LOW when the FIFO contains $X$ or less words in memory and is HIGH when the FIFO contains $(X+1)$ or more words.

Two LOW-to-HIGH transitions on the port-B clock (CLKB) are required after a FIFO write for the almost-empty flag to reflect the new level of fill. Therefore, the almost-empty flag of a FIFO containing $(X+1)$ or more words remains LOW if two CLKB cycles have not elapsed since the write that filled the memory to the (X+1) level. The almost-empty flag is set HIGH by the second CLKB LOW-to-HIGH transition after the FIFO write that fills memory to the $(\mathrm{X}+1$ ) level. A LOW-to-HIGH transition on CLKB begins the first synchronization cycle if it occurs at time tskew2 or greater after the write that fills the FIFO to ( $\mathrm{X}+1$ ) words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see figure 6).

## ALMOST FULL FLAG ( $\overline{A F}$ )

The FIFO almost-full flag is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an almost-full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost fuil-2. The almostfull state is defined by the value of the almost-full and almost-
empty offset register ( X ). This register is loaded with one of four preset values during a device reset (see reset above). The almost-full flag is LOW when the FIFO contains ( $64-\mathrm{X}$ ) or more words in memory and is HIGH when the FIFO contains [64-(X+1)] or less words.

Two LOW-to-HIGH transitions on the port-A clock (CLKA) are required after a FIFO read for the almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [64-( $\mathrm{X}+1$ )] or less words remains LOW if two CLKA cycles have not elapsed since the read that reduced the number of words in memory to [64-(X+1)]. The almost-fullflag is set HIGH by the second CLKA LOW-to-HIGH transition after the FIFO read that reduces the number of words in memory to [ $64-(\mathrm{X}+1)$ ]. A LOW-to-HIGH transition on CLKA begins the first synchronization cycle if it occurs at time tSKEW2 or greater after the read that reduces the number of words in memory to $[64-(\mathrm{X}+1)]$. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see figure 7 ).

## MAILBOX REGISTERS

Two 36 -bit bypass registers are on the IDT723611 to pass command and control information between port A and port B . The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A LOW-to-HIGH transition on CLKA writes AO-A35 data to the mail1 register when port-A write is selected by $\overline{C S A}, W / \bar{R} A$, and ENA with MBA HIGH. A LOW-to-HIGH transition on CLKB writes BO-B35 data to the mail2 register when port-B write is selected by $\overline{C S B}, W / \bar{R} B$, and ENB with MBB HIGH. Writing data to a mail register sets its corresponding flag ( $\overline{\mathrm{MBF} 1}$ or $\overline{\mathrm{MBF}}$ ) LOW. Attempted writes to a mail register are ignored while its mail flag is LOW.

When the port-B data (B0-B35) outputs are active, the data on the bus comes from the FIFO output register when the portB mailbox select (MBB) input is LOW and from the mail1 register when MBB is HIGH. Mail2 data is always present on the port-A data (AO-A35) outputs when they are active. The mail1 register flag (MBF1) is set HIGH by a LOW-to-HIGH transition on CLKB when a port-B read is selected by $\overline{\mathrm{CSB}}, \mathrm{W} /$ $\overline{\mathrm{RB}}$, and ENB with MBB HIGH. The mail2 register flag ( $\overline{\mathrm{MBF} 2}$ ) is set HIGH by a LOW-to-HIGH transition on CLKA when a port-A read is selected by $\overline{\operatorname{CSA}}, \mathrm{W} / \overline{\mathrm{R}} A$, and ENA with MBA HIGH. The data in a mail register remains intact after it is read and changes only when new data is written to the register.

## PARITY CHECKING

The port-A ( $\mathrm{AO}-\mathrm{A} 35$ ) inputs and port-B (BO-B35) inputs each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the input bus is reported by a LOW level on the port parity error flag ( $\overline{\text { PEFA, }}$ PEFB). Odd or even parity checking can be selected, and the parity error flags can be ignored if this feature is not desired.

Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more bytes of a port is reported by a LOW level
on the corresponding port parity error flag ( $\overline{\text { PEFA }}, \overline{\text { PEFB }}$ ) output. Port-A bytes are arranged as A0-A8, A9-A17, A18A26, and A27-A35, and port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35. When odd/even parity is selected, a port parity error flag ( $\overline{\text { PEFA }}, \overline{\text { PEFB }}$ ) is LOW if any byte on the port has an odd/even number of LOW levels applied to its bits.

The four parity trees used to check the A0-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA=HIGH). When port-A read from the mail2 register with parity generation is selected with $\overline{\mathrm{CSA}}$ LOW, ENA HIGH, W/RA LOW, MBA HIGH, and PGA HIGH, the port-A parity error flag ( $\overline{\mathrm{PEFA}})$ is held HIGH regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port-B reads (PGB=HIGH). When a port-B read from the mail1 register with parity generation is selected with CSB LOW, ENB HIGH, W/ $\overline{\text { RB }}$ LOW, MBB HIGH, and PGB HIGH, the port-B parity error flag ( $\overline{\mathrm{PEFB}}$ ) is held HIGH regardless of the levels applied to the B0-B35 inputs.

## PARITY GENERATION

A HIGH level on the port-A parity generate select (PGA) or port-B generate select (PGB) enables the IDT723611 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0-A8, A9-A17, A18A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all thirty-six inputs regardless of the state of the parity generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.

Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port-B parity generate select (PGB) and ODD/EVEN have setup and hold time constraints to the port-B clock (CLKB) for a rising edge of CLKB used to read a new word to the FIFO output register.

The circuit used to generate parity for the mail1 data is shared by the port-B bus (B0-B35) to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (A0-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port write/read select ( $W / \bar{R} A, W / \bar{R} B$ ) input is LOW, the port mail select (MBA, MBB) input is HIGH, chip select ( $\overline{\mathrm{CSA}}, \mathrm{CSB}$ ) is LOW, enable ENA, ENB) is HIGH, and the port parity generate select (PGA, PGB) is HIGH. Generating parity for mail register data does not change the contents of the register.


Figure 1. Device Reset Loading the $X$ Register with the Value of Eight


Figure 2. FIFO Write Cycle Timing


Figure 3. FIFO Read Cycle Timing


Note:

1. $\operatorname{tSKEW} 1$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{E F}$ to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than TSKEW1, then the transition of $\overline{E F}$ HIGH may occur one CLKB cycle later than shown.

Figure 4. $\overline{\text { EF Flag Timing and First Data Read when the FIFO is Empty }}$


Note:

1. tSKEW 1 is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{\mathrm{FF}}$ to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tSKEW1, then the transition of $\overline{F F}$ HIGH may occur one CLKA cycle later than shown.

Figure 5. $\overline{\mathrm{FF}}$ Flag Timing and First Available Write when the FIFO is Full


Notes:

1. tSKEW2 is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{AE}}$ to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsKEW2, then $\overline{\mathrm{AE}}$ may transition HIGH one CLKB cycle later than shown.
2. FIFO write $(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} A=\mathrm{H}, \mathrm{MBA}=\mathrm{L}), \mathrm{FIFO}$ read $(\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}=\mathrm{L}, \mathrm{MBB}=\mathrm{L})$.

Figure 6. Timing for $\overline{\mathrm{AE}}$ when the FIFO is Almost Empty


1. tSKEW2 is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{AF}}$ to transition HIGH in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW2, then $\overline{\mathrm{AF}}$ may transition HIGH one CLKB cycle later than shown.
2. FIFO write $(\overline{\mathrm{CSA}}=L, W / \overline{\mathrm{R}} \mathrm{A}=\mathrm{H}, \mathrm{MBA}=\mathrm{L})$, $\mathrm{FIFO} \operatorname{read}(\overline{\mathrm{CSB}}=L, W / \overline{\mathrm{R}} B=L, M B B=L)$.

Figure 7. Timing for $\overline{\mathrm{AF}}$ when the FIFO is Almost Full


1. Port-B parity generation off $(\mathrm{PGB}=\mathrm{L})$

Figure 8. Timing for Mail1 Register and MBF1 Flag


Note:

1. Port-A parity generation off $(\mathrm{PGA}=\mathrm{L})$

Figure 9. Timing for Mail2 Register and MBF2 Flag


Note:

1. $\overline{C S A}=L$ and $E N A=H$.

Figure 10. ODD/EVEN, W/RA, MBA, and PGA to PEFA Timing


Note:

1. $\overline{\mathrm{CSB}}=\mathrm{L}$ and $\mathrm{ENB}=\mathrm{H}$.

Figure 11. ODD/EVEN, W/RB, MBB, and PGB to PEFB Timing


Note:

1. $E N A=H$.

Figure 12. Parity Generation Timing when reading from the Mail2 Register


## Note:

1. $E N B=H$.

Figure 13. Parity Generation Timing when reading from the Mail1 Register

## TYPICAL CHARACTERISTICS

SUPPLY CURRENT
vs
CLOCK FREQUENC.Y


Figure 14.

## CALCULATING POWER DISSIPATION

The ICC(f) data for the graph was taken while simultaneously reading and writing the FIFO on the IDT723611 with CLKA and CLKB operating at frequency fs. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitance load per data-output channel is known, the power dissipation can be calculated with the equation below.

With $\operatorname{ICC}(f)$ taken from Figure 14, the maximum power dissipation (PT) of the IDT723611 may be calculated by:
$\left.\mathrm{PT}=\mathrm{Vcc} \times \operatorname{ICc}(f)+\sum(\mathrm{CL} \times \mathrm{VoH}-\mathrm{VOL})^{2} \mathrm{Xfo}\right)$
where:

| CL | $=$ | output capacitance load |
| :--- | :--- | :--- |
| fo | $=$ | switching frequency of an output |
| VOH | $=$ | output high-level voltage |
| VOL | $=$ | output low-level voltage |

When no read or writes are occurring on the IDT723611, the power dissipated by a single clock (CLKA or CLKB) input running at frequency fs is calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{Vcc} \times \mathrm{fs} \times 0.290 \mathrm{~mA} / \mathrm{MHz}
$$

## PARAMETER MEASUREMENT INFORMATION



PROPAGATION DELAY LOAD CIRCUIT


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


> VOLTAGE WAVEFORMS PULSE DURATIONS


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
3024 drw 18

## Note:

1. Includes probe and jig capacitance.

Figure 15. Load Circuit and Voltage Waveforms

## ORDERING INFORMATION



Integrated Device Technology, Inc.

## FEATURES:

- Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge)
- $64 \times 36$ storage capacity FIFO buffering data from Port A to Port B
- Mailbox bypass registers in each direction
- Dynamic Port B bus sizing of 36 -bits (long word), 18 -bits (word), and 9-bits (byte)
- Selection of Big- or Little-Endian format for word and byte bus sizes
- Three modes of byte-order swapping on Port B
- Programmable Almost-Full and Almost-Empty flags
- Microprocessor interface control logic
- $\overline{F F}, \overline{A F}$ flags synchronized by CLKA
- $\overline{E F}, \overline{A E}$ flags synchronized by CLKB
- Passive parity checking on each Port
- Parity Generation can be selected for each Port
- Low-power advanced BiCMOS technology
- Supports clock frequencies up to 67 MHz
- Fast access times of 10 ns
- Available in 132-pin quad flatpack (PQF) or space-saving 120-pin thin quad flatpack (TQFP)


## DESCRIPTION:

The IDT723613 is a monolithic, high-speed, low-power, BiCMOS synchronous (clocked) FIFO memory which supports clock frequencies up to 67 MHz and has read-access times as fast as 10 ns . The $64 \times 36$ dual-port SRAM FIFO buffers data from port A to port B. The FIFO has flags to indicate empty and full conditions, and two programmable flags, Almost-Full ( $\overline{\mathrm{AF}}$ ) and Almost-Empty ( $\overline{\mathrm{AE}}$ ), to indicate when a selected number of words is stored in memory. FIFO data on port B can be output in 36 -bit, 18 -bit, and 9 -bit formats

## FUNCTIONAL BLOCK DIAGRAM



[^1]
## DESCRIPTION (CONTINUED)

with a choice of big- or little-endian configurations. Three modes of byte-order swapping are possible with any bus-size selection. Communication between each port can bypass the FIFO via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices may be used in parallel to create wider data paths.

The IDT723613 is a synchronous (clocked) FIFO, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a
continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interiace between microprocessors and/or buses with synchronous interfaces.

The Full Flag $(\overline{\mathrm{FF}})$ and Almost-Full ( $\overline{\mathrm{AF}}$ ) flag of the FIFO are two-stage synchronized to the port clock (CLKA) that writes data into its array. The Empty Flag ( $\overline{E F}$ ) and Almost-Empty ( $\overline{\mathrm{AE}}$ ) flag of the FIFO are two-stage synchronized to the port clock (CLKB) that reads data from its array.

The IDT723613 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## PIN CONFIGURATION



## NOTE:

1. $\mathrm{NC}=$ No internal connection

TQFP TOP VIEW

## PIN CONFIGURATION (CONTINUED)



NOTES:

1. $N C=$ No internal connection.
2. Uses Yamaichi socket IC51-1324-828.

PQF PACKAGE ${ }^{(2)}$
TOP VIEW

## PIN DESCRIPTION

| Symbol | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| A0-A35 | Port A Data | 1/0 | 36-bit bidirectional data port for side $A$. |
| $\overline{\mathrm{AE}}$ | Almost-Empty Flag | $\begin{gathered} \mathrm{O} \\ \text { Port B } \end{gathered}$ | Programmable almost-empty flag synchronized to CLKB. It is LOW when Port B the number of 36 -bit words in the FIFO is less than or equal to the value in the offset register, X . |
| $\overline{\mathrm{AF}}$ | Almost-Full Flag | $\begin{array}{\|c\|} \hline \mathrm{O} \\ \text { Port A } \end{array}$ | Programmable almost-full flag synchronized to CLKA. It is LOW when the number of 36 -bit empty locations in the FIFO is less than or equal to the value in the offset register, $X$. |
| B0-B35 | Port B Data | 1/O | 36-bit bidirectional data port for side $B$ |
| $\overline{\mathrm{BE}}$ | Big-Endian Select | 1 | Selects the bytes on port B used during byte or word FIFO reads. A LOW on $\overline{\mathrm{BE}}$ selects the most significant bytes on B0-B35 for use, and a HIGH selects the least significant bytes. |
| CLKA | Port A Clock | 1 | CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. $\overline{\mathrm{FF}}$ and $\overline{\mathrm{AF}}$ are synchronized to the LOW-to-HIGH transition of CLKA. |
| CLKB | Port B Clock | 1 | CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. Port-B byte swapping and data port sizing operations are also synchronous to the LOW-to-HIGH transition of CLKB. EF and $\overline{\text { AE }}$ are synchronized to the LOW-to-HIGH transition of CLKB. |
| $\overline{\text { CSA }}$ | Port A Chip Select | 1 | $\overline{\text { CSA }}$ must be LOW to enable a LOW-to-HIGH transition of CLKA to read or write data on port A. The AO-A35 outputs are in the high-impedance state when CSA is HIGH. |
| $\overline{\text { CSB }}$ | Port B Chip Select | 1 | $\overline{\text { CSB }}$ must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port B . The B0-B35 outputs are in the high-impedance state when CSB is HIGH. |
| EF | Empty Flag | $\begin{array}{\|c\|} \hline 0 \\ \text { Port B } \\ \hline \end{array}$ | $\overline{\mathrm{EF}}$ is synchronized to the LOW-to-HIGH transition of CLKB. When EF is LOW, the FIFO is empty, and reads from its memory are disabled. Data can be read from the FIFO to its output register when EF is HIGH. EF is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKB after data is loaded into empty FIFO memory. |
| ENA | Port A Enable | 1 | ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port A . |
| ENB | Port B Enable | 1 | ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port B. |
| FF | Full Flag | $\begin{array}{\|c\|} \hline 0 \\ \text { Port A } \end{array}$ | $\overline{F F}$ is synchronized to the LOW-to-HIGH transition of CLKA. When FF is LOW, the FIFO is full, and writes to its memory are disabled. FF is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKA after reset. |
| FS1, FS0 | Flag Offset Selects | 1 | The LOW-to-HIGH transition of RST latches the values of FS0 and FS1, which loads one of four preset values into the almost-full flag and almost-empty flag offsets. |
| MBA | Port A Mailbox Select | 1 | A high level on MBA chooses a mailbox register for a port A read or write operation. When the AO-A35 outputs are active, mail2 register data is output. |
| $\overline{\text { MBF1 }}$ | Mail1 Register Flag | 0 | $\overline{\text { MBF1 }}$ is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is set LOW. MBF1 is set HIGH by a LOW-to-HIGH transition of CLKB when a port B read is selected and both SIZ1 and SIZ0 are HIGH. MBF1 is set HIGH when the device is reset. |
| $\overline{\mathrm{MBF}}$ | Mail2 Register Flag | 0 | $\overline{\text { MBF2 }}$ is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is set LOW. MBF2 is set HIGH by a LOW-to-HIGH transition of CLKA when a port A read is selected and MBA is HIGH. MBF2 is set HIGH when the device is reset. |

## PIN DESCRIPTION (CONTINUED)

| Symbol | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| $\overline{\text { ODD } /}$ | Odd/Even Parity Select | 1 | Odd parity is checked on each port when ODD/EVEN is HIGH, and even parity is checked when ODD/EVEN is LOW. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. |
| $\overline{\text { PEFA }}$ | Port A Parity Error Flag | $\stackrel{\mathrm{O}}{(\text { Port } \mathrm{A}}$ | When any byte applied to terminals AO-A35 fails parity, $\overline{\text { PEFA }}$ is LOW. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the A0-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is set up by having CSA LOW, ENA HIGH, W/RA LOW, MBA HIGH and PGA HIGH, the PEFA flag is forced HIGH regardless of the state of the AO-A35 inputs. |
| $\overline{\text { PEFB }}$ | Port B Parity Error Flag | $\stackrel{\mathrm{O}}{(\text { Port B) }}$ | When any valid byte applied to terminals BO-B35 fails parity, $\overline{\text { PEFB }}$ is LOW. Bytes are organized as B0-B8, B9-B17, B-18-B26, and B27-B35, with the most significant bit of each byte serving as the parity bit. A byte is valid when it is used by the bus size selected for port B . The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the B0-B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB. Therefore, if a mail1 read with parity generation is set up by having CSB LOW, ENB HIGH, W/RB LOW, SIZ1 and SIZO HIGH and PGB HIGH, the PEFB flag is forced HIGH regardless of the state of the B0-B35 inputs. |
| PGA | Port A Parity Generation | 1 | Parity is generated for data reads from the mail2 register when PGA is HIGH. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized at A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte. |
| PGB | Port B Parity | 1 | Parity is generated for data reads from port B when PGB is HIGH. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26$, and $\mathrm{B} 27-\mathrm{B} 35$. The generated parity bits are output in the most significant bit of each byte. |
| $\overline{\text { RST }}$ | Reset | 1 | To reset the device, four LOW-to-HIGH transitions of CLKA and four LOW-toHIGH transitions of CLKB must occur while RST is LOW. This sets the $\overline{A F}$, $\overline{\mathrm{MBF}}$, and $\overline{\mathrm{MBF}}$ flags HIGH and the $\overline{\mathrm{EF}}, \overline{\mathrm{AE}}$, and $\overline{\mathrm{FF}}$ flags LOW. The LOW-to-HIGH transition of RST latches the status of the FS1 and FSO inputs to select almost-full flag and almost-empty flag offset. |
| $\begin{aligned} & \overline{S I Z O}, \\ & \mathrm{SIZ1} \end{aligned}$ | Port B Bus Size Selects | $\begin{gathered} 1 \\ \text { (Port B) } \end{gathered}$ | A LOW-to-HIGH transition of CLKB latches the states of SIZO, SIZ1, and $\overline{\mathrm{BE}}$, and the following LOW-to-HIGH transition of CLKB implements the latched states as a port B bus size. Port B bus sizes can be long word, word, or byte. A HIGH on both SIZ0 and SIZ1 accesses the mailbox registers for a port B 36-bit write or read. |
| SWO, SW1 | Port B Byte Swap Selects | $\begin{gathered} 1 \\ (\text { Port B) } \end{gathered}$ | At the beginning of each long word FIFO read, one of four modes of byteorder swapping is selected by SW0 and SW1. The four modes are no swap, byte swap, word swap, and byte-word swap. Byte-order swapping is possible with any bus-size selection. |
| W/RA | Port A Write/Read Select | I | A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/RA is HIGH. |
| W/RB | Port B Write/Read Select | 1 | A HIGH selects a write operation and a LOW selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The B0-B35 outputs are in the high-impedance state when $W / \bar{R} B$ is HIGH. |

ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED) ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage Range | -0.5 to 7 | V |
| $\mathrm{V} \mathrm{l}^{(2)}$ | Input Voltage Range | -0.5 to Vcc+0.5 | V |
| Vo ${ }^{(2)}$ | Output Voltage Range | -0.5 to Vcc+0.5 | V |
| IIK | Input Clamp Current, ( $\mathrm{V}_{1}<0$ or $\mathrm{V} 1>\mathrm{VcC}$ ) | $\pm 20$ | mA |
| Iok | Output Clamp Current, (Vo < 0 or Vo > Vcc) | $\pm 50$ | mA |
| Iout | Continuous Output Current, (VO = 0 to VCC) | $\pm 50$ | mA |
| Icc | Continuous Current Through Vcc or GND | $\pm 500$ | mA |
| TA | Operating Free-Air Temperature Range | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature Range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

| SymboI | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| VcC | Supply Voltage | 4.5 | 5.5 | V |
| VIH | High-Level Input Voltage | 2 |  | V |
| VIL | Low-Level Input Voltage |  | 0.8 | V |
| IOH | High-Level Output Current |  | -4 | mA |
| IOL | Low-Level Output Current |  | 8 | mA |
| TA | Operating Free-Air <br> Temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

| Parameter | Test Conditions |  |  |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | $\mathrm{Vcc}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| VOL | $\mathrm{Vcc}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| 11 | $\mathrm{Vcc}=5.5 \mathrm{~V}$, | $\mathrm{VI}=\mathrm{Vcc}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| loz | $\mathrm{Vcc}=5.5 \mathrm{~V}$, | $\mathrm{Vo}=\mathrm{Vcc}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| Icc | $\mathrm{Vcc}=5.5 \mathrm{~V}$, | $1 \mathrm{O}=0 \mathrm{~mA}$, | $\mathrm{VI}=\mathrm{Vcc}$ or GND | Outputs HIGH |  |  | 60 | mA |
|  |  |  |  | Outputs LOW |  |  | 130 |  |
|  |  |  |  | Outputs Disabled |  |  | 60 |  |
| Ci | V I $=0$, | $f=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| Co | V O $=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 8 |  | pF |

NOTE:

1. All typical values are at $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$.

## AC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE (SEE FIGURE 4 THROUGH 18)

| Symbol | Parameter | IDT723613L15 |  | IDT723613L20 |  | IDT723613L30 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Clock Frequency, CLKA or CLKB | - | 66.7 | - | 50 | - | 33.4 | MHz |
| tCLK | Clock Cycle Time, CLKA or CLKB | 15 | - | 20 | - | 30 | - | ns |
| tCLKH | Pulse Duration, CLKA and CLKB HIGH | 6 | - | 8 | - | 12 | - | ns |
| tCLKL | Pulse Duration, CLKA and CLKB LOW | 6 | - | 8 | - | 12 | - | ns |
| tos | Setup Time, A0-A35 before CLKAT and B0-B35 before CLKB $\uparrow$ | 4 | - | 5 | - | 6 | - | ns |
| tens | Setup Time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R} A}, \mathrm{ENA}$, and MBA before CLKA $\uparrow$; $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$, and ENB before CLKB $\uparrow$ | 5 | - | 5 | - | 6 | - | ns |
| tszs | Setup Time, SIZO, SIZ1, and $\overline{\mathrm{BE}}$ before CLKB $\uparrow$ | 4 | - | 5 | - | 6 | - | ns |
| tsws | Setup Time, SW0 and SW1 before CLKB $\uparrow$ | 5 | - | 7 | - | 8 | - | ns |
| tPGS | Setup Time, ODD/EVEN and PGB before CLKB $\uparrow^{(1)}$ | 4 | - | 5 | - | 6 | - |  |
| tRSTS | Setup Time, $\overline{\mathrm{RST}}$ LOW before CLKA $\uparrow$ or CLKB $\uparrow^{(2)}$ | 5 | - | 6 | - | 7 | - | ns |
| tFSS | Setup Time, FS0 and FS1 before RST HIGH | 5 | - | 6 | - | 7 | - | ns |
| tDH | Hold Time, A0-A35 after CLKAT and B0-B35 after CLKB $\uparrow$ | 1 | - | 1 | - | 1 | - | ns |
| tenh | Hold Time, $\overline{\text { CSA }}$ W/RA, ENA and MBA after CLKA $\uparrow$; $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$, and ENB after CLKB $\uparrow$ | 1 | - | 1 | - | 1 | - | ns |
| tszH | Hold Time, SIZO, SIZ1, and $\overline{\mathrm{BE}}$ after CLKB $\uparrow$ | 2 | - | 2 | - | 2 | - | ns |
| tSWH | Hold Time, SW0 and SW1 after CLKB $\uparrow$ | 0 | - | 0 | - | 0 | - | ns |
| tPGH | Hold Time, ODD/EVEN and PGB after CLKB $\uparrow^{(1)}$ | 0 | - | 0 | - | 0 | - | ns |
| tRSTH |  | 5 | - | 6 | - | 7 | - | ns |
| tFSH | Hold Time, FS0 and FS1 after RST HIGH | 4 | - | 4 | - | 4 | - | ns |
| tSKEW $1^{(3)}$ | Skew Time, between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\mathrm{EF}}$ and $\overline{\mathrm{FF}}$ | 8 | - | 8 | - | 10 | - | ns |
| tSKEW2 ${ }^{(3)}$ | Skew Time, between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\mathrm{AE}}$ and $\overline{\mathrm{AF}}$ | 9 | - | 16 | - | 20 | - | ns |

## NOTES:

1. Only applies for a clock edge that does a FIFO read.
2. Requirement to count the clock edge as one of at least four needed to reset a FIFO.
3. Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

## SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, CL = 30pF (SEE FIGURE 4 THROUGH 18)

| Symbol | Parameter | IDT723613L15 |  | IDT723613L20 |  | IDT723613L30 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tA | Access Time, CLKA $\uparrow$ to A0-A35 and CLKB $\uparrow$ to B0-B35 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| twFF | Propagation Delay Time, CLKA $\uparrow$ to $\overline{\mathrm{FF}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tref | Propagation Delay Time, CLKB $\uparrow$ to $\overline{\mathrm{EF}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tpae | Propagation Delay Time, CLKB $\uparrow$ to $\overline{\mathrm{AE}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tPaF | Propagation Delay Time, CLKA $\uparrow$ to $\overline{\mathrm{AF}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tPMF | Propagation Delay Time, CLKA个 to MBF1 LOW or MBF2 HIGH and CLKB $\uparrow$ to $\overline{M B F 2}$ LOW or MBF1 HIGH | 1 | 9 | 1 | 12 | 1 | 15 | ns |
| tPMR | Propagation Delay Time, CLKA $\uparrow$ to B0-B35 ${ }^{(1)}$ and CLKB $\uparrow$ to A0-A35 ${ }^{(2)}$ | 3 | 11 | 3 | 12 | 3 | 15 | ns |
| tPPE ${ }^{(3)}$ | Propagation delay time, CLKB $\uparrow$ to $\overline{\text { PEFB }}$ | 2 | 11 | 2 | 12 | 2 | 13 | ns |
| tmpV | Propagation Delay Time, SIZ1, SIZ0 to B0-B35 valid | 1 | 11 | 1 | 11.5 | 1 | 12 | ns |
| tPDPE | Propagation Delay Time, A0-A35 valid to PEFA valid; BO-B35 valid to $\overline{\text { PEFB }}$ valid | 3 | 10 | 3 | 11 | 3 | 13 | ns |
| tPOPE | Propagation Delay Time, ODD/EVEN to $\overline{\text { PEFA }}$ and PEFB | 3 | 11 | 3 | 12 | 3 | 14 | ns |
| tPOPB ${ }^{(4)}$ | Propagation Delay Time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35) | 2 | 12 | 2 | 13 | 2 | 15 | ns |
| tPEPE | Propagation Delay Time, $\overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$, MBA, or PGA to PEFA; $\overline{C S B}, ~ E N B, W / \bar{R} B, ~ S I Z 1$, SIZO, or PGB to PEFB | 1 | 11 | 1 | 12 | 1 | 14 | ns |
| tPEPB ${ }^{(4)}$ | Propagation Delay Time, $\overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$, MBA, or PGA to parity bits (A8, A17, A26, A35); $\overline{C S B}, ~ E N B, W / \bar{R} B, S I Z 1, S I Z O$, or PGB to parity bits (B8, B17, B26, B35) | 3 | 12 | 3 | 13 | 3 | 14 | ns |
| tRSF | Propagation Delay Time, $\overline{\mathrm{RST}}$ to $\overline{\mathrm{AE}}, \overline{\mathrm{EF}}$ LOW and $\overline{A F}, \overline{M B F 1}, \overline{M B F 2}$ HIGH | 1 | 15 | 1 | 20 | 1 | 25 | ns |
| ten | Enable Time, $\overline{C S A}$ and W/R̄A LOW to AO-A35 active and $\overline{C S B}$ LOW and $W / \bar{R} B$ HIGH to B0-B35 active | 2 | 10 | 2 | 12 | 2 | 14 | ns |
| tDIS | Disable Time, $\overline{\text { CSA }}$ or W/信A HIGH to A0-A35 at high impedance and $\overline{\text { CSB }}$ HIGH or W/RB LOW to B0-B35 at high impedance | 1 | 8 | 1 | 9 | 1 | 11 | ns |

## NOTES:

1. Writing data to the mail1 register when the $\mathrm{BO}-\mathrm{B} 35$ outputs are active and $\mathrm{SIZ1}$ and SIZO are HIGH .
2. Writing data to the mail2 register when the A0-A35 outputs are active.
3. Only applies when a new port-B bus size is implemented by the rising CLKB edge.
4. Only applies when reading data from a mail register.

## FUNCTIONAL DESCRIPTION

## RESET (RST)

The IDT723613 is reset by taking the reset ( $\overline{\text { RST }}$ ) input LOW for at least four port A clock (CLKA) and four port B clock (CLKB) LOW-to-HIGH transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of the FIFO and forces the fullflag (所) LOW, the empty flag ( $\overline{\mathrm{EF}}$ ) LOW, the almost-empty flag ( $\overline{\mathrm{AE}}$ ) LOW, and the almost-fullflag ( $\overline{\mathrm{AF}}$ ) HIGH. A reset also forces the mailbox flags (MBF1, MBF2) HIGH. After a reset, $\overline{F F}$ is set HIGH after two LOW-to-HIGH transitions of CLKA. The device must be reset after power up before data is written to its memory.

A LOW-to-HIGH transition on the $\overline{\text { RST input loads the }}$ almost-full and almost-empty offset register ( X ) with the value selected by the flag select (FSO, FS1) inputs. The values that can be loaded into the register are shown in Table 1.

## TABLE 1: FLAG PROGRAMMING

| FS1 | FS0 | $\overline{\text { RST }}$ | ALMOST-FULL AND <br> ALMOST-EMPTY FLAG <br> OFFSET REGISTER (X) |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $\uparrow$ | 16 |
| $H$ | $L$ | $\uparrow$ | 12 |
| $L$ | $H$ | $\uparrow$ | 8 |
| $L$ | $L$ | $\uparrow$ | 4 |

## FIFO WRITE/READ OPERATION

The state of the port A data (AO-A35) outputs is controlled by the port-A chip select (CSA) and the port-A write/read select ( $W / \bar{R} A$ ). The AO-A35 outputs are in the high-impedance state when either CSA or W/RA is HIGH. The AO-A35 outputs are active when both $\overline{\mathrm{CSA}}$ and $\mathrm{W} / \overline{\mathrm{R}} A$ are LOW.

Data is loaded into the FIFO from the AO-A35 inputs on a LOW-to-HIGH transition of CLKA when $\overline{C S A}$ is LOW, W/RA is HIGH, ENA is HIGH, MBA is LOW, and FFA is HIGH (see Table 2).

The state of the port B data (BO-B35) outputs is controlled by the port B chip select (CSB) and the port B write/read select ( $\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ ). The BO -B35 outputs are in the high-impedance state when either $\overline{\mathrm{CSB}}$ or $\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ is HIGH . The B0-B35 outputs are active when both $\overline{C S B}$ and $W / \bar{R} B$ are LOW. Data is read from the FIFO to the B0-B35 outputs by a LOW-to-HIGH transition of CLKB when CSB is LOW, W/RB is LOW, ENB is HIGH, EFB is HIGH, and either SIZO or SIZ1 is LOW (see Table 3).

The setup and hold-time constraints to the port clocks for the port chip selects ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ) and write/read selects (W/ $\overline{\mathrm{R}} \mathrm{A}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ ) are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port's chip select and write/read select can change states during the setup and hold time window of the cycle.

## SYNCHRONIZED FIFO FLAGS

Each FIFO flag is synchronized to its port clock through two flip-flop stages. This is done to improve the flags' reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate asynchronously to one another. $\overline{F F}$ and $\overline{A F}$ are synchronized to CLKA. $\overline{E F}$ and $\overline{\mathrm{AE}}$ are synchronized to CLKB. Table 4 shows the relationship of each port flag to the level of FIFO fill.

TABLE 2: PORT A ENABLE FUNCTION TABLE

| $\overline{\text { CSA }}$ | W/R $\mathbf{R A}$ | ENA | MBA | CLKA | A0-A35 OUPTUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | FIFO write |
| L | H | H | H | $\uparrow$ | In high impedence state | Mail1 write |
| L | L | L | L | X | Active, mail2 register | None |
| L | L | H | L | $\uparrow$ | Active, mail2 register | None |
| L | L | L | H | X | Active, mail2 register | None |
| L | L | H | H | $\uparrow$ | Active, mail2 register | Mail2 read (set MBF2 HIGH) |

TABLE 3: PORT B ENABLE FUNCTION TABLE

| $\overline{\text { CSB }}$ | W/砛 | ENB | SIZ1, SIZO | CLKB | B0-B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | One, both LOW | $\uparrow$ | In high-impedance state | None |
| L | H | H | Both HIGH | $\uparrow$ | In high-impedance state | Mail2 write |
| L | L | L | One, both LOW | X | Active, FIFO output regisger | None |
| L | L | H | One, both LOW | $\uparrow$ | Active, FIFO output register | FIFO read |
| L | L | L | Both HIGH | X | Active, mail1 register | None |
| L | L | H | Both HIGH | $\uparrow$ | Active mail1 register | Mail1 read (set $\overline{\text { MBF1 HIGH) }}$ |

## EMPTY FLAG (EF)

The FIFO empty flag is synchronized to the port clock that reads data from its array (CLKB). When the empty flag is HIGH, new data can be read to the FIFO output register. When the empty flag is LOW, the FIFO is empty and attempted FIFO reads are ignored. When reading the FIFO with a byte or word size on port $B, \overline{E F}$ is set LOW when the fourth byte or second word of the last long word is read.

The FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls the empty flag monitors a write-pointer and readpointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. A word written to the FIFO can be read to the FIFO output register in a minimum of three port B clock (CLKB) cycles. Therefore, an empty flag is LOW if a word in memory is the next data to be sent to the FIFO output register and two CLKB cycles have not elapsed since

TABLE 4: FIFO FLAG OPERATION

| NUMBER OF 36-BIT WORDS IN THE FIFO | $\begin{aligned} & \text { SYNCHRO- } \\ & \text { NIZED } \\ & \text { TO CLKB } \\ & \hline \end{aligned}$ |  | SYNCHRONIZED TO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | EF | $\overline{\mathrm{AE}}$ | $\overline{\mathrm{AF}}$ | FF |
| 0 | L | L | H | H |
| 1 to $X$ | H | L | H | H |
| $(X+1)$ to [64-(X+1)] | H | H | H | H |
| $(64-X)$ to 63 | H | H | L | H |
| 64 | H | H | L | L |

## NOTE:

1. X is the value in the almost-empty flag and almost-full flag offset register
the time the word was written. The empty flag of the FIFO is set HIGH by the second LOW-to-HIGH transition of CLKB, and the new data word can be read to the FIFO output register in the following cycle.

A LOW-to-HIGH transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time tSKEW1 or greater after the write. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 9).

## FULL FLAG (厈)

The FIFO full flag is synchronized to the port clock that writes data to its array (CLKA). When the full flag is HIGH, a SRAM location is free to receive new data. No memory locations are free when the full flag is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to the FIFO, its write-pointer is incremented. The state machine that controls the full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from the FIFO, its previous memory location is ready to be written in a minimum of three CLKA cycles. Therefore, a full flag is LOW if less than two CLKA cycles have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on the full flag synchronizing clock after the read sets the full flag HIGH and data can be written in the following clock cycle.

A LOW-to-HIGH transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time tskew1 or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 10).

## ALMOST-EMPTY FLAG ( $\overline{A E}$ )

The FIFO almost empty-flag is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls the almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost
empty+2. The almost-empty state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with one of four preset values during a device reset (see reset above). The almost-empty flag is LOW when the FIFO contains $X$ or less long words in memory and is HIGH when the FIFO contains ( $\mathrm{X}+1$ ) or more long words.

TwoLOW-to-HIGH transitions on the port B clock (CLKB) are required after a FIFO write for the almost-empty flag to reflect the new level of fill. Therefore, the almost-empty flag of a FIFO containing $(X+1)$ or more long words remains LOW if two CLKB cycles have not elapsed since the write that filled the memory to the $(\mathrm{X}+1)$ level. The almost-empty flag is set HIGH by the second CLKB LOW-to-HIGH transition after the FIFO write that fills memory to the ( $\mathrm{X}+1$ ) level. A LOW-toHIGH transition of CLKB begins the first synchronization cycle if it occurs at time tSKEW2 or greater after the write that fills the FIFO to ( $\mathrm{X}+1$ ) long words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 11).

## ALMOST FULL FLAG ( $\overline{\mathrm{AF}}$ )

The FIFO almost-full flag is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almostfull state is defined by the value of the almost-full and almostempty offset register (X). This register is loaded with one of four preset values during a device reset (see reset above). The almost-full flag is LOW when the FIFO contains (64-X) or more long words in memory and is HIGH when the FIFO contains $[64-(\mathrm{X}+1)]$ or less long words.

Two LOW-to-HIGHtransitions on the port A clock (CLKA) are required after a FIFO read for the almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [ $64-(\mathrm{X}+1)$ ] or less words remains LOW if two CLKA cycles have not elapsed since the read that reduced the number of long words in memory to [ $64-(\mathrm{X}+1)$ ]. The almostfull flag is set HIGH by the second CLKA LOW-to-HIGH transition after the FIFO read that reduces the number of long words in memory to [64-(X+1)]. A LOW-to-HIGH transition on CLKA begins the first synchronization cycle if it occurs at time tSKEW2 or greater after the read that reduces the number of long words in memory to $[64-(\mathrm{X}+1)$ ]. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 12).

## MAILBOX REGISTERS

Two 36 -bit bypass registers (mail1, mail2) are on the IDT723613 to pass command and control information between port $A$ and port $B$ without putting it in queue. A LOW-toHIGH transition on CLKA writes AO-A35 data to the mail1 register when a port A write is selected by $\overline{C S A}, W / \bar{R} A$, and ENA (with MBA HIGH). A LOW-to-HIGH transition on CLKB writes B0-B35 data to the mail2 register when a port B write is selected by CSB, W/R̄B, and ENB (and both SIZO and SIZ1 are HIGH ). Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) LOW. Attempted writes to a mail register are ignored while its mail flag is LOW.

When the port B data (B0-B35) outputs are active, the
data on the bus comes from the FIFO output register when either one or both SIZ1 and SIZO are LOW and from the mail1 register when both SIZ1 and SIZO are HIGH. The mail1 register flag ( $\overline{\mathrm{MBF}}$ ) is set HIGH by a rising CLKB edge when a port $B$ read is selected by $\overline{C S B}, W / \bar{R} B$, and $E N B$, (and both SIZ1 and SIZO HIGH). The mail2 register flag (MBF2) is set HIGH by a rising CLKA edge when a port A read is selected by $\overline{C S A}, W / \bar{R} A$, and ENA (with MBAHIGH). The data in a mail register remains intact after it is read and changes only when new data is written to the register.

## DYNAMIC BUS SIZING

The port B bus can be configured in a 36 -bit long word, 18 -bit word, or 9 -bit byte format for data read from the FIFO. Word- and byte-size bus selections can utilize the most significant bytes of the bus (big endian) or least significant bytes of the bus (little endian). Port B bus-size can be changed dynamically and synchronous to CLKB to communicate with peripherals of various bus widths.

The levels applied to the port B bus-size select (SIZO, $\mathrm{SIZ1}$ ) inputs and the big-endian select ( $\overline{\mathrm{BE}}$ ) input are stored on each CLKB LOW-to-HIGH transition. The stored port B bus-size selection is implemented by the next rising edge on CLKB according to Figure 1.

Only 36 -bit long-word data is written to or read from the FIFO memory on the IDT723613. Bus-matching operations are done after data is read from the FIFO RAM. Port B bus sizing does not apply to mail register operations.

## BUS-MATCHING FIFO READS

Data is read from the FIFO RAM in 36 -bit long-word increments. If a long-word bus-size is implemented, the entire long word immediately shifts to the FIFO output register upon a read. If byte or word size is implemented on port B, only the first one or two bytes appear on the selected portion of the FIFO output register, with the rest of the long word stored in auxiliary registers. In this case, subsequent FIFO reads with the same bus-size implementation output the rest of the long word to the FIFO output register in the order shown by Figure 1.

Each FIFO read with a new bus-size implementation automatically unloads data from the FIFO RAM to its output register and auxiliary registers. Therefore, implementing a new port B bus-size and performing a FIFO read before all bytes or words stored in the auxiliary registers have been read results in a loss of the unread data in these registers.

When reading data from FIFO in byte or word format, the unused B0-B35 outputs remain inactive but static, with the unused FIFO output register bits holding the last data value to decrease power consumption.

## BYTE SWAPPING

The byte-order arrangement of data read from the FIFO can be changed synchronous to the rising edge of CLKB. Byte-order swapping is not available for mail register data. Four modes of byte-order swapping (including no swap) can be done with any data port size selection. The order of the bytes are rearranged within the long word, but the bit order within the bytes remaines constant.


Figure 1. Dynamic Bus Sizing


Figure 1. Dynamic Bus Sizing (continued)

Byte arrangement is chosen by the port $B$ swap select (SW0, SW1) inputs on a CLKB rising edge that reads a new long word from the FIFO. The byte order chosen on the first byte or first word of a new long word read from the FIFO is maintained until the entire long word is transferred, regardless of the SW0 and SW1 states during subsequent reads. Figure 3 is an example of the byte-order swapping available for long word reads. Performing a byte swap and bus-size simulationeously for a FIFO read first rearranges the bytes as shown in Figure 3, then outputs the bytes as shown in Figure 1.

PORT-B MAIL REGISTER ACCESS
In addition to selecting port B bus sizes for FIFO reads, the port B bus size select (SIZO, SIZ1) inputs also access the mail registers. When both SIZO and SIZ1 are HIGH, the mail1 register is accessed for a port B long-word read and the mail2 register is accessed for a port Blong-word write. The mail register is accessed immediately and any bus-sizing operation that can be underway is unaffected by the mail register access. After the mail register access is complete, the previous FIFO access can resume in the next


Figure 2. Logic Diagram for SIZO, SIZ1, and BE Register

| SW1 | SW0 |
| :---: | :---: |
| L | L |


| SW1 | SW0 |
| :---: | :---: |
| $L$ | $H$ |


| SW1 | SW0 |
| :---: | :---: |
| $H$ | L |


(c) WORD SWAP

Figure 3. Byte Swapping for FIFO Reads (Long-Word Size Example)

CLKB cycle. The logic diagram in Figure 2 shows the previous bus-size selection is preserved when the mail registers are accessed from port B . A port B bus-size is implemented on each rising CLKB edge according to the states of SIZ0_Q, SIZ1_Q, and $\overline{B E} \_Q$.

## PARITY CHECKING

The port A data inputs (A0-A35) and port B data inputs (B0B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the port A data bus is reported by a low level on the port A parity error flag ( $\overline{\mathrm{PEFA}}$ ). A parity failure on one or more bytes of the port $B$ data inputs that are valid for the bus-size implementation is reported by a low level on the port $B$ parity error flag ( $\overline{\mathrm{PEFB}}$ ). Odd or even parity checking can be selected, and the parity error flags can be ignored if this feature is not desired.

Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more valid bytes of a port is reported by a LOW level on the corresponding port-parity-errorflag ( $\overline{\mathrm{PEFA}}, \overline{\mathrm{PEFB}}$ ) output. Port $A$ bytes are arranged as A0-A8, A9-A17, A18$A 26$, and $A 27-A 35$, and port $B$ bytes are arranged as $B 0-B 8$, B9-B17, B18-B26, and B27-B35, and its valid bytes are those used in a port $B$ bus size implementation. When odd/even parity is selected, a port-parity-error flag ( $\overline{\mathrm{PEFA}}, \overline{\mathrm{PEFB}}$ ) is LOW if any byte on the port has an odd/even number of LOW levels applied to its bits.

The four parity trees used to check the A0-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads $(P G A=H I G H)$. When a port A read from the mail2 register with parity generation is selected with $\overline{\text { CSA }}$ LOW, ENA HIGH, W/R̄A LOW, MBA HIGH, and PGA HIGH, the port A parity error flag ( $\overline{\mathrm{PEFA}})$ is held HIGH regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port B reads ( $\mathrm{PGB}=\mathrm{HIGH}$ ). When a port B read from the mail1 register with parity generation is selected with $\overline{\mathrm{CSB}}$ LOW, ENB HIGH, W/RB LOW, both SIZ0 and SIZ1 HIGH, and

PGB HIGH, the port B parity error flag ( $\overline{\mathrm{PEFB}}$ ) is held HIGH regardless of the levels applied to the B0-B35 inputs.

## PARITY GENERATION

A HIGH level on the port A parity generate select (PGA) or port B generate select (PGB) enables the IDT723613 to generate parity bits for port reads from a FIFO or mailbox register. Port A bytes are arranged as A0-A8, A9-A17, A18A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port B bytes are arranged as B0-B8, B9B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all nine inputs of a byte regardless of the state of the parity generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/ $\overline{E V E N}$ select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.

Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port A parity generate select (PGA) and odd/even parity select (ODD/EVEN) have setup and hold time constraints to the port A clock (CLKA) and the port B parity generate select (PGB) and ODD/EVEN select have setup and hold time constraints to the port $B$ clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new long word to the FIFO output register.

The circuit used to generate parity for the mail1 data is shared by the port $B$ bus ( $\mathrm{B} 0-\mathrm{B} 35$ ) to check parity and the circuit used to generate parity for the mail2 data is shared by the port A bus (A0-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port chip select ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ) is LOW, enable (ENA, ENB ) is HIGH, and write/read select (W/XA, W/RB) input is LOW, the mail register is selected (MBA HIGH for port A; both SIZ0 and SIZ1 are HIGH for port B), and port parity generate select (PGA, PGB) is HIGH. Generating parity for mail register data does not change the contents of the register.


Figure 4. Device Reset Loading the $X$ Register with the Value of Eight


NOTE:

1. Written to the FIFO.

Figure 5. FIFO Write Cycle Timing


## NOTES:

1. $\mathrm{SIZO}=\mathrm{HIGH}$ and $\mathrm{SIZ1}=\mathrm{HIGH}$ selects the mail1 register for output on B0-B35.
2. Data read from FIFO1.

## DATA SWAP TABLE FOR FIFO LONG-WORD READS

| FIFO DATA WRITE |  |  |  | SWAP MODE |  | FIFO DATA READ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A35-A27 | A26-A18 | A17-A9 | A8-A0 | SW1 | SW0 | B35-B27 | B26-B18 | B17-B9 | B8-B0 |
| A | B | C | D | L | L | A | B | C | D |
| A | B | C | D | L | H | D | C | B | A |
| A | B | C | D | H | L | C | D | A | B |
| A | B | C | D | H | H | B | A | D | C |

Figure 6. FIFO Long-Word Read Cycle Timing


NOTES;

1. $\mathrm{SIZ} 0=\mathrm{HIGH}$ and $\mathrm{SIZ1}=\mathrm{HIGH}$ selects the mail1 register for output on $\mathrm{B} 0-\mathrm{B} 35$.
2. Unused word B0-B17 or B18-B35 holds last FIFO1 output register data for word-size reads.

DATA SWAP TABLE FOR FIFO WORD READS

| FIFO DATA WRITE |  |  |  | SWAP MODE |  | $\begin{aligned} & \text { READ } \\ & \text { NO. } \end{aligned}$ | FIFO DATA READ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | BIG ENDIAN | LITTLE ENDIAN |  |
| A35-A27 | A26-A18 | A17-A9 | A8-A0 |  |  | SW1 | SW0 | B35-B27 | B26-B18 | B17-B9 | B8-B0 |
| A | B | C | D | L | L |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ |
| A | B | C | D | L | H |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & D \\ & B \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & A \\ & C \end{aligned}$ |
| A | B | C | D | H | L | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { B } \\ & \text { D } \end{aligned}$ |
| A | B | C | D | H | H | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & B \\ & D \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ |

Figure 7. FIFO Word Read-Cycle Timing


NOTES:

1. $\mathrm{SIZO}=\mathrm{HIGH}$ and $\mathrm{SIZ1}=$ HIGH selects the mail1 register for output on B0-B35.
2. Unused bytes hold last FIFO output register data for byte-size reads.

DATA SWAP TABLE FOR FIFO BYTE READS

| FIFO DATA WRITE |  |  |  | SWAP MODE |  | $\begin{aligned} & \text { READ } \\ & \text { NO. } \end{aligned}$ | FIFO DATA READ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | BIG ENDIAN | LITTLE ENDIAN |  |
| A35-A27 | A26-A18 | A17-A9 | A8-A0 |  |  | SW1 | SWO | B35-B27 | B8-B0 |
| A | B | C | D | L | L |  | 1 2 3 4 | $\begin{aligned} & \hline \mathrm{A} \\ & \mathrm{~B} \\ & \mathrm{C} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{C} \\ & \mathrm{~B} \\ & \mathrm{~A} \end{aligned}$ |
| A | B | C | D | $L$ | H | 1 2 3 4 | $\begin{aligned} & \mathrm{D} \\ & \mathrm{C} \\ & \mathrm{~B} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { A } \\ & \text { B } \\ & \text { C } \\ & \text { D } \end{aligned}$ |
| A | B | C | D | H | L | 1 2 3 4 | $\begin{aligned} & \text { C } \\ & \text { D } \\ & \text { A } \\ & \text { B } \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{~A} \\ & \mathrm{D} \\ & \mathrm{C} \end{aligned}$ |
| A | B | C | D | H | H | 1 2 3 4 | $\begin{aligned} & \mathrm{B} \\ & \mathrm{~A} \\ & \mathrm{D} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{D} \\ & \mathrm{~A} \\ & \mathrm{~B} \end{aligned}$ |

Figure 8. FIFO Byte Read-Cycle Timing


NOTES:

1. $\operatorname{tSKEW} 1$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{E F}$ to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CL.KB edge is less than tSKEW1, then the transition of EF HIGH may occur one CLKB cycle later than shown.
2. Port B size of long word is selected for the FIFO read by $\mathrm{SIZ1}=\mathrm{LOW}, \mathrm{SIZO}=\mathrm{LOW}$. If port-B size is word or byte, $\overline{\mathrm{EF}}$ is set LOW by the last word or byte read from the FIFO, respectively.

Figure 9. EF Flag Timing and First Data Read when the FIFO is Empty


## NOTES:

1. $\operatorname{tSKEW} 1$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{E F}$ to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tSKEW1, then the transition of EF HIGH may occur one CLKA cycle later than shown.
2. Port B size of long word is selected for the FIFO read by $S I Z 1=L O W, S I Z O=L O W$. If port $B$ size is word or byte, tSKEW 1 is referenced from the rising CLKB edge that reads the first word or byte of the long word, respectively.

Figure 10. FF Flag Timing and First Available Write when the FIFO is Full


## NOTES:

1. tSKEW2 is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A E}$ to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than TSKEW2, then AE may transition HIGH one CLKB cycle later than shown.
2. FIFO write $(\overline{\mathrm{CSA}}=\mathrm{LOW}, \mathrm{W} / \mathrm{RA}=\mathrm{HIGH}, \mathrm{MBA}=\mathrm{LOW}), \mathrm{FIFO}$ read $(\overline{\mathrm{CSB}}=\mathrm{LOW}, \mathrm{W} / \mathrm{RB}=\mathrm{LOW}, \mathrm{MBB}=\mathrm{LOW})$.
3. Port B size of long word is selected for the FIFO read by $\mathrm{SIZ1}=\mathrm{LOW}, \mathrm{SIZO}=\mathrm{LOW}$. If port B size is word or byte, TSKEW2 is referenced to the first word or byte of the long word, respectively.

Figure 11. Timing for $\overline{A E}$ when the FIFO is Almost Empty


## NOTES:

1. tSKEWz is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A F}$ to transition HIGH in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsKEwz, then $\overline{\mathrm{AF}}$ may transition HIGH one CLKB cycle later than shown.
2. FIFO write $(\overline{\mathrm{CSA}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{R} A}=\mathrm{HIGH}, \mathrm{MBA}=\mathrm{LOW})$, FIFO read $(\overline{\mathrm{CSB}}=\mathrm{LOW}, \bar{W} / R B=L O W, M B B=L O W)$.
3. Port-B size of long word is selected for FIFO read by SIZ1 = LOW, SIZO = LOW. If port B size is word or byte, tskewz is referenced from the first word or byte read of the long word, respectively.

Figure 12. Timing for $\overline{\mathrm{AF}}$ when the FIFO is Almost Full


Figure 13. Timing for Mail1 Register and MBF1 Flag


NOTE:

1. Port-A parity generation off ( $\mathrm{PGA}=\mathrm{LOW}$ ).

Figure 14. Timing for Mail2 Register and MBF2 Flag


1. $\overline{C S A}=$ LOW and $E N A=H I G H$.

Figure 15. ODD/ $\overline{E V E} \bar{N}, W / \bar{R} A, M B A$, and PGA to $\overline{\text { PEFA }}$ Timing


NOTE:

1. $\overline{\mathrm{CSB}}=\mathrm{LOW}$ and $\mathrm{ENB}=\mathrm{HIGH}$.

Figure 16. ODD/ $\overline{E V E N}, W / \bar{R} B, S I Z 1, S I Z 0$, and PGB to $\overline{P E F B}$ Timing


1. $\mathrm{ENA}=\mathrm{HIGH}$.

Figure 17. Parity Generation Timing when Reading from the Mail2 Register


Figure 18. Parity Generation Timing when Reading from the Mail1 Register

## TYPICAL CHARACTERISTICS

## SUPPLY CURRENT CLOCK FREQUENCY



FIGURE 19

## CALCULATING POWER DISSIPATION

The ICC current for the graph in Figure 19 was taken while simultaneously reading and writing the FIFO on the IDT723613 with CLKA and CLKB set to $\mathrm{f}_{\mathrm{s}}$. All date inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-copacitance load. Once the capacitive lead per data-output channel is known, the power dissipation can be calculated with the equation below.

With ICC(t) taken from Figure 19, the maximum power dissipation (PT) of the IDT723613 may be calculated by:

$$
\mathrm{PT}=\operatorname{Vcc} x \operatorname{ICC}(f)+\sum\left[\mathrm{CL}_{\mathrm{L}} \times(\mathrm{VOH}-\mathrm{VoL})^{2} \times \mathrm{fo}\right)
$$

where:

| CL | $=$ | output capacitive load |
| :--- | :--- | :--- |
| fo | $=$ | switching frequency of an output |
| VOH | $=$ | output high-level voltage |
| VOL | $=$ | output high-level voltage |

When no reads or writes are occurring on the IDT723613, the power dissipated by a single clock (CLKA or CLKB) input running at frequency $f_{s}$ is calculated by:

PT $=\mathrm{VCC} \times \mathrm{f}_{\mathrm{s}} \times 0.29 \mathrm{ma} / \mathrm{MHz}$

## PARAMETER MEASUREMENT INFORMATION



PROPAGATION DELAY LOAD CIRCUIT


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PULSE DURATIONS


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTE:

1. Includes probe and jig capacitance.

Figure 20. Load Circuit and Voltage Waveforms

## ORDERING INFORMATION




Integrated Device Technology, Inc.
$\begin{array}{ll}\text { CMOS SyncFIFO } \\ 512 \times 36,1024 \times 36, & \text { IDT723631 } \\ 2048 \times 36 & \text { IDT723641 } \\ \end{array}$

## Advance information for the IDT723631

Final information for the IDT723641
Advance information for the IDT723651
FEATURES:

- Free-running CLKA and CLKB can be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge)
- Clocked FIFO buffering data from Port A to Port B
- Storage capacity: IDT723631-512×36

IDT723641-1024 x 36
IDT723651-2048×36

- Synchronous read retransmit capability
- Mailbox register in each direction
- Programmable Almost-Full and Almost-Empty flags
- Microprocessor interface control logic
- Input-Ready (IR) and Almost-Full ( $\overline{\mathrm{AF}}$ ) flags synchronized by CLKA
- Output-Ready (OR) and Almost-Empty ( $\overline{\mathrm{AE}}$ ) flags synchronized by CLKB
- Low-power 0.8-micron advanced CMOS technology
- Supports clock frequencies up to 67 Mhz
- Fast access times of 11 ns
- Available in 132-pin plastic quad flat package (PQF) or space-saving 120 -pin thin quad flat package (TQFP)


## DESCRIPTION:

The IDT723631/723641/723651 is a monolithic highspeed, low-power, CMOS clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 12 ns. The $512 / 1024 / 2048 \times 36$ dual-port SRAM FIFO buffers data from port A to Port B. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and al-

## FUNCTIONAL BLOCK DIAGRAM



## DESCRIPTION (CONTINUED)

most empty) to indicate when a selected number of words is stored in memory. Communication between each port may take place with two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices may be used in parallel to create wider data paths. Expansion is also possible in word depth.

The IDT723631/723641/723651 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a continuous (free-running) port clock by enable
signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses with synchronous control.

The input-ready (IR) flag and almost-full ( $\overline{\mathrm{AF}}$ ) flag of the FIFO are two-stage synchronized to CLKA. The output-ready (OR) flag and almost-empty ( $\overline{\mathrm{AE}}$ ) flag of the FIFO are twostage synchronized to CLKB. Offset values for the almost-full and almost empty flags of the FIFO can be programmed from port $A$ or through a serial input.

## PIN CONFIGURATION



## Notes:

1. $\mathrm{NC}-\mathrm{No}$ internal connection
2. Uses Yamaichi socket IC51-1324-828

## PQF PACKAGE TOP VIEW

## PIN CONFIGURATION (CONTINUED)



3023 drw 02a

Note:

1. NC - No internal connection

## TQFP

TOP VIEW

## PIN DESCRIPTION

| Symbol | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| A0-A35 | Port-A Data | I/O | 36-bit bidirectional data port for side A. |
| $\overline{\mathrm{AE}}$ | Almost-Empty Flag | 0 | Programmable flag synchronized to CLKB. It is LOW when the number of words in the FIFO is less than or equal to the value in the almost-empty register (X). |
| $\overline{\mathrm{AF}}$ | Almost-Full Flag. | 0 | Programmable flag synchronized to CLKA. It is LOW when the number of empty locations in the FIFO is less than or equal to the value in the almost-full offset register (Y). |
| B0-B35 | Port-B Data. | 1/0 | 36-bit bidirectional data port for side B. |
| CLKA | Port-A Clock | 1 | CLKA is a continuous clock that synchronizes all data transfers through port-A and may be aynchronous or coincident to CLKB. IR and $\overline{A F}$ are synchronous to the LOW-to-HIGH transition of CLKA. |
| CLKB | Port-B Clock | 1 | CLKB is a continuous clock that synchronizes all data transfers through port-B and may be asynchronous or coincident to CLKA. OR and $\overline{\mathrm{AE}}$ are synchro nous to the LOW-to-HIGH transition of CLKB. |
| $\overline{\text { CSA }}$ | Port-A Chip Select | 1 | $\overline{\text { CSA }}$ must be LOW to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A. The AO-A35 outputs are in the high-impedance state when CSA is HIGH. |
| $\overline{\text { CSB }}$ | Port-B Chip Select | 1 | $\overline{\mathrm{CSB}}$ must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B. The B0-B35 outputs are in the high-impedance state when CSB is HIGH. |
| ENA | Port-A Enable | 1 | ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A. |
| ENB | Port-B Enable | 1 | ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B. |
| $\begin{aligned} & \text { FS1//SEN, } \\ & \text { FSO/SD } \end{aligned}$ | Flag-Offset Select 1/ Serial Enable, Flag Offset 0 / Serial Data | 1 | FS1/SEN and FS0/SD are dual-purpose inputs used for flag offset register programming. During a device reset, FS1/SEN and FS0/SD selects the flag offset programming method. Three offset register programming methods are available: automatically load one of two preset values, parallel load from port A, and serial load. When serial load is selected for flag offset register programming, FS1/SEN is used as an enable synchronous to the LOW-to-HIGH transition of CLKA. When FS1/SEN is LOW, a rising edge on CLKA load the bit present on $\mathrm{FS} 0 / \mathrm{SD}$ into the X and Y registers. The number of bit writes required to program the offset registers is 18/20/22. The first bit write stores the Y -register MSB and the last bit write stores the X-register LSB. |
| IR | Input-Ready Flag | 0 | IR is synchronized to the LOW-to-HIGH transition of CLKA. When IR is LOW, the FIFO is full and writes to its array are disabled. When the FIFO is in retransmit mode, IR indicates when the memory has been filled to the point of the retransmit data and prevents further writes. IR is set LOW during reset and is set HIGH after reset. |
| MBA | Port-A Mailbox Select | 1 | A HIGH level chooses a mailbox register for a port-A read or write operation. |
| MBB | Port-B Mailbox Select | 1 | A HIGH level chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a HIGH level on MBB selects data from the mail1 register for output and a LOW level selects FIFO data for output. |
| $\overline{\text { MBF1 }}$ | Mail1 Register Flag | 0 | $\overline{\text { MBF1 }}$ is set LOW by the LOW-to-HIGH transition of CLKA that writes data to the mail1 register. MBF1 is set HIGH by a LOW-to-HIGH transition of CLKB when a port-B read is selected and MBB is HIGH. MBF1 is set HIGH by a reset. |

## PIN DESCRIPTION (CONTINUED)

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| $\overline{\text { MBF2 }}$ | Mail2 Register Flag | 0 | $\overline{\text { MBF2 }}$ is set LOW by the LOW-to-HIGH transition of CLKB that writes data to the mail2 register. MBF2 is set HIGH by a LOW-to-HIGH transition of CLKA when a port-A read is selected and MBA is HIGH. MBF2 is set HIGH by a reset. |
| OR | Output-Ready Flag | 0 | OR is synchronized to the LOW-to-HIGH transition of CLKB. When OR is LOW, the FIFO is empty and reads are disabled. Ready data is present in the output register of the FIFO when OR is HIGH. OR is forced LOW during the reset and goes HIGH on the third LOW-to-HIGH transition of CLKB after a word is loaded to empty memory. |
| RFM | Read From Mark | 1 | When the FIFO is in retransmit mode, a HIGH on RFM enables a LOW-toHIGH transition of CLKB to reset the read pointer to the beginning retransmit location and output the first selected retransmit data. |
| $\overline{\mathrm{RST}}$ | Reset | I | To reset the device, four LOW-to-HIGH transitions of CLKA and four LOW-toHIGH transitions of CLKB must occur while RST is LOW. The LOW-to-HIGH transition of $\overline{\text { RST }}$ latches the status of FS0 and FS1 for $\overline{\mathrm{AF}}$ and $\overline{\mathrm{AE}}$ offset selection. |
| RTM | Retransmit Mode | I | When RTM is HIGH and valid data is present in the FIFO output register (OR is HIGH), a LOW-to-HIGH transition of CLKB selects the data for the beginning of a retransmit and puts the FIFO in retransmit mode. The selected word remains the initial retransmit point until a LOW-to-HIGH transition of CLKB occurs while RTM is LOW, taking the FIFO out of retransmit mode. |
| W/ $/$ R $A$ | Port-A Write/Read Select | I | A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The A0-A35 outputs are in the high-impedance state when W/RA is HIGH. |
| W/RB | Port-B Write/Read Select | I | A LOW selects a write operation and a HIGH selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The B0-B35 outputs are in the high-impedance state when $\bar{W} /$ RB is HIGH. |

## ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED) ${ }^{(2)}$

| Symbol | Rating | Commercial | Unit |
| :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage Range | -0.5 to 7 | V |
| $\mathrm{V}^{(2)}$ | Input Voltage Range | -0.5 to Vcc+0.5 | V |
| Vo ${ }^{(2)}$ | Output Voltage Range | -0.5 to Vcc +0.5 | V |
| ІІ | Input Clamp Current, ( $\mathrm{V}_{1}<0$ or $\mathrm{V}_{1}>\mathrm{Vcc}$ ) | $\pm 20$ | mA |
| Iok | Output Clamp Current, (Vo $=<0$ or $\mathrm{Vo}>\mathrm{Vcc}$ ) | $\pm 50$ | mA |
| lout | Continuous Output Current, (Vo = 0 to Vcc) | $\pm 50$ | mA |
| Icc | Continuous Current Through Vcc or GND | $\pm 400$ | mA |
| TA | Operating Free Air Temperature Range | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| Tsta | Storage Temperature Range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.5 | V |
| VIH | HIGH Level Input Voltage | 2 | - | V |
| VIL | LOW-Level Input Voltage | - | 0.8 | V |
| IOH | HIGH-Level Output Current | - | -4 | mA |
| IOL | LOW-Level Output Current | - | 8 | mA |
| TA | Operating Free-air <br> Temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

| Parameter | Test Conditions |  |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | $1 \mathrm{OH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| VOL | $\mathrm{VCC}=4.5 \mathrm{~V}, \quad \mathrm{IOL}=8 \mathrm{~mA}$ | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
| ILI | $\mathrm{VI}=\mathrm{Vcc}$ or 0 |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ILO | $\mathrm{Vo}=\mathrm{Vcc}$ or 0 |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{VI}=\mathrm{Vcc}-0.2 \mathrm{~V}$ or 0 |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{lcc}{ }^{(2)}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}$, One Input at 3.4 V , Other Inputs at Vcc or GND | $\overline{\mathrm{CSA}}=\mathrm{VIH}$ | A0-A35 |  | 0 |  | mA |
|  |  | $\overline{\mathrm{CSB}}=\mathrm{V} \mathrm{IH}$ | B0-B35 |  | 0 |  |  |
|  |  | $\overline{\mathrm{CSA}}=\mathrm{VIL}$ | A0-A35 |  |  | 1 |  |
|  |  | $\overline{\mathrm{CSB}}=\mathrm{VIL}$ | B0-35 |  |  | 1 |  |
|  |  | All Other Inputs |  |  |  | 1 |  |
| CIN | $\mathrm{VI}=0, \quad \mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| COUT | $\mathrm{Vo}=0, \quad \mathrm{f}=1 \mathrm{MHZ}$ |  |  |  | 8 |  | pF |

## NOTES:

1. All typical values are at $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$.
2. This is the supply current when each input is at least one of the specified TTL voltage levels rather than 0 V or VCC.

## DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE

| Symbol | Parameter | $\begin{array}{\|l\|} \hline \text { IDT723631L15 } \\ \text { IDT723641L15 } \\ \text { IDT723651L15 } \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \text { IDT723631L20 } \\ \text { IDT723641L20 } \\ \text { IDT723651L20 } \\ \hline \end{array}$ |  | $\begin{array}{\|l} \text { IDT723631L30 } \\ \text { IDT723641L30 } \\ \text { IDT723651L30 } \\ \hline \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Clock Frequency, CLKA or CLKB | - | 66.7 | - | 50 | - | 33.4 | MHz |
| tCLK | Clock Cycle Time, CLKA or CLKB | 15 | - | 20 | - | 30 | - | ns |
| tCLKH | Pulse Duration, CLKA or CLKB HIGH | 6 | - | 8 | - | 12 | - | ns |
| tCLKL | Pulse Duration, CLKA or CLKB LOW | 6 | - | 8 | - | 12 | - | ns |
| tDs | Setup Time, A0-A35 before CLKAT and B0-B35 before CLKB $\uparrow$ | 5 | - | 6 | - | 7 | - | ns |
| tENS1 | Setup Time, ENA to CLKA $\uparrow$; ENB to CLKB $\uparrow$ | 5 | - | 6 | - | 7 | - | ns |
| tENS2 | Setup Time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$, and MBA to CLKA $\uparrow$; $\overline{C S B}, \bar{W} / R B$, and MBB to CLKB $\uparrow$ | 7 | - | 7.5 | - | 8 | - | ns |
| tRMS | Setup Time, RTM and RFM to CLKB $\uparrow$ | 6 | - | 6.5 | - | 7 | - | ns |
| tRSTS | Setup Time, $\overline{R S T}$ LOW before CLKA $\uparrow$ or CLKB $\uparrow^{(1)}$ | 5 | - | 6 | - | 7 | - | ns |
| tFSS | Setup Time, FS0 and FS1 before RST HIGH | 9 | - | 10 | - | 11 | - | ns |
| tSDS ${ }^{(2)}$ | Setup Time, FS0/SD before CLKA $\uparrow$ | 5 | - | 6 | - | 7 | - | ns |
| tSENS ${ }^{(2)}$ | Setup Time, FS1/SEN before CLKA $\uparrow$ | 5 | - | 6 | - | 7 | - | ns |
| tDH | Hold Time, A0-A35 after CLKA $\uparrow$ and B0-B35 after CLKB $\uparrow$ | 0 | - | 0 | - | 0 | - | ns |
| tENH1 | Hold Time, ENA after CLKA $\uparrow$; ENB after CLKB $\uparrow$ | 0 | - | 0 | - | 0 | - | ns |
| tENH2 | Hold Time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$, and MBA after CLKA $\uparrow$; $\overline{\text { CSB, W/RB, and MBB after CLKB } \uparrow ~}$ | 0 | - | 0 | - | 0 | - | ns |
| tRMH | Hold Time, RTM and RFM after CLKB $\uparrow$ | 0 | - | 0 | - | 0 | - | ns |
| tRSTH | Hold Time, $\overline{\text { RST }}$ LOW after CLKA $\uparrow$ or CLKB $\uparrow^{(1)}$ | 5 | - | 6 | - | 7 | - | ns |
| tFSH | Hold Time, FS0 and FS1 after RST HIGH | 0 | - | 0 | - | 0 | - | ns |
| tSPH ${ }^{(2)}$ | Hold Time, FS1/SEN HIGH after $\overline{\text { RST }}$ HIGH | 0 | - | 0 | - | 0 | - | ns |
| tSDH ${ }^{(2)}$ | Hold Time, FSO/SD after CLKA $\uparrow$ | 0 | - | 0 | - | 0 | - | ns |
| tSENH ${ }^{(2)}$ | Hold Time, FS1/SEN after CLKA $\uparrow$ | 0 | - | 0 | - | 0 | - | ns |
| tSKEW1 ${ }^{(3)}$ | Skew Time, between CLKA $\uparrow$ and CLKB $\uparrow$ for OR and IR | 9 | - | 11 | - | 13 | - | ns |
| tSKEW2 ${ }^{(3)}$ | Skew Time, between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{A E}$ and $\overline{A F}$ | 12 | - | 16 | - | 20 | - | ns |

## NOTES:

1. Requirement to count the clock edge as one of at least four needed to reset a FIFO.
2. Only applies when serial load method is used to program flag offset registers.
3. Skew time is not a timimg constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

AC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | $\begin{aligned} & \text { IDT723631L15 } \\ & \text { IDT723641L15 } \\ & \text { IDT723651L15 } \end{aligned}$ |  | IDT723631L20 IDT723641L20 IDT723651L20 |  | IDT723631L30 IDT723641L30 IDT723651L30 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Clock Frequency, CLKA or CLKB | - | 66.7 | - | 50 | - | 33.4 | MHz |
| tA | Access Time, CLKB $\uparrow$ to B0-B35 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| tPIR | Propagation Delay Time, CLKA $\uparrow$ to IR | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| tPOR | Propagation Delay Time, CLKB $\uparrow$ to OR | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| tPAE | Propagation Delay Time, CLKB $\uparrow$ to $\overline{\mathrm{AE}}$ | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| tPAF | Propagation Delay Time, CLKA $\uparrow$ to $\overline{\mathrm{AF}}$ | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| tPMF | Propagation Delay Time, CLKA $\uparrow$ to $\overline{\text { MBF1 }}$ LOW or MBF2 HIGH and CLKB $\uparrow$ to $\overline{\text { MBF2 }}$ LOW or MBF1 HIGH | 0 | 8 | 0 | 10 | 0 | 12 | ns |
| tPMR | Propagation Delay Time, CLKA $\uparrow$ to B0-B35 ${ }^{(1)}$ and CLKB $\uparrow$ to A0-A35 ${ }^{(2)}$ | 3 | 13.5 | 3 | 15 | 3 | 17 | ns |
| tMDV | Propagation Delay Time, MBB to B0-B35 Valid | 3 | 13 | 3 | 15 | 3 | 17 | ns |
| tRSF | Propagation Delay Time, $\overline{\mathrm{RST}}$ LOW to $\overline{\mathrm{AE}} \mathrm{LOW}$ and $\overline{\text { AF }} \mathrm{HIGH}$ | 1 | 15 | 1 | 20 | 1 | 30 | ns |
| ten | Enable Time, $\overline{\text { CSA }}$ and W/R्RA LOW to A0-A35 Active and $\overline{C S B}$ LOW and $\bar{W} / R B$ HIGH to B0-B35 Active | 2 | 12 | 2 | 13 | 2 | 14 | ns |
| tDIS |  at high impedance and $\overline{\text { CSB }}$ HIGH or $\bar{W} / R B$ LOW to B0-B35 at high impedance | 1 | 8 | 1 | 10 | 1 | 11 | ns |

## NOTES:

1. Writing data to the mail1 register when the B0-B35 outputs are active and MBB is HIGH.
2. Writing data to the mail2 register when the AO-A35 outputs are active and MBA is HIGH.

## SIGNAL DESCRIPTION

## RESET

The IDT723631/723641/723651 is reset by taking the reset ( $\overline{\mathrm{RST}}$ ) input LOW for at least four port-A clock (CLKA) and four port-B (CLKB) LOW-to-HIGH transitions. The reset input may switch asynchronously to the clocks. A reset initializes the memory read and write pointers and forces the input-ready (IR) flag LOW, the output-ready (OR) flag HIGH, the almost-empty ( $\overline{\mathrm{AE}}$ ) flag LOW, and the almost-full ( $\overline{\mathrm{AF}}$ ) flag HIGH. Resetting the device also forces the mailbox flags (MBF1, MBF2) HIGH. After a FIFO is reset, its input-ready flag is set HIGH after at least two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.

## ALMOST-EMPTY FLAG AND ALMOST-FULL FLAG OFFSET PROGRAMMING

Two registers in the IDT723631/723641/723651 are used to hold the offset values for the almost-empty and almost full flags. The almost-empty ( $\overline{\mathrm{AE}}$ ) flag offset register is labeled X , and the almost-full ( $\overline{\mathrm{AF}}$ ) flag offset register is labeled Y . The offset register can be loaded with a value in three ways: one of two preset values are loaded into the offset registers, parallel load from port A, or serial load. The offset register programming mode is chosen by the flag select (FS1, FSO) inputs during a LOW-to-HIGH transition on the $\overline{\text { RST input (See }}$ Table 1).

## PRESET VALUES

If the preset value of 8 or 64 is chosen by the FS1 and FSO inputs at the time of a RST LOW-to-HIGH transition according to Table 1, the preset value is automatically loaded into the $X$ and $Y$ registers. No other device initialization is necessary to begin normal operation, and the IR flag is set HIGH after two LOW-to-HIGH transitions on CLKA.

## PARALLEL LOAD FROM PORT A

To program the X and Y registers from port A , the device is reset with FS0 and FS1 LOW during the LOW-to-HIGH transition of RST. After this reset is complete, the IR flag is set HIGH after two LOW-to-HIGH transitions on CLKA. The first two writes to the FIFO do not store data in its memory but load the offset registers in the order Y, X. Each offset register of the IDT723631, IDT723641, and IDT723651 uses port-A inputs (A8-A0), (A9-A0), and (A10-A0), respectively. The highest number input is used as the most significant bit of the binary number in each case. Each register value can be programmed from 1 to 508 (IDT723631), 1 to 1020 (IDT723641), and 1 to 2044 (IDT723651). After both offset registers are programmed from port A, subsequent FIFO writes store data in the SRAM.

## SERIAL LOAD

To program the $X$ and $Y$ registers serially, the device is reset with $\mathrm{FSO} / \mathrm{SD}$ and $\mathrm{FS} 1 /$ SEN HIGH during the LOW-toHIGH transition of $\overline{R S T}$. After this reset is complete, the $X$ and

Y register values are loaded bitwise through the FSO/SD input on each LOW-to-HIGH transition of CLKA that the FS1/SEN input is LOW. Eighteen-, 20-, or 22-bit writes are needed to complete the programming for the IDT723631, IDT723641, or IDT723651, repsectively. The first-bit write stores the most significant bit of the $Y$ register, and the last-bit write stores the least significant bit of the X register. Each register value can be programmed from 1 to 508 (IDT723631), 1 to 1020 (IDT723641), or 1 to 2044 (IDT723651).

When the option to program the offset registers serially is chosen, the input-ready (IR) flag remains LOW until all register bits are written. The IR flag is set HIGH by the LOW-toHIGH transition of CLKA after the last bit is loaded to allow normal FIFO operation.

## FIFO WRITE/READ OPERATION

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( $\overline{C S A}$ ) and the port-A write/read select ( $W / \bar{R} A$ ). The A0-A35 outputs are in the high-impedance state when either $\overline{\text { CSA }}$ or $\mathrm{W} / \overline{\mathrm{R}} A$ is HIGH . The AO-A35 outputs are active when both $\overline{C S A}$ and W/ $\bar{R} A$ are LOW.

Data is loaded into the FIFO from the AO-A35 inputs on a LOW-to-HIGH transition of CLKA when CSA and the port-A mailbox select (MBA) are LOW, W/RA, the port-A enable (ENA), and the input-ready (IR) flag are HIGH (see Table 2). Writes to the FIFO are independent of any concurrent FIFO read.

The port-B control signals are identical to those of port-A with the exception that the port-B write/read select ( $\bar{W} / R B$ ) is the inverse of the port-A write/read select ( $W / \bar{R} A$ ). The state of the port-B data ( $\mathrm{B} 0-\mathrm{B} 35$ ) outputs is controlled by the portB chip select ( $\overline{C S B}$ ) and the port-B write/read select ( $\bar{W} / R B$ ). The B0-B35 outputs are in the high-impedance state when either $\overline{\mathrm{CSB}}$ is HIGH or $\bar{W} / \mathrm{RB}$ is LOW. The B0-B35 outputs are active when $\overline{C S B}$ is LOW and $\bar{W} / R B$ is HIGH.

Data is read from the FIFO to its output register on a LOW-to-HIGH transition of CLKB when CSB and the port-B mailbox select (MBB) are LOW, $\bar{W} / R B$, the port-B enable (ENB), and the output-ready (OR) flag are HIGH (see Table 3). Reads from the FIFO are independent of any concurrent FIFO writes.

The setup- and hold-time constraints to the port clocks for the port-chip selects and write/read selects are only for enabling write and read operations and are not related to high-

| FS1 | FS0 | $\overline{\text { RST }}$ | $X$ and $Y$ Registers ${ }^{(1)}$ |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $\uparrow$ | Serial Load |
| $H$ | $L$ | $\uparrow$ | 64 |
| L | $H$ | $\uparrow$ | 8 |
| L | L | $\uparrow$ | Parallel Load From Port A |
|  |  |  |  |
|  |  |  |  |

NOTE:

1. X register holds the offset for $\mathrm{AE} ; \mathrm{Y}$ register holds the offset for AF .

Table 1. Flag Programming
impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port chip select and write/read select may change states during the setup- and hold time window of the cycle.

When the output-ready (OR) flag is LOW, the next data word is sent to the FIFO output register automatically by the CLKB LOW-to-HIGH transition that sets the output-ready flag HIGH. When OR is HIGH, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port-B chip select ( $\overline{\mathrm{CSB}}$ ), write/read select ( $\bar{W} / \mathrm{RB}$ ), enable (ENB), and mailbox select (MBB).

## SYNCHRONIZED FIFO FLAGS

Each IDT723631/723641/723651 FIFO flag is synchronized to its port clock through at least two flip-flop stages. This is done to improve the flags' reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate asynchronously to one another. OR and $\overline{\mathrm{AE}}$ are synchronized to CLKB. IR and $\overline{\mathrm{AF}}$ are synchronized to CLKA. Table 4 shows the relationship of each flag to the number of words stored in memory.

## OUTPUT-READY FLAG (OR)

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). When the outputready flag is HIGH, new data is present in the FIFO output
register. When the output-ready flag is LOW, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.

A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of CLKB. Therefore, an outputready flag is LOW if a word in memory is the next data to be sent to the FIFO output register and three CLKB cycles have not elapsed since the time the word was written. The outputready flag of the FIFO remains LOW until the third LOW-toHIGH transition of CLKB occurs, simultaneously forcing the output-ready flag HIGH and shifting the word to the FIFO output register.

A LOW-to-HIGH transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time tSKEW1 or greater after the write. Otherwise, the subsequent CLKB cycle may be the first synchronization cycle (see Figure 6).

## INPUT READY FLAG (IR)

The input ready flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). When the input-

| $\overline{\text { CSA }}$ | W/R̄A | ENA | MBA | CLKA | A0-A35 Outputs | Port Functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In High-Impedance State | None |
| L | H | L | X | X | In High-Impedance State | None |
| L | H | H | L | $\uparrow$ | In High-Impedance State | FIFO Write |
| L | H | H | H | $\uparrow$ | In High-Impedance State | Mail1 Write |
| L | L | L | L | X | Active, Mail2 Register | None |
| L | L | H | L | $\uparrow$ | Active, Mail2 Register | None |
| L | L | L | H | X | Active, Mail2 Register | None |
| L | L | H | H | $\uparrow$ | Active, Mail2 Register | Mail2 Read (Set $\overline{\text { MBF2 HIGH) }}$ |

Table 2. Port-A Enable Function Table

| $\overline{\text { CSB }}$ | $\overline{\text { W}} /$ RB | ENB | MBB | CLKB | B0-A35 Outputs | Port Functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In High-Impedance State | None |
| L | L | L | X | X | In High-Impedance State | None |
| L | L | H | L | $\uparrow$ | In High-Impedance State | None |
| L | L | H | H | $\uparrow$ | In High-Impedance State | Mail2 Write |
| L | H | L | L | X | Active, FIFO Output Register | None |
| L | H | H | L | $\uparrow$ | Active, FIFO Output Register | FIFO read |
| L | H | L | H | X | Active, Mail1 Register | None |
| L | H | H | H | $\uparrow$ | Active, Mail1 Register | Mail1 Read (Set $\overline{\text { MBF1 HIGH) }}$ |

Table 3. Port-B Enable Function Table
ready flag is HIGH, a memory location is free in the SRAM to write new data. No memory locations are free when the inputready flag is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write-pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of three cycles of CLKA. Therefore, an input-ready flag is LOW if less than two cycles of CLKA have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on CLKA after the read sets the input-ready flag HIGH, and data can be written in the following cycle.

A LOW-to-HIGH transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time tSKEW1 or greater after the read. Otherwise, the subsequent CLKA cycle may be the first synchronization cycle (see Figure 7).

## ALMOST-EMPTY FLAG ( $\overline{\mathrm{AE}})$

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls an almost-empty flag monitors a writepointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the contents of register $X$. This register is loaded with a preset value during a FIFO reset,programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming above). The almost-empty flag is LOW when the FIFO contains $X$ or less words and is HIGH when the FIFO contains $(X+1)$ or more words. A data word present in the FIFO output register has been read from memory.

Two LOW-to-HIGH transitions of CLKB are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing $(X+1)$ or more words remains LOW if two cycles of CLKB have not elapsed since the write that filled the memory to the $(X+1)$
level. An almost-empty flag is set HIGH by the second LOW-to-HIGH transition of CLKB after the FIFO write that fills memory to the $(\mathrm{X}+1)$ level. A LOW-to-HIGH transition of CLKB begins the first synchronization cycle if it occurs at time tsKEW2 or greater after the write that fills the FIFO to $(X+1)$ words. Otherwise, the subsequent CLKB cycle may be the first synchronization cycle (see Figure 8).

## ALMOST-FULL FLAG ( $\overline{\mathrm{AF}}$ )

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almostfull state is defined by the contents of register Y . This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming). The almost-full flag is LOW when the number of words in the FIFO is greater than or equal to (512-Y), (1024-Y), OR (2048-Y) for the IDT723631, IDT723641, or IDT723651, respectively. The almost-full flag is HIGH when the number of words in the FIFO is less than or equal to [512-(Y+1)], [1024-(Y+1)], or [2048-(Y+1)] for the IDT723631, IDT723641, or IDT723651, respectively. A data word present in the FIFO output register has been read from memory.

Two LOW-to-HIGH transitions of CLKA are required after a FIFO read for its almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [512/1024/ 2048-(Y+1)] or less words remains LOW if two cycles of CLKA have not elapsed since the read that reduced the number of words in memory to [512/1024/2048-(Y+1)]. An almost-full flag is set HIGH by the second LOW-to-HIGH transition of CLKA after the FIFO read that reduces the number of words in memory to [512/1024/2048-(Y+1)]. A LOW-to-HIGH transition of CLKA begins the first synchronization cycle if it occurs at time tSKEW2 or greater after the read that reduces the number of words in memory to [512/1024/2048-(Y+1)]. Otherwise, the subsequent CLKA cycle may be the first synchronization cycle (see Figure 9).

| Number of Words in the FIFO |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $(1,2)$ | Synchronized <br> to CLKB | Synchronized <br> to CLKA |  |  |  |
| IDT723631 | IDT723641 | IDT723651 | OR | $\overline{\mathrm{AE}}$ | $\overline{\mathrm{AF}}$ |
| 0 | 0 | 0 | L | L | H |
| 1 to X | 1 to X | 1 to X | H | L | H |
| $(\mathrm{X}+1)$ to $[512-(\mathrm{Y}+1)]$ | $(\mathrm{X}+1)$ to $[1024-(\mathrm{Y}+1)]$ | $(\mathrm{X}+1)$ to $[2048-(\mathrm{Y}+1)]$ | H | H | H |
| $(512-\mathrm{Y})$ to 511 | $(1024-\mathrm{Y})$ to 1023 | $(2048-\mathrm{Y})$ to 2047 | H | H | L |
| 512 | 1024 | 2048 | H | H | L |

## NOTES:

1. $X$ is the almost-empty offset for $\overline{\mathrm{AE}} . \mathrm{Y}$ is the almost-full offset for $\overline{\mathrm{AF}}$.
2. When a word is present in the FIFO output register, its previous memory location is free.

Table 4. FIFO Flag Operation

## SYNCHRONOUS RETRANSMIT

The synchronous retransmit feature of the IDT723631/ 723641/723651 allows FIFO data to be read repeatedly starting at a user-selected position. The FIFO is first put into retransmit mode to select a beginning word and prevent ongoing FIFO write operations from destroying retransmit data. Data vectors with a minimum length of three words can retransmit repeatedly starting at the selected word. The FIFO can be taken out of retransmit mode at any time and allow normal device operation.

The FIFO is put in retransmit mode by a LOW-to-HIGH transition on CLKB when the retransmit mode (RTM) input is HIGH and OR is HIGH. The rising CLKB edge marks the data present in the FIFO output register as the first retransmit data. The FIFO remains in retransmit mode until a LOW-to-HIGH transition occurs while RTM is LOW.

When two or more reads have been done past the initial retransmit word, a retransmit is initiated by a LOW-to-HIGH transition on CLKB when the read-from-mark (RFM) input is HIGH. This rising CLKB edge shifts the first retransmit word to the FIFO output register and subsequent reads can begin immediately. Retransmit loops can be done endlessly while the FIFO is in retransmit mode. RFM must be LOW during the CLKB rising edge that takes the FIFO out of retransmit mode.

When the FIFO is put into retransmit mode, it operates with two read pointers. The current read pointer operates normally, incrementing each time a new word is shifted to the FIFO output register and used by the OR and $\overline{\mathrm{AE}}$ flags. The shadow read pointer stores the SRAM location at the time the device is put into retransmit mode and does not change until the device is taken out of retransmit mode. The shadow read pointer is used by the IR and $\overline{\mathrm{AF}}$ flags. Data writes can proceed while the FIFO is in retransmit mode, but $\overline{\mathrm{AF}}$ is set LOW by the write that stores (512-Y), (1024-Y), or (2048Y) words after the first retransmit word for the IDT723631, IDT723641, or IDT723651, respectively. The IR flag is set LOW by the 512th, 1024th, or 2048th write after the first retransmit word for the IDT723631, IDT723641, orIDT723651, respectively.

## SYNCHRONOUS TRANSMIT

When the FIFO is in retransmit mode and RFM is HIGH, a rising CLKB edge loads the current read pointer with the
shadow read-pointer value and the OR flag reflect the new level of fill immediately. If the retransmit changes the FIFO status out of the almost-empty range, up to two CLKB rising edges after the retransmit cycle are needed to switch $\overline{\mathrm{AE}}$ high (see Figure 11). The rising CLKB edge that takes the FIFO out of retransmit mode shifts the read pointer used by the IR and $\overline{\mathrm{AF}}$ flags from the shadow to the current read pointer. If the change of read pointer used by IR and $\overline{\mathrm{AF}}$ should cause one or both flags to transmit HIGH, at least two CLKA synchronizing cycles are needed before the flags reflect the change. A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of IR if it occurs at time tSKEW1 or greater after the rising CLKB edge (see Figure 12). A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of $\overline{\mathrm{AF}}$ if it occurs at time tSKEW2 or greater after the rising CLKB edge (see Figure 14).

## MAILBOX REGISTERS

Two 36-bit bypass registers are on the IDT723631/723641/ 723651 to pass command and control information between port $A$ and port $B$. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A LOW-to-HIGH transition on CLKA writes AO-A35 data to the mail1 register when a port-A write is selected by $\overline{\mathrm{CSA}}$, W/त्RA, and ENA with MBA HIGH. A LOW-to-HIGH transition on CLKB writes B0-B35 data to the mail2 register when a port-B write is selected by $\overline{C S B}, \bar{W} / R B$, and ENB with MBB HIGH. Writing data to a mail register sets its corresponding flag ( $\overline{\mathrm{MBF} 1}$ or $\overline{\mathrm{MBF} 2}$ ) LOW. Attempted writes to a mail register are ignored while its mail flag is LOW.

When the port-B data ( $\mathrm{B} 0-\mathrm{B} 35$ ) outputs are active, the data on the bus comes from the FIFO output register when the port-B mailbox select (MBB) input is LOW and from the mail1 register when MBB is HIGH. Mail2 data is always present on the port-A data (A0-A35) outputs when they are active. The mail1 register flag ( $\overline{\text { MBF1 }}$ ) is set HIGH by a LOW-to-HIGH transition on CLKB when a port-B read is selected by $\overline{C S B}, \bar{W} /$ RB, and ENB with MBB HIGH. The mail2 register flag (MBF2) is set HIGH by a LOW-to-HIGH transition on CLKA when a port-A read is selected by $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$, and ENA with MBA HIGH. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO Reset Loading $X$ and $Y$ with a Preset Value of Eight


NOTE:

1. $\overline{\mathrm{CSA}}=$ LOW $, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{HIGH}, \mathrm{MBA}=$ LOW. It is not necessary to program offset register on consecutive clock cycles.

Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values from Port A


NOTE:

1. It is not necessary to program offset register bits on consecutive clock cycles. FIFO write attempts are ignored until IR is set HIGH.

Figure 3. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values Serially


Figure 5. FIFO Read-Cycle Timing


NOTE:

1. ISKEW1 is the minimum time between a rising CLKA edge and a rising CLKB edge for OR to transition HIGH and to clock the next word to the FIFO output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW1, then the transition of OR HIGH and the first word load to the output register may occur one CL.KB cycle later than shown.

Figure 6. OR Flag Timing and First Data Word Fallthrough when the FIFO is Empty


Figure 7. IR Flag Timing and First Available Write when the FIFO is Full


NOTES:

1. TSKEW2 is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A E}$ to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than TSKEW2, then $\overline{\mathrm{AE}}$ may transition HIGH one CLKB cycle later than shown.
2. FIFO write ( $\overline{C S A}=L O W, W / \bar{R} A=H I G H, M B A=L O W)$, $F I F O$ read $(\overline{C S B}=L O W, \bar{W} / R B=H I G H, M B B=L O W)$.

Figure 8. Timing for $\overline{A E}$ when FIFO is Almost Empty


NOTES:

1. tSKEW 2 is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{AF}}$ to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tSKEW2, then $\overline{A F}$ may transition HIGH one CLKA cycle later than shown.
2. Depth is 512 for the IDT723631, 1024 for the IDT723641, and 2048 for the IDT723651.
3. FIFO write $(\overline{\mathrm{CSA}}=\mathrm{LOW}, W / \overline{\mathrm{R} A}=\mathrm{HIGH}, \mathrm{MBA}=\mathrm{LOW})$, FIFO read $(\overline{\mathrm{CSB}}=\mathrm{LOW}, \bar{W} / R B=H I G H, M B B=L O W)$.

Figure 9. Timing for $\overline{\mathrm{AF}}$ when FIFO is Almost Full


NOTE:

1. $\mathrm{CSB}=\mathrm{LOW}, \mathrm{W} / \mathrm{RB}=\mathrm{HIGH}, \mathrm{MBB}=\mathrm{LOW}$. No input enables other than RTM and RFM are needed to control retransmit mode or begin a retransmit. Other enables are shown only to relate retransmit operations to the FIFO output register.

Figure 10. Retransmit Timing Showing Minimum Retransmit Length


NOTE:

1. $X$ is the value loaded in the almost empgy flag offset register.

Figure 11. $\overline{A E}$ Maximum Latency When Retransmit Increases the Number of Stored Words Above $\mathbf{X}$.


NOTE:

1. t SKEW1 is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than TSKEW1, then IR may transition HIGH one CLKA cycle later than shown.

Figure 12. IR Timing from the End of Retransmit Mode when One or More Write Locations are Available


## NOTES:

1. TSKEW2 is the minimum time between a rising CLKB edge and a rising CLKA edge for AF to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than ISKEW2, then AF may transition HIGH one CLKA cycle later than shown.
2. Depth is 512 for the IDT723631, 1024 for the IDT723641, and 2048 for the IDT723651.
3. Y is the value loaded in the almost-full flag offset register.

Figure 13. $\overline{\mathrm{AF}}$ Timing from the End of Retransmit Mode when $(\mathrm{Y}+1)$ or More Write Locations are Available


Figure 14. Timing for Mail1 Register and $\overline{\text { MBF1 }}$ Flag


Figure 15. Timing for Mail2 Register and MBF2 Flag


Figure 16

## CALCULATING POWER DISSIPATION

The ICC(f) current for the graph in Figure 16 was taken while simultaneously reading and writing the FIFO on the IDT723641 with CLKA and CLKB set to fS. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitance load per data-output channel and the number of IDT723631/723641/723651 inputs driven by TTL HIGH levels are known, the power dissipation can be calculated with the equation below.

With ICC(f) taken from FIgure 16, the maximum power dissipation (PT) of the IDT723631/723641/723651 may be calculated by:

$$
\operatorname{PT}=\operatorname{Vcc} \times[\operatorname{lcc}(f)+(N \times \Delta I c C \times d c)]+\sum\left(C L \times V c C^{2} \times f 0\right)
$$

where:
$\mathrm{N}=$ number of inputs driven by TTL levels
$\Delta \mathrm{ICC}=\quad$ increase in power supply current for each input at a TTL HIGH level
dc $=$ duty cycle of inputs at a TTL HIGH level of 3.4
$C L=$ output capacitance load
fo $=$ switching frequency of an output
When no reads or writes are occurring on the IDT723631/723641/723651, the power dissipated by a single clock (CLKA or CLKB) input running at frequency fS is calculated by:

$$
\text { PT }=\text { Vcc } \times \text { fs } \times 0.209 \mathrm{~mA} / \mathrm{MHz}
$$

## PARAMETER MEASUREMENT INFORMATION




VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PULSE DURATIONS


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES 3023 drw 19

NOTE:

1. Includes probe and jig capacitance

Figure 17. Load Circuit and Voltage Waveforms

## ORDERING INFORMATION



CMOS SyncBiFIFO
IDT72605
$256 \times 18 \times 2$ and $512 \times 18 \times 2$
IDT72615

## FEATURES:

- Two independent FIFO memories for fully bidirectional data transfers
- $256 \times 18 \times 2$ organization (IDT 72605)
- $512 \times 18 \times 2$ organization (IDT 72615)
- Synchronous interface for fast (20ns) read and write cycle times
- Each data port has an independent clock and read/write control
- Output enable is provided on each port as a three-state control of the data bus
- Built-in bypass path for direct data transfer between two ports
- Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO
- Programmable flag offset can be set to any depth in the FIFO
- The synchronous BiFIFO is packaged in a 64 -pin TQFP (Thin Quad Flatpack), 68-pin PGA and 68-pin PLCC
power bidirectional First-In, First-Out (FIFO) memories, with synchronous interface for fast read and write cycle times. The SyncBiFIFO ${ }^{\text {rM }}$ is a data buffer that can store or retrieve information from two sources simultaneously. Two Dual-Port FIFO memory arrays are contained in the SyncBiFIFO; one data buffer for each direction.

The SyncBiFIFO has registers on all inputs and outputs. Data is only transferred into the I/O registers on clock edges, hence the interfaces are synchronous. Each Port has its own independent clock. Data transfers to the I/O registers are gated by the enable signals. The transfer direction for each port is controlled independently by a read/write signal. Individual output enable signals control whether the SyncBiFIFO is driving the data lines of a port or whether those data lines are in a high-impedance state.

Bypass control allows data to be directly transferred from input to output register in either direction.

The SyncBiFIFO has eight flags. The flag pins are full, empty, almost-full, and almost-empty for both FIFO memories. The offset depths of the almost-full and almost-empty flags can be programmed to any location.

The SyncBiFIFO is fabricated using IDT's high-speed, submicron CMOS technology.

## DESCRIPTION:

The IDT72605 and IDT72615 are very high-speed, low-


SyncBiFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS




## PIN CONFIGURATIONS



PIN DESCRIPTION

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| DA0-DA17 | Data A | 1/O | Data inputs \& outputs for the 18-bit Port A bus. |
| $\overline{\mathrm{CS}}$ A | Chip Select A | 1 | Port $A$ is accessed when $\overline{\mathrm{CS}}$ A is LOW. Port A is inactive if $\overline{\mathrm{CS}}$ A is HIGH. |
| $\mathrm{R} / \bar{W}_{A}$ | Read/Write A | 1 | This pin controls the read or write direction of Port A. If R $\bar{W} A$ is LOW, Data $A$ input data is written into Port A. If R $\bar{W} A$ is HIGH, Data A output data is read from Port A. In bypass mode, when $R \bar{W} A$ is LOW, message is written into $A \rightarrow B$ output register. If $R \bar{W} A$ is HIGH, message is read from $B \rightarrow A$ output register. |
| CLKA | Clock A | 1 | CLKA is typically a free running clock. Data is read or written into Port $A$ on the rising edge of CLKA. |
| $\overline{\mathrm{EN}}$ A | Enable A | 1 | When $\overline{E N}_{A}$ is LOW, data can be read or written to Port A. When $\overline{E N}_{A}$ is HIGH, no data transfers occur. |
| $\overline{\mathrm{OE}}$ A | Output Enable A | 1 | When R $\bar{W}_{A}$ is HIGH, Port $A$ is an output bus and $\overline{\mathrm{OE}}_{\mathrm{A}}$ controls the high-impedance state of Da0-DA17. If $\overline{\mathrm{OE}}_{A}$ is HIGH, Port A is in a high-impedance state. If $\overline{O E}_{A}$ is LOW while $\overline{\mathrm{CS}}_{A}$ is LOW and $\mathrm{R} / \bar{W}_{A}$ is HIGH, Port A is in an active (low-impedance) state. |
| $\mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{~A}_{2}$ | Addresses | 1 | When $\overline{C S S}^{\prime}$ is asserted, $A_{0}, A_{1}, A_{2}$ and $\mathrm{R} / \bar{W}_{A}$ are used to select one of six internal resources. |
| DB0-D817 | Data B | 1/0 | Data inputs \& outputs for the 18-bit Port B bus. |
| $\mathrm{R} / \bar{W}_{B}$ | Read/Write B | 1 | This pin controls the read or write direction of Port $B$. If $R / \bar{W} B$ is LOW, Data B input data is written into Port $B$. If $R \bar{W} B$ is HIGH, Data B output data is read from Port B. In bypass mode, when $R / \bar{W} B$ is LOW, message is written into $B \rightarrow A$ output register. If $R \bar{W} B$ is HIGH, message is read from $A \rightarrow B$ output register. |
| CLKB | Clock B | 1 | Clock $B$ is typically a free running clock. Data is read or written into Port $B$ on the rising edge of CLKB. |
| $\overline{\mathrm{EN}} \mathrm{B}$ | Enable B | 1 | When $\overline{\mathrm{EN}} \mathrm{B}$ is LOW, data can be read or written to Port B . When $\overline{\mathrm{EN}} \mathrm{B}$ is HIGH, no data transfers occur. |
| $\overline{\mathrm{OEB}}$ | Output Enable B | 1 | When $\mathrm{R} \bar{W}_{B}$ is HIGH, Port $B$ is an output bus and $\overline{\mathrm{OE}}_{B}$ controls the high-impedance state of Dbo-Db17. If OEB is HIGH, Port $B$ is in a high-impedance state. If $\overline{O E B}_{B}$ is LOW while $R \bar{W}_{B}$ is HIGH, Port B is in an active (low-impedance) state. |
| $\overline{E F F}_{A B}$ | $\mathrm{A} \rightarrow$ B Empty Flag | 0 | When $\overline{E F}_{A B}$ is LOW, the $A \rightarrow B$ FIFO is empty and further data reads from Port $B$ are inhibited. When $\overline{E F}_{A B}$ is HIGH, the FIFO is not empty. EF $A B$ is synchronized to CLKB. In the bypass mode, EFAB HIGH indicates that data DA0-DA17 is available for passing through. After the data Dbo-Db17 has been read, EFAB goes LOW. |
| $\overline{\mathrm{PAEAB}}$ | $A \rightarrow B$ <br> Programmable Almost-Empty Flag | 0 | When $\overline{\text { PAEAB }}$ is LOW, the $\mathrm{A} \rightarrow \mathrm{B}$ FIFO is almost empty. An almost empty FIFO contains less than or equal to the offset programmed into PAEAB Register. When PAEAB is HIGH, the $\mathrm{A} \rightarrow \mathrm{B}$ FIFO contains more than offset in $\overline{\mathrm{PAE}} \overline{A B}$ Register. The default offset value for $\overline{\mathrm{PAE}} \mathrm{AB}^{\prime}$ Register is 8. $\overline{\mathrm{PAE}} \mathrm{AB}$ is synchronized to CLKB. |
| $\overline{\text { PAF }}^{\text {AB }}$ | $\begin{aligned} & \mathrm{A} \rightarrow \mathrm{~B} \\ & \text { Programmable } \\ & \text { Almost-Full Flag } \end{aligned}$ | 0 | When $\overline{\text { PAF }}_{\mathrm{AB}}$ is LOW, the $\mathrm{A} \rightarrow \mathrm{B}$ FIFO is almost full. An almost full FIFO contains greater than the FIFO depth minus the offset programmed into PAFAB Register. When PAFAB is HIGH, the $A \rightarrow B$ FIFO contains less than or equal to the depth minus the offset in PAFAB Register. The default offset value for PAFAB Register is 8 . $\overline{\text { PAF }}$ AB is synchronized to CLKA. |
| $\overline{\mathcal{F F}}^{\text {AB }}$ | $\mathrm{A} \rightarrow$ B Full Flag | 0 | When $\bar{F}^{F} A B$ is LOW, the $A \rightarrow B$ FIFO is full and further data writes into Port $A$ are inhibited. When $\overline{F F}_{A B}$ is HIGH, the FIFO is not full. $\overline{F F}_{A B}$ is synchronized to CLKA. In bypass mode, $\overline{F F}_{A B}$ tells Port A that a message is waiting in Port B's output register. If $\overline{F F}_{A B}$ is LOW, a bypass message is in the register. If $\overline{F F} A B$ is HIGH, Port $B$ has read the message and another message can be written into Port A. |
| $\overline{\mathrm{EF}} \mathrm{BA}$ | $\mathrm{B} \rightarrow \mathrm{A}$ Empty Flag | 0 | When EFBA is LOW, the B $\rightarrow$ A FIFO is empty and further data reads from Port $A$ are inhibited. When EFBA is HIGH, the FIFO is not empty. EFBA is synchronized to CLKA. In the bypass mode, EFBA HIGH indicates that data Dbo-Db17 is available for passing through. After the data Da0-DA17 has been read, EFBA goes LOW on the following cycle. |
| $\overline{\text { PAEBA }}$ | $\mathrm{B} \rightarrow \mathrm{~A}$ <br> Programmable Almost-Empty Flag | 0 | When PAEBA is LOW, the B $\rightarrow$ A FIFO is almost empty. An almost empty FIFO contains less than or equal to the offset programmed into PAEBA Register. When PAEBA is HIGH, the $\mathrm{B} \rightarrow \mathrm{A} \mathrm{FIFO}$ contains more than offset in PAEBA Register. The default offset value for PAEBA Register is 8. $\overline{\text { PAEBA }}$ is synchronized to CLKA. |
| $\overline{\text { PAFBA }}$ | $B \rightarrow A$ <br> Programmable <br> Almost-Full Flag | 0 | When $\overline{\mathrm{PAF}} \mathrm{BA}$ is LOW, the $\mathrm{B} \rightarrow \mathrm{A}$ FIFO is almost full. An almost full FIFO contains greater than the FIFO depth minus the offset programmed into $\overline{\text { PAF }} \mathrm{BA}$ Register. When $\overline{\text { PAFBA }}$ is HIGH, the $B \rightarrow A$ FIFO contains less than or equal to the depth minus the offset in $\overline{\text { PAF }} \mathrm{BA}$ Register. The default offset value for $\overline{\text { PAF }} \mathrm{BA}$ Register is 8 . $\overline{\mathrm{PAF}} \mathrm{BA}$ is synchronized to CLKB. |

## PIN DESCRIPTION (Continued)

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| FFBA | $B \rightarrow A$ Full Flag | O | When $\overline{F F}_{B A}$ is LOW, the B $\rightarrow \mathrm{A}$ FIFO is full and further data writes into Port B are inhibited. When $\overline{F F}_{B A}$ is HIGH, the FIFO is not full. $\overline{F F B A}_{B A}$ is synchronized to CLKB. In bypass mode, $\overline{F F} B A$ tells Port $B$ that a message is waiting in Port $A$ 's output register. If $\overline{F F}_{B A}$ is LOW, a bypass message is in the register. If FFBA is HIGH, Port A has read the message and another message can be written into Port B. |
| $\overline{\overline{B Y P}} \bar{B}^{\text {B }}$ | Port B Bypass Flag | 0 | This flag informs Port B that the Synchronous BiFIFO is in bypass mode. When BYPB is LOW, Port A has placed the FIFO into bypass mode. If $\overline{\mathrm{BYPB}}$ is HIGH, the Synchronous BiFIFO passes data into memory. $\overline{\mathrm{BYPB}}$ is synchronized to CLKB. |
| $\overline{\text { RS }}$ | Reset | 1 | A LOW on this pin will perform a reset of all Synchronous BiFIFO functions. |
| Vcc | Power |  | There are three +5 V power pins for the PLCC and PGA packages and two for the TQFP. |
| GND | Ground |  | There are seven ground pins for the PLCC and PGA packages and four for the TQFP. |

2704 tbl 02

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to Ground | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | 50 | mA |

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC
OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.0 | - | - | V |
| VIL ${ }^{(1)}$ | Input Low Voltage | - | - | 0.8 | V |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter | Conditions | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- |
| CIN $^{(2)}$ | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| COUT $^{(1,2)}$ | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 10 | pF |

NOTES:
2704 tbl 05

1. With output deselected.
2. Characterized values, not currently tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72615LIDT72605LCommercialtclk $=20,25,35,50 \mathrm{~ns}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $11 L^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | $\mu \mathrm{A}$ |
| $1 \mathrm{OL}^{(2)}$ | Output Leakage Current | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage lout $=-2 \mathrm{~mA}$ | 2.4 | - | - | V |
| Vol | Output Logic "0" Voltage Iout $=8 \mathrm{~mA}$ | - | - | 0.4 | V |
| Icc ${ }^{(3)}$ | Average Vcc Power Supply Current | - | - | 230 | mA |

## NOTES:

1. Measurements with $0.4 \mathrm{~V} \leq \mathrm{Vin} \leq \mathrm{Vcc}$.
2. $\overline{\mathrm{OEA}}, \overline{\mathrm{OEB}} \geq \mathrm{VIH} ; 0.4 \leq$ Vout $\leq \mathrm{Vcc}$.
3. Tested with outputs open. Testing frequency $f=20 \mathrm{MHz}$

## AC TEST CONDITIONS

| In Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 2 |
| 2704 tob 07 |  |

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

or equivalent circuit
Figure 2. Output Load

* Includes jig and scope capacitances.

| Symbol | Parameter | Commercial |  |  |  |  |  |  |  | Unit | Timing Figures |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \hline 72615 \mathrm{~L} 20 \\ & 72605 \mathrm{~L} 20 \end{aligned}$ |  | $\begin{aligned} & \hline 72615 \mathrm{~L} 25 \\ & 72605 \mathrm{~L} 25 \end{aligned}$ |  | $\begin{aligned} & \text { 72615L35 } \\ & \text { 72605L35 } \end{aligned}$ |  | $\begin{aligned} & \text { 72615L50 } \\ & \text { 72605L50 } \end{aligned}$ |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| fCLK | Clock frequency | - | 50 | - | 40 | - | 28 | - | 20 | MHz | - |
| tCLK | Clock cycle time | 20 | - | 25 | - | 35 | - | 50 | - | ns | 4,5,6,7 |
| tclek | Clock HIGH time | 8 | - | 10 | - | 14 | - | 20 | - | ns | 4,5,6,7,12,13,14,15 |
| tCLKL | Clock LOW time | 8 | - | 10 | - | 14 | - | 20 | - | ns | 4,5,6,7,12,13,14,15 |
| tRS | Reset pulse width | 20 | - | 25 | - | 35 | - | 50 | - | ns | 3 |
| tRSS | Reset set-up time | 12 | - | 15 | - | 21 | - | 30 | - | ns | 3 |
| tRSR | Reset recovery time | 12 | - | 15 | - | 21 | - | 30 | - | ns | 3 |
| trsf | Reset to flags in intial state | - | 27 | - | 28 | - | 35 | - | 50 | ns | 3 |
| tA | Data access time | 3 | 10 | 3 | 15 | 3 | 21 | 3 | 25 | ns | 5,7,8,9,10,11 |
| tcs | Control signal set-up time ${ }^{(1)}$ | 6 | - | 6 | - | 8 | - | 10 | - | ns | $\begin{gathered} 4,5,6,7,8,9,10,11 \\ 12,13,14,15 \end{gathered}$ |
| tch | Control signal hold time ${ }^{(1)}$ | 1 | - | 1 | - | 1 | - | 1 | - | ns | $\begin{gathered} \hline 4,5,6,7,10,11,12 \\ 13,14,15 \end{gathered}$ |
| tDS | Data set-up time | 6 | - | 6 | - | 8 | - | 10 | - | ns | 4,6,8,9,10,11 |
| tDH | Data hold time | 1 | - | 1 | - | 1 | - | 1 | - | ns | 4,6 |
| toe | Output Enable LOW to output data valid ${ }^{(2)}$ | 3 | 10 | 3 | 13 | 3 | 20 | 3 | 28 | ns | 5,7,8,9,10,11 |
| tolz | Output Enable LOW to data bus at Low-Z ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns | 5,7,8,9,10,11 |
| tohz | Output Enable HIGH to data bus at High-Z ${ }^{(2)}$ | 3 | 10 | 3 | 13 | 3 | 20 | 3 | 28 | ns | 5,7,10,11 |
| tFF | Clock to Full Flag time | - | 10 | - | 15 | - | 21 | - | 30 | ns | 4,6,10,11 |
| teF | Clock to Empty Flag time | - | 10 | - | 15 | - | 21 | - | 30 | ns | 5,7,8,9,10,11 |
| tPAE | Clock to Programmable Almost Empty Flag time | - | 12 | - | 15 | - | 21 | - | 30 | ns | 12,14 |
| tPAF | Clock to Programmable Almost Full Flag time | - | 12 |  | 15 | - | 21 | - | 30 | ns | 13,15 |
| tSKEW1 | Skew between CLKA \& CLKB for Empty/Full Flags ${ }^{(2)}$ | 10 | - | 12 | - | 17 | - | 20 | - | ns | 4,5,6,7,8,9,10,11 |
| tskew2 | Skew between CLKA \& CLKB for Programmable Flags ${ }^{(2)}$ | 17 | - | 19 | - | 25 | - | 34 | - | ns | 4, 7,12,13,14,15 |

## NOTES:

1. Control signals refer to $\overline{\mathrm{C}}_{\mathrm{A}}, \mathrm{R} / \bar{W}_{\mathrm{A}}, \overline{E N}_{A}, \mathrm{~A} 2, \mathrm{~A} 1, \mathrm{~A} 0, \mathrm{R} / \bar{W}_{\mathrm{B}}, \overline{\mathrm{EN}}_{\mathrm{N}}$.
2. Minimum values are guaranteed by design.

## FUNCTIONAL DESCRIPTION

IDTs SyncBiFIFO is versatile for both multiprocessor and peripheral applications. Data can be stored or retrieved from two sources simultaneously.

The SyncBiFIFO has registers on all inputs and outputs. Data is only transferred into the I/O registers on clock edges, hence the interfaces are synchronous. Two Dual-Port FIFO memory arrays are contained in the SyncBiFIFO; one data buffer for each direction. Each port has its own independent clock. Data transfers to the I/O registers are gated by the enable signals. The transfer direction for each port is controlled independently by a read/write signal. Individual output enable signals control whether the SyncBiFIFO is driving the data lines of a port or whether those data lines are in a highimpedance state. The processor connected to Port A of the BiFIFO can send or receive messages directly to the Port B device using the 18 -bit bypass path.

The SyncBiFIFO can be used in multiples of 18 -bits. In a 36to 36 -bit configuration, two SyncBiFIFOs operate in parallel. Both devices are programmed simultaneously, 18 data bits to each device. This configuration can be extended to wider bus widths ( 54 - to 54 -bits, 72 - to 72 -bits, etc.) by adding more SyncBiFIFOs to the configuration. Figure 1 shows multiple SyncBiFIFOs configured for multiprocessor communication.
The microprocessor or microcontroller connected to Port A controls all operations of the SyncBiFIFO. Thus, all Port A interface pins are inputs driven by the controlling processor. Port B interfaces with a second processor. The Port B control pins are inputs driven by the second processor.

## RESET

Reset is accomplished whenever the Reset ( $\overline{\mathrm{RS}}$ ) input is taken to a LOW state with $\overline{\mathrm{CS}}, \overline{\mathrm{EN}} \mathrm{A}$ and $\overline{\mathrm{EN}} \mathrm{B}$ HIGH. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The $\mathrm{A} \rightarrow \mathrm{B}$ and $\mathrm{B} \rightarrow \mathrm{A}$ FIFO Empty Flags ( $\overline{E F A B}, \overline{E F B A}$ ) and Programmable Almost Empty Flags ( $\overline{\text { PAEAB }}, \overrightarrow{\mathrm{PA}} \mathrm{EBA})$ will be set to LOW after trsf. The $\mathrm{A} \rightarrow \mathrm{B}$ and $B \rightarrow A$ FIFO Full Flags ( $\overline{\mathrm{FF}} \mathrm{AB}, \overline{\mathrm{FF}}_{\mathrm{BA}}$ ) and Programmable Almost Full Flags ( $\overline{\mathrm{PAF}} \mathrm{AB}, \overrightarrow{\mathrm{PAFBA}})$ will be set to HIGH after tRSF. After the reset, the offsets of the Almost-Empty Flags and AlmostFull Flags for the $A \rightarrow B$ and $B \rightarrow A$ FIFO offset default to 8 .

## PORT A INTERFACE

The SyncBiFIFO is straightforward to use in micro-pro-cessor-based systems because each port has a standard microprocessor control set. Port A interfaces with microprocessor through the three address pins (A2-A0) and a Chip Select $\overline{\mathrm{CS}} \mathrm{A}$ pins. When $\overline{\mathrm{CS}} \mathrm{A}$ is asserted, $\mathrm{A}_{2}, \mathrm{~A}_{1}, \mathrm{~A}_{0}$ and $\mathrm{R} \overline{W_{A}}$ are used to select one of six internal resources (Table 1).

With $\mathrm{A}_{2}=0$ and $\mathrm{A}_{1}=0, \mathrm{~A}_{0}$ determines whether data can be read out of output register or be written into the FIFO ( $\mathrm{A} 0=0$ ), or the data can pass through the FIFO through the bypass path ( $\mathrm{A} 0=1$ ).

With $\mathrm{A} 2=1$, four programmable flags (two $\mathrm{A} \rightarrow \mathrm{B}$ FIFO programmable flags and two $B \rightarrow A$ FIFO programmable flags) can be selected: the $\mathrm{A} \rightarrow \mathrm{B}$ FIFO Almost-Empty Flag Offset ( $A 1=0, A 0=0$ ), $A \rightarrow B$ FIFOAImost-Full Flag Offset ( $A 1=0, A 0=1$ ), $\mathrm{B} \rightarrow$ A FIFO Almost-Empty FlagOffset ( $\mathrm{A} 1=1, \mathrm{~A} 0=0$ ), $\mathrm{B} \rightarrow$ A FIFO Almost-Full Flag Offset ( $\mathrm{A} 1=1, \mathrm{~A} 0=1$ ).

Port $A$ is disabled when CSA is deasserted and data $A$ is in high-impedance state.


NOTES:

1. Upper SyncBiFIFO only is used in 18 - to 18 -bit configuration.
2. Control $A$ Consists of $R / \bar{W}_{A}, \overline{E N}_{A}, \overline{O E}_{A}, \overline{C S}_{A}, A_{2}, A_{1}, A 0$. Control $B$ consists of $R \overline{W_{B}}, \overline{E N}_{B}, \overline{O E}_{B}$.

Figure 1. 36- to 36 -bit Processor Interface Configuration.

| $\overline{\text { CSA }}$ | $\mathrm{R} / \bar{W}_{A}$ | ENA | OEA | Data A I/O | Port A Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | Data $A$ is written on CLKA $\neq$. This write cycle immediately following low-impedance cycle is prohibited. Note that even though $\mathrm{OE}_{A}=0$, a LOW logic level on R/WA, once qualified by a rising edge on CLKA, will put Data $A$ into a high-impedance state. |
| 0 | 0 | 0 | 1 | I | Data $A$ is written on CLKA $\neq$ |
| 0 | 0 | 1 | X | 1 | Data $\mathbf{A}$ is ignored |
| 0 | 1 | 0 | 0 | 0 | Data is read ${ }^{(1)}$ from RAM array to output register on CLKA $\neq$, Data $A$ is low-impedance |
| 0 | 1 | 0 | 1 | 0 | Data is read ${ }^{(1)}$ from RAM array to output register on CLKA $\neq$, Data $A$ is high-impedance |
| 0 | 1 | 1 | 0 | 0 | Output register does not change ${ }^{(2)}$, Data $A$ is low-impedance |
| 0 | 1 | 1 | 1 | 0 | Output register does not change ${ }^{(2)}$, Data A is high-impedance |
| 1 | 0 | X | X | 1 | Data $A$ is ignored ${ }^{(3)}$ |
| 1 | 1 | X | X | 0 | Data $A$ is high-impedance ${ }^{(3)}$ |

NOTES:
2704 tbl 09

1. When $A_{2} A_{1} A_{0}=000$, the next $B \rightarrow A$ FIFO value is read out of the output register and the read pointer advances. If $A_{2} A_{1} A_{0}=001$, the bypass path is selected and bypass data from the Port $B$ input register is read from the Port $A$ output register. If $A_{2} A_{1} A_{0} 0=1 X X$, a flag offset register is selected and its offset is read out through Port A output register.
2. Regardless of the condition of $A_{2} A_{1} A_{0}$, the data in the Port $A$ output register does not change and the $B \rightarrow A$ read pointer does not advance.
3. If CSA\# is HIGH, then BYPB is HIGH. No bypass occur under this condition.

Table 1. Port A Operation Control Signals

## BYPASS PATH

The bypass paths provide direct communication between Port A and Port B. There are two full 18 -bit bypass paths, one in each direction. During a bypass operation, data is passed directly between the input and output registers, and the FIFO memory is undisturbed.

Port A initiates and terminates all bypass operations. The bypass flag, $\overline{\mathrm{BYP}} \mathrm{B}$, is asserted to inform Port $B$ that a bypass operation is beginning. The bypass flag state is controlled by the Port A controls, although the $\overline{\mathrm{BYPB}}$ signal is synchronized to $\overline{\mathrm{CLK}}$. So, $\overline{\mathrm{BYPB}}$ is asserted on the next rising edge of $\overline{\mathrm{CLKB}}$ when $A_{2} A_{1} A_{0}=001$ and CSA is LOW. When Port A returns to normal FIFO mode ( $\mathrm{A}_{2} \mathrm{~A}_{1} \mathrm{~A} 0=000$ or CSA is HIGH ), $\overline{\mathrm{BYP}} \mathrm{B}$ is deasserted on the next CLKB rising edge.

Once the SyncBiFIFO is in bypass mode, all data transfers are controlled by the standard Port $\left.A(R) / \bar{W} A, \overline{C L K}_{A}, \overline{E N} A, \overline{O E} A\right)$ and Port $B\left(R / \bar{W} B, \overline{C L K} B, \overline{E N}_{B}, \overline{O E} B\right)$ interface pins. Each bypass path can be considered as a one word deep FIFO. Data is held in each input register until it is read. Since the controls of each port operate independently, Port A can be reading bypass data at the same time Port $B$ is reading bypass data.

When $R \bar{W}_{A}$ and $\overline{E N}_{A}$ is LOW, data on pins Dao-Da17 is written into Port A input register. Following the rising edge of $\overline{C L K A}_{A}$ for this write, the $\mathrm{A} \rightarrow \mathrm{B}$ Full Flag (FFAB) goes LOW. Subsequent writes into Port A are blocked by internal logic until FFAB $^{2}$ goes HIGH again. On the next CLKB rising edge, the $A \rightarrow B$ Empty Flag (EFAB) goes HIGH indicating to Port B that data is available. Once $\mathrm{R} / \bar{W}_{B}$ is HIGH and $\overline{\mathrm{EN}} \mathrm{B}$ is LOW,
data is read into the Port B output register. $\overline{\mathrm{OE}}_{\mathrm{B}}$ still controls whetherPort B is in a high-impedance state. WhenOEBisLOW, the output register data appears at $\mathrm{DBo}^{2}-\mathrm{DB17}^{2}$. $\mathrm{EF}_{\text {AB }}$ goes LOW following the $\overline{C L K} B$ rising edge for this read. $\operatorname{FFAB}$ goes HIGH on the next $\overline{C L K} A$ rising edge, letting Port $A$ know that another word can be written through the bypass path.

Bypass data transfers from Port B to Port A work in a similar manner with $\overline{E F B} A$ and $\overline{F F B A}$ indicating the Port $A$ output register state.

When the Port A address changes from bypass mode ( $A_{2} A_{1} A_{0}=001$ ) to FIFO mode ( $A_{2} A_{1} A_{0}=000$ ) on the rising edge of $\overline{C L K} A$, the data held in the Port $B$ output register may be overwritten. Unless Port A monitors the $\overline{\mathrm{BYPB}}$ pin and waits for Port B to clock out the last bypassword, data from the $A \rightarrow B$ FIFO will overwrite data in the Port B output register. BYPB will go HIGH on the rising edge of CLKB signifying that Port $B$ has finished its last bypass operation. Port B must read any bypass data in the output register on this last CLKB clock or it is lost and the SyncBiFIFO returns to FIFO operations. It is especially important to monitor BYPB when CLKB is much slower than $\overline{\mathrm{CLK}}_{\mathrm{A}}$ to avoid this condition. $\overline{\mathrm{BYPB}}$ will also go HIGH after $\overline{\mathrm{CS}}$ A is brought HIGH; in this manner the Port B bypass data may also be lost.

Since the Port A processor controls $\overline{\mathrm{CS}}$ a and the bypass mode, this scenario can be handled for $B \rightarrow A$ bypass data. The Port A processor must be set up to read the last bypass word before leaving bypass mode.

| $\overline{\mathrm{CS}} \mathrm{A}$ | $\mathrm{A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ | Read | Write |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $\mathrm{~B} \rightarrow \mathrm{~A}$ FIFO | A $\rightarrow$ B FIFO |
| 0 | 0 | 0 | 1 | 18-bit Bypass Path |  |
| 0 | 1 | 0 | 0 | A $\rightarrow$ B FIFO Almost-Empty <br> Flag Offset |  |
| 0 | 1 | 0 | 1 | A $\rightarrow$ B FIFO Almost-Full <br> Flag Offset |  |
| 0 | 1 | 1 | 0 | B $\rightarrow$ A FIFO Almost-Empty <br> Flag Offset |  |
| 0 | 1 | 1 | 1 | B $\rightarrow$ A FIFO Almost-Full <br> Flag Offset |  |
| 1 | X | X | X | Port A Disabled |  |

2704 tbl 10
Table 2. Accessing Port A Resources Using $\overline{C S A}, A 2, A 1$, and A0.

## PORT A CONTROL SIGNALS

The Port A control signals pins dictate the various operations shown in Table 2. Port $A$ is accessed when $\overline{\mathrm{CS}}$ A is LOW, and is inactive if $\overline{\mathrm{CS}}_{A}$ is HIGH. R/W $A$ and $\overline{\mathrm{EN}}_{A}$ lines determine when Data A can be written or read. If R/W data is written into input register on the LOW-to-HIGH transition of $\overline{C L K} A$. If $R / \bar{W}_{A}$ is HIGH and $\overline{O E}_{A}$ is LOW, data comes out of bus and is read from output register into three-state buffer. Refer to pin descriptions for more information.

## PROGRAMMABLE FLAGS

The IDT SyncBiFIFO has eight flags: four flags for $A \rightarrow B F I F O$ ( $\overline{E F} A B, \overline{P A E} A B, \overline{P A F} A B, \overline{F F} A B$ ), and four flags for $B \rightarrow A$ FIFO ( $\overline{\mathrm{EF}} \mathrm{BA}, \overline{\mathrm{PAE}} \mathrm{BA}, \overline{\mathrm{PAF}}_{\mathrm{BA}}, \overline{\mathrm{FF}}_{B A}$ ). The Empty and Full flags are fixed, while the Almost Empty and Almost Full offsets can be set to any depth through the Flag Offset Registers (see Table 3). The flags are asserted at the depths shown in the Flag Truth Table (Table 4). After reset, the programmable flag offsets are set to 8 . This means the Almost Empty flags are asserted at Empty +8 words deep, and the Almost Full flags are asserted at Full -8 words deep.

The $\overline{\text { PAE }}_{A B}$ is synchronized to $\overline{\mathrm{CLK}}_{B}$, while $\overline{\text { PAEAB }}$ is synchronized to $\overline{\mathrm{CLK}} A$; and $\overline{\mathrm{PAE}}_{\mathrm{BA}}$ is synchronized to $\overline{\mathrm{CLK}} A$, while $\overline{\text { PAE }}$ BA is synchronized to $\overline{C L K} B$. If the minimum time ( t ) between a rising $\overline{C L K} B$ and a rising $\overline{C L K}_{A}$ is met, the flag will change state on the current clock; otherwise, the flag may not change state until the next clock rising edge. For the specific flag timings, refer to Figures 12-15.

## PORT B CONTROL SIGNALS

The Port B control signal pins dictate the various operations shown in Table 5. Port $B$ is independent of $\overline{C S} A . R \bar{W} B$ and ENB lines determine when Data can be written or read in Port $B$. If $R / \bar{W} B$ and $\overline{E N} B$ are LOW, data is written into input register, and on LOW-to-HIGH transition of CLKB data is written into
$\overline{\text { PAEAB }}$ Register
$\overline{\mathrm{PAF}}_{\mathrm{AB}}$ Register

| 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | X | X | X | X | X |  | $\mathrm{A} \rightarrow \mathrm{B}$ FIFO Almost-Empty Flag Offset |  |  |  |  |  |  |  |
| 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| X | X | X | X | X | X | X | X | X |  | A $\rightarrow$ B FIFO Almost-Full Flag Offset |  |  |  |  |  |  |  |
| 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| X | X | X | X | X | X | X | X | X |  | $\mathrm{B} \rightarrow \mathrm{A}$ FIFO Almost-Empty Flag Offset |  |  |  |  |  |  |  |
| 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| X | X | X | X | X | X | X | X | X |  |  | A | A | ost | II | O |  |  |

NOTE:

1. Bit 8 must be set to 0 for the IDT72605 ( $256 \times 18$ ) Synchronous BiFIFO.

Table 3. Flag Offset Register Format.

| Number of Words <br> in FIFO |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| From | To | $\overline{E F F}$ | $\overline{\text { PAE }}$ | $\overline{\text { PAF }}$ | FF |
| 0 | 0 | LOW | LOW | HIGH | HIGH |
| 1 | $n$ | HIGH | LOW | HIGH | HIGH |
| $n+1$ | D-(m+1) | HIGH | HIGH | HIGH | HIGH |
| D-m | D-1 | HIGH | HIGH | LOW | HIGH |
| D | D | HIGH | HIGH | LOW | LOW |

NOTES:
2704 tbl 12
$n=$ Programmable Empty Offset ( $\overline{\text { PAE }} A B$ Register or $\overline{\text { PAE }} B A$ Register)
$\mathrm{m}=$ Programmable Full Offset ( $\overline{\text { PAFAB }}$ Register or PAFBA Register)
D = FIFO Depth (IDT72605 = 256 words, IDT72615 = 512 words)
Table 4. Internal Flag Truth Table.
input register and the FIFO memory. If $\mathrm{R} / \overline{\mathrm{W}} \mathrm{B}$ is HIGH and $\overline{\mathrm{OE}} \mathrm{B}$ is LOW, data comes out of bus and is read from output register into three-state buffer. In bypass mode, if $\mathrm{R} \overline{\mathrm{W}} \mathrm{B}$ is LOW, bypass messages are transferred into $B \rightarrow A$ output register. If $\mathrm{R} / \bar{W}_{\mathrm{A}}$ is HIGH , bypass messages are transferred into $\mathrm{A} \rightarrow \mathrm{B}$ output register. Refer to pin descriptions for more information.

| $\mathrm{R} / \overline{W_{B}}$ | ENB | $\overline{\mathrm{OE}}$ | $\begin{gathered} \hline \text { Data B } \\ \text { I/O } \\ \hline \end{gathered}$ | Port B Operation |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | Data B is written on CLKB $\uparrow$. This write cycle immediately following output lowimpedance cycle is prohibited. Note that even though $\overline{\mathrm{OE}}_{\mathrm{B}}=0$, a LOW logic level on $R \bar{W}_{B}$, once qualified by a rising edge on CLKB, will put Data B into a high-impedance state. |
| 0 | 0 | 1 | 1 | Data B is written on CLKB $\uparrow$. |
| 0 | 1 | X | 1 | Data B is ignored |
| 1 | 0 | 0 | 0 | Data is read ${ }^{(1)}$ from RAM array to output register on CLKB $\neq$, Data B is LOW impedance |
| 1 | 0 | 1 | 0 | Data is read ${ }^{(1)}$ from RAM array to output register on CLKB $\neq$, Data B is HIGH impedance |
| 1 | 1 | 0 | 0 | Output register does not change ${ }^{(2)}$, Data B is low-impedance |
| 1 | 1 | 1 | 0 | Output register does not change ${ }^{(2)}$, Data B is high-impedance |

NOTES:
2704 tы 13

1. When $A_{2} A_{1} A_{0}=000$ or $1 X X$, the next $A \rightarrow B$ FIFO value is read out of the output register and the read pointer advances. If $A_{2} A_{1} A_{0}=001$, the bypass path is selected and bypass data is read from the Port B output register.
2. Regardless of the condition of $A 2 A 1 A 0$, the data in the Port $B$ output register does not change and the $A \rightarrow B$ read pointer does not advance.

Table 5. Port B Operation Control Signals.


Figure 3. Reset Timing
2704 drw 07


2704 dmw 08
Figure 4. Port $A(A \rightarrow B)$ Write Timing


Figure 5. Port $A(B \rightarrow A)$ Read Timing


Figure 6. Port $B(B \rightarrow A)$ Write Timing


Figure 7. Port $B(A \rightarrow B)$ Read Timing


## NOTE:

1. When t SkEW $1 \geq$ minimum specification, tFRL(Max.) $=$ tCLK + tSKEW 1
tSKEW1 < minimum specification, tfRL(Max.) $=2$ tcLK + tskEW1 or tCLK + tskew 1
The Latency Timing applies only at the Empty Boundary ( $\overline{\mathrm{EF}}=\mathrm{LOW}$ ).
Figure 8. $\mathrm{A} \rightarrow \mathrm{B}$ First Data Word Latency after Reset for Simultaneous Read and Write


NOTE:

1. When tSKEW $1 \geq$ minimum specification, tFRL(Max.) $=$ tCLK + tSKEW 1
tsKEW1 < minimum specification, tFRL(Max.) $=2$ tcLK + tsKEW1
The Latency Timing apply only at the Empty Boundary ( $\overline{\mathrm{EF}}=\mathrm{LOW}$ ).

Figure 9. B $\rightarrow$ A First Data Word Latency after Reset for Simultaneous Read and Write


## NOTES:

1. When $\overline{C S}_{A}$ is brought $\mathrm{HIGH}, \mathrm{A} \rightarrow \mathrm{B}$ Bypass mode will switch to FIFO mode on the following CLKA LOW-to-HIGH transition.
2. After the bypass operation is completed, the $\overline{\mathrm{BYP}}$ goes from LOW-to-HIGH; this will reset all bypass flags. The bypass path becomes available for the next bypass operation.
3. When A-side changed from bypass mode into FIFO mode, B-side only has one cycle to read the bypass data. On the next cycle, B-side will be forced back to FIFO mode.

Figure 10. $A \rightarrow B$ Bypass Timing


## NOTES:

1. When $\overline{\mathrm{CS}}_{\mathrm{A}}$ is brought $\mathrm{HIGH}, \mathrm{A} \rightarrow \mathrm{B}$ Bypass mode will switch to FIFO mode on the following CLKA going LOW-to-HIGH.
2. After the bypass operation is completed, the $\overline{\mathrm{BYP}}$ g goes from LOW-to-HIGH; this will reset all bypass flags. The bypass path becomes available for the next bypass operation.
3. When A -side changed from bypass mode into FIFO mode, B -side only has one cycle to read the bypass data. On the next cycle, B -side will be forced back to FIFO mode.

Figure 11. $B \rightarrow A$ Bypass Timing


## NOTES:

1. tSKEwz the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{P A E A B}$ to change during that clock cycle. If the time between the rising edge of CLKA and the rising edge of CLKB is less than tskew, then PAEAB may not go HIGH until the next CLKB rising edge.
2. If a read is performed on this rising edge of the read clock, there will be Empty $+(n+1)$ words in the FIFO when PAE goes LOW.

Figure 12. $\mathrm{A} \rightarrow \mathrm{B}$ Programmable Almost-Empty Flag Timing


## NOTES:

1. tSKEWz is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{P A F A B}$ to change during that clock cycle. If the time between the rising edge of CLKB and the rising edge of CLKA is less than tskewz, then PAFAB may not go HIGH until the next CLKA rising edge.
2. If a write is performed on this rising edge of the write clock, there will be Full - $(m+1)$ words in the FIFO when PAF goes LOW.

Figure 13. $A \rightarrow B$ Programmable Almost-Full Flag Timing


## NOTES:

1. TSKEW2 is the minimum time between a rising CLKB edge and a rising CLKA edge for PAEBA to change during that clock cycle. If the time between the rising edge of CLKB and the rising edge of CLKA is less than tsKEwz, then PAEBA may not go HIGH until the next CLKA rising edge.
2. If a read is performed on this rising edge of the read clock, there will be Empty $+(n-1)$ words in the FIFO when PAE goes LOW.

Figure 14. $\mathrm{B} \rightarrow \mathrm{A}$ Programmable Almost-Empty Flag Timing


## NOTES:

1. tskewz is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{P A F B A}$ to change during that clock cycle. If the time between the rising edge of CLKB and the rising edge of CLKA is less than tsKEW2, then PAFBA may not go HIGH until the next CLKA rising edge.
2. If a write is performed on this rising edge of the write clock, there will be Full - $(m+1)$ words in the FIFO when PAF goes LOW.

Figure 15. $\mathrm{B} \rightarrow \mathrm{A}$ Programmable Almost-Full Flag Timing

## ORDERING INFORMATION



BiCMOS SyncBiFIFO ${ }^{\text {TM }}$ IDT723612
$64 \times 36 \times 2$

## FEATURES:

- Free-running CLKA and CLKB can be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted)
- Two independent clocked FIFOs ( $64 \times 36$ storage capacity each) buffering data in opposite directions
- Mailbox bypass Register for each FIFO
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor interface control logic
- EFA, FFA, AEA, and AFA flags synchronized by CLKA
- $\overline{\mathrm{EFB}}, \overline{\mathrm{FFB}}, \overline{\mathrm{AEB}}$, and $\overline{\mathrm{AFB}}$ flags synchronized by CLKB
- Passive parity checking on each port
- Parity generation can be selected for each port
- Low-power advanced BiCMOS technology
- Supports clock frequencies up to 67 MHz
- Fast access times of 10 ns
- Available in 132-pin plastic quad flat package (PQF) or space-saving 120 -pin thin quad flat package (TQFP)


## DESCRIPTION:

The IDT723612 is a monolithic high-speed, low-power BiCMOS bi-directional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fastas 10 ns . Two independent $64 \times 36$ dual-port SRAMFIFOs

## FUNCTIONAL BLOCK DIAGRAM



3041 drw 01
on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost-full and almost-empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices can be used in parallel to create wider data paths.

The IDT723612 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through
a port are gated to the LOW-to-HIGH transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The full flag ( $\overline{F F A}, \overline{F F B}$ ) and almost-full ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The empty flag (EFA, EFB) and almost-empty ( $\overline{\mathrm{A} E \mathrm{~A}}, \overline{\mathrm{AEB}}$ ) flag of a FIFO are two stage synchronized to the port clock that reads data from its array.

The IDT723612 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## PIN CONFIGURATIONS



3012 drw 02

## PQFPACKAGE TOP VIEW

## Note:

1. NC - No internal connection
2. Uses Yamaichi socket IC51-1324-828

## PIN CONFIGURATIONS (CONT.)



Note:

1. NC - No internal connection

PIN DESCRIPTION

| Symbol | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| A0-A35 | Port-A Data | 1/0 | 36-bit bidirectional data port for side A . |
| $\overline{\text { AEA }}$ | Almost-Empty Flag | $\begin{array}{\|c\|} \hline 0 \\ (\text { Port A) } \end{array}$ | Programmable almost-empty flag synchronized to CLKA. It is LOW when the number of words in the FIFO2 is less than or equal to the value in the offset register, X. |
| AEB | Port-B Almost-Empty Flag | $\begin{gathered} 0 \\ \text { (PortB) } \end{gathered}$ | Programmable almost-full flag synchronized to CLKB. It is LOW when the number of words in FIFO1 is less than or equal to the value in the offset register, X . |
| $\overline{\text { AFA }}$ | Port-A Almost-Full Flag | $\begin{gathered} 0 \\ \text { (Port A) } \end{gathered}$ | Programmable almost-full flag synchronized to CLKA. It is LOW when the number of empty locations in FIFO1 is less than or equal to the value in the offset register, $X$. |
| $\overline{\text { AFB }}$ | Port-B Almost-Empty Flag | $\begin{array}{\|c\|} \hline 0 \\ \text { (Port B) } \end{array}$ | Programmable almost-full flag synchronized to CLKB. It is LOW when the number of empty locations in FIFO2 is less than or equal to the value in the offset register, X . |
| B0-B35 | Port-B Data. | 1/0 | 36 -bit bidirectional data port for side $B$. |
| CLKA | Port-A Clock | 1 | CLKA is a continuous clock that synchronizes all data transfers through port A and can be aynchronous or coincident to CLKB. EFA, $\overline{\mathrm{FFA}}, \overline{\mathrm{AFA}}$, and AEA are synchronized to the LOW-to-HIGH transition of CLKA. |
| CLKB | Port-B Clock | 1 | CLKB is a continuous clock that synchronizes all data transfers through port$B$ and can be asynchronous or coincident to CLKA. $\overline{E F B}, \overline{\mathrm{FFB}}, \overline{\mathrm{AFB}}$, and $\overline{\mathrm{AEB}}$ are synchronized to the LOW-to-HIGH transition of CLKB. |
| $\overline{\text { CSA }}$ | Port-A Chip Select | I | $\overline{\text { CSA }}$ must be LOW to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A. The AO-A35 outputs are in the high-impedance state when CSA is HIGH. |
| $\overline{\text { CSB }}$ | Port-B Chip Select | 1 | $\bar{B}$ must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B. The B0-B35 outputs are in the high-impedance state when CSB is HIGH. |
| EFA | Port-A Empty Flag | $\begin{array}{\|c\|} \hline 0 \\ (\text { Port A) } \end{array}$ | $\overline{\mathrm{EFA}}$ is synchronized to the LOW-to-HIGH transition of CLKA. When EFA is LOW, FIFO2 is empty, and reads from its memory are disabled. Data can be read from FIFO2 to the output register when EFA is HIGH. EFA is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKA after data is loaded into empty FIFO2 memory. |
| $\overline{\text { EFB }}$ | Port-B Empty Flag | $\begin{gathered} \mathrm{O} \\ (\text { Port B) } \end{gathered}$ | $\overline{\mathrm{EFB}}$ is synchronized to the LOW-to-HIGH transition of CLKB. When $\overline{\mathrm{EFB}}$ is LOW, the FIFO1 is empty, and reads from its memory are disabled. Data can be read from FIFO1 to the output register when EFB is HIGH. EFB is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKB after data is loaded into empty FIFO1 memory. |
| ENA | Port-A Enable | 1 | ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A. |
| ENB | Port-B Enable | 1 | ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B. |
| $\overline{\mathrm{FF}}$ A | Port-A Full Flag | $\begin{array}{\|c\|} \hline \mathrm{O} \\ (\text { Port } A) \end{array}$ | $\overline{\text { FFA }}$ is synchronized to the LOW-to-HIGH transition of CLKA. When FFA is LOW, FIFO1 is full, and writes to its memory are disabled. FFA is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKA after reset. |
| $\overline{F F B}$ | Port-B Full Flag | $\begin{gathered} \mathrm{O} \\ (\text { Port B) } \end{gathered}$ | $\overline{\mathrm{FFB}}$ is synchronized to the LOW-to-HIGH transition of CLKB. When $\overline{\mathrm{FFB}}$ is LOW, FIFO2 is full, and writes to its memory are disabled. FFB is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKB after reset. |
| FS1, FSO | Flag-Offset Selects | 1 | The LOW-to-HIGH transition of RST latches the values of FSO and FS1, which selects one of four preset values for the almost-full flag and almostempty flag. |
| MBA | Port-A Mailbox Select | 1 | A HIGH level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, a HIGH level on MBA selects data from the mail2 register for output, and a LOW level selects FIFO2 output register data for output. |

## PIN DESCRIPTION (CONTINUED)

| SYMBOL | NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| MBB | Port-B Mailbox Select | 1 | A HIGH level on MBB chooses a mailbox register for a port-B read or write operation. When the BO-B35 outputs are active, a HIGH level on MBB selects data from the mail1 register for output, and a LOW level selects FIFO1 output register data for output. |
| $\overline{\mathrm{MBF} 1}$ | Mail1 Register Flag | 0 | $\overline{\text { MBF1 }}$ is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while $\overline{\text { MBF1 }}$ is set LOW. MBF1 is set HIGH by a LOW-to-HIGH transition of CLKB when a portB read is selected and MBB is HIGH. MBF1 is set HIGH when the device is reset. |
| $\overline{\text { MBF2 }}$ | Mail2 Register Flag | 0 | $\overline{\text { MBF2 }}$ is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is set LOW. MBF2 is set HIGH by a LOW-to-HIGH transition of CLKA when a portA read is selected and MBA is HIGH. $\overline{\text { MBF2 }}$ is set HIGH when the device is reset. |
| $\frac{\mathrm{ODD} /}{\mathrm{EVEN}}$ | Odd/Even Parity Select | 1 | Odd parity is checked on each port when ODD/EVEN is HIGH, and even parity is checked when ODD/EVEN is LOW. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. |
| $\overline{\text { PEFA }}$ | Port-A Parity Error Flag | $\begin{array}{\|c\|} \hline \mathrm{O} \\ \text { (Port A) } \end{array}$ | When any byte applied to terminals A0-A35 fails parity, $\overline{\text { PEFA }}$ is LOW. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. The parity trees used to check the A0-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is setup by having W//RA LOW, MBA HIGH, and PGA HIGH, the PEFA flag is forcedHIGH regardless of the A0-A35 inputs. |
| $\overline{\text { PEFB }}$ | Port-B Parity Error Flag | $\begin{array}{\|c\|} \hline \mathrm{O} \\ \text { (Port B) } \end{array}$ | When any byte applied to terminals B0-B35 fails parity, $\overline{\text { PEFB }}$ is LOW. Bytes are organized as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26, \mathrm{~B} 27-\mathrm{B} 35$ with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. The parity trees used to check the B0-B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB. Therefore, if a mail1 read with parity generation is setup by having W/伿 LOW, MBB HIGH, and PGB HIGH, the $\overline{\text { PEFB }}$ flag is forced HIGH regardless of the state of the BO-B35 inputs. |
| PGA | Port-A Parity | 1 | Parity is generated for data reads from port A when PGA is HIGH. Generation The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte. |
| PGB | Port-B Parity Generation | 1 | Parity is generated for data reads from port B when PGB s HIGH. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35. The generated parity bits are output in the most significant bit of each byte. |
| $\overline{\mathrm{RST}}$ | Reset | 1 | To reset the device, four LOW-to-HIGH transitions of CLKA and four LOW-toHIGH transitions of CLKB must occur while RST is LOW. This sets the AFA, $\overline{\mathrm{AFB}}, \overline{\mathrm{MBF1}}$, and $\overline{\mathrm{MBF}}$ flags HIGH and the EFA, $\overline{\mathrm{EFB}}, \overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}, \overline{\mathrm{FFA}}$, and FFB flags LOW. The LOW-to-HIGH transition of RST latches the status of the FS1 and FS0 inouts to select almost-full and almost-empty flag offset. |
| W/ $\overline{\mathrm{R}}$ A | Port-A Write/Read Select | 1 | A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/RA is HIGH. |
| W/ $\overline{\mathrm{R}} \mathrm{B}$ | Port-B Write/Read Select | 1 | A HIGH selects a write operation and a LOW selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The BO-B35 outputs are in the high-impedance state when $W / \bar{R} B$ is HIGH . |

## ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED) ${ }^{(2)}$

| Symbol | Rating | Commercial | Unit |
| :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage Range | -0.5 to 7 | V |
| $\mathrm{V} \mathrm{l}^{(2)}$ | Input Voltage Range | -0.5 to Vcc+0.5 | V |
| $\mathrm{Vo}^{(2)}$ | Output Voltage Range | -0.5 to Vcc+0.5 | V |
| lik | Input Clamp Current, (VI<0 or V > $>\mathrm{Vcc}$ ) | $\pm 20$ | mA |
| IOK | Output Clamp Current, (Vo < 0 or Vo > Vcc) | $\pm 50$ | mA |
| IOUT | Continuous Output Current, (Vo = 0 to Vcc) | $\pm 50$ | mA |
| ICC | Continuous Current Through Vcc or GND | $\pm 500$ | mA |
| TA | Operating Free Air Temperature Range | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature Range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.5 | V |
| VIH | HIGH Level Input Voltage | 2 | - | V |
| VIL | LOW-Level Input Voltage | - | 0.8 | V |
| IOH | HIGH-Level Output Current | - | -4 | mA |
| IOL | LOW-Level Output Current | - | 8 | mA |
| TA | Operating Free-air <br> Temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

| Parameter | Test Conditions |  |  |  | Min | Typ. ${ }^{(1)}$ Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | $\mathrm{Vcc}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  | V |
| VoL | $\mathrm{Vcc}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
| ILI | $V C c=5.5 \mathrm{~V}$, | $V_{1}=V_{c c}$ or 0 |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| ILO | $\mathrm{Vcc}=5.5 \mathrm{~V}$, | $\mathrm{Vo}=\mathrm{Vcc}$ or 0 |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{Vcc}=5.5 \mathrm{~V}$, | $\mathrm{I}=0 \mathrm{~mA}$, | $\mathrm{VI}=\mathrm{Vcc}$ or GND | Outputs HIGH |  | 60 | mA |
|  |  |  |  | Outputs LOW |  | 130 | mA |
|  |  |  |  | Outputs Disabled |  | 60 | mA |
| CIN | $V_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 4 | pF |
| Cout | $\mathrm{Vo}=0$, | $\mathrm{f}=1 \mathrm{MHZ}$ |  |  |  | 8 | pF |

Note:

1. All typical values are at $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$.

## DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE

| Symbol | Parameter | IDT723612L15 |  | IDT723612L20 |  | IDT723612L30 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Clock Frequency, CLKA or CLKB | - | 66.7 | - | 50 | - | 33.4 | MHz |
| tCLK | Clock Cycle Time, CLKA or CLKB | 15 | - | 20 | - | 30 | - | ns |
| tCLKH | Pulse Duration, CLKA and CLKB HIGH | 6 | - | 8 | - | 12 | - | ns |
| tCLKL | Pulse Duration, CLKA and CLKB LOW | 6 | - | 8 | - | 12 | - | ns |
| tDs | Setup Time, A0-A35 before CLKA $\uparrow$ and B0-B35 before CLKB $\uparrow$ | 4 | - | 5 | - | 6 | - | ns |
| tENS1 | Setup Time, $\overline{C S A}, W / \bar{R} A$ before CLKAT; $\overline{\mathrm{CSB}}$, W/RB before CLKB $\uparrow$ | 6 | - | 6 | - | 7 | - | ns |
| tENS2 | Setup Time, ENA, before CLKAT; ENB before CLKB $\uparrow$ | 4 | - | 5 | - | 6 | - | ns |
| tens3 | Setup Time, MBA before CLKA $\uparrow$ : MBB before CLKB $\uparrow$ | 4 | - | 5 | - | 6 | - | ns |
| tPGS | Setup Time, ODD/EVEN and PGA before CLKA $\uparrow$; ODD/EVEN and PGB before CLKB ${ }^{(1)}$ | 4 | - | 5 | - | 6 | - | ns |
| tRSTS | Setup Time, $\overline{\mathrm{RS}} \mathrm{T}$ LOW before CLKA $\uparrow$ or CLKB $\uparrow^{(2)}$ | 5 | - | 6 | - | 7 | - | ns |
| tFSS | Setup Time, FS0/FS1 before RST HIGH | 5 | - | 6 | - | 7 | - | ns |
| tDH | Hold Time, A0-A35 after CLKA $\uparrow$ and B0-B35 after CLKB $\uparrow$ | 2.5 | - | 2.5 | - | 2.5 | - | ns |
| tENH1 | Hold Time, $\overline{\mathrm{CSA}} \mathrm{W} / \overline{\mathrm{R}} A$ after CLKA $\uparrow$; $\overline{\mathrm{CSB}}$, W/RB after CLKB $\uparrow$ | 2 | - | 2 | - | 2 | - | ns |
| tENH2 | Hold Time, ENA, after CLKA $\uparrow$; ENB after CLKB $\uparrow$ | 2.5 | - | 2.5 | - | 2.5 | - | ns |
| tENH3 | Hold Time, MBA after CLKA $\uparrow$; MBB after CLKB $\uparrow$ | 1 | - | 1 | - | 1 | - | ns |
| tPGH | Hold Time, ODD/EVEN and PGA after CLKAT; ODD/EVEN and PGB after CLKB $\uparrow^{(1)}$ | 1 | - | 1 | - | 1 | - | ns |
| tRSTH | Hold Time, $\overline{\mathrm{RST}}$ LOW after CLKA $\uparrow$ or CLKB $\uparrow^{(2)}$ | 5 | - | 6 | - | 7 | - | ns |
| tFSH | Hold Time, FS0 and FS1 after RST HIGH | 4 | - | 4 | - | 4 | - | ns |
| tSKEW1 ${ }^{(3)}$ | Skew Time, between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{E F A}, \overline{E F B}, \overline{F F A}$, and $\overline{F F B}$ | 8 | - | 8 | - | 10 | - | ns |
| tSKEW2 ${ }^{(3)}$ | Skew Time, between CLKA $\uparrow$ and CLKB $\uparrow$ For $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}, \overline{\mathrm{AFA}}$, and $\overline{\mathrm{AFB}}$ | 9 | - | 16 | - | 20 | - | ns |

## Notes:

1. Only applies for a clock edge that does a FIFO read.
2. Requirement to count the clock edge as one of at least four needed to reset a FIFO.
3. Skew time is not a timimg constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

## SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, CL $=30 \mathrm{pF}$

| Symbol | Parameter | IDT723612L15 |  | IDT723612L20 |  | IDT723612L30 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tA | Access Time, CLKA $\uparrow$ to A0-A35 and CLKB $\uparrow$ to B0-B35 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| twFF | Propagation Delay Time, CLKA个 to $\overline{\text { FFA }}$ and CLKB $\uparrow$ to $\overline{F F B}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tref | Propagation Delay Time, CLKA $\uparrow$ to EFA and and CLKB $\uparrow$ to EFB | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tPAE | Propagation Delay Time, CLKA $\uparrow$ to $\overline{\mathrm{AEA}}$ and CLKBT to $\overline{\mathrm{AEB}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tPAF | Propagation Delay Time, CLKA to $\overline{\mathrm{AFA}}$ and CLKB $\uparrow$ to $\overline{A F B}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tPMF | Propagation Delay Time, CLKAT to $\overline{\text { MBF1 }}$ LOW or MBF2 HIGH and CLKB $\uparrow$ to MBF2 LOW or MBF1 HIGH | 1 | 9 | 1 | 12 | 1 | 15 | ns |
| tPMR | Propagation Delay Time, CLKAT to B0-B35 ${ }^{(1)}$ and CLKB $\uparrow$ to A0-A35 ${ }^{(2)}$ | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| tMDV | Propagation Delay Time, MBA to A0-A35 valid and MBB to B0-B35 valid | 1 | 11 | 1 | 11.5 | 1 | 12 | ns |
| tPDPE | Propagation Delay Time, A0-A35 valid to PEFA valid; BO-B35 valid to $\overline{\text { PEFB }}$ valid | 3 | 10 | 3 | 11 | 3 | 13 | ns |
| tPope | Propagation Delay Time, ODD/EVEN to $\overline{\text { PEFA }}$ and PEFB | 3 | 11 | 3 | 12 | 3 | 14 | ns |
| tPOPB ${ }^{(3)}$ | Propagation Delay Time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35) | 2 | 11 | 2 | 12 | 2 | 14 | ns |
| tPEPE | Propagation Delay Time, W/̄RA, $\overline{C S A}, ~ E N A, ~ M B A ~ o r ~$ PGA to $\overline{\text { PEFA; }}$; $\mathrm{W} / \overline{\mathrm{R}}, \overline{\mathrm{CSB}}, \mathrm{ENB}$. MBB, PGB to $\overline{\text { PEFB }}$ | 1 | 11 | 1 | 12 | 1 | 14 | ns |
| tPEPB ${ }^{(3)}$ | Propagation Delay Time, W $\overline{\mathrm{R}} \mathrm{A}, \overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{MBA}$ or PGA to parity bits (A8, A17, A26, A35); W/̄RB, CSB, ENB. MBB or PGB to parity bits (B8, B17, B26, B35 | 3 | 12 | 3 | 13 | 3 | 14 | ns |
| tRSF | Propagation Delay Time, $\overline{\operatorname{RST}}$ to ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) LOW and ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}, \overline{\mathrm{MBF1}}, \overline{\mathrm{MBF}}$ ) HIGH | 1 | 15 | 1 | 20 | 1 | 30 | ns |
| ten | Enable Time, $\overline{\mathrm{CSA}}$ and W/ $\overline{\mathrm{R} A}$ LOW to AO-A35 active and $\overline{C S B}$ LOW and W/RB HIGH to B0-B35 active | 2 | 10 | 2 | 12 | 2 | 14 | ns |
| toIs | Disable Time, $\overline{\text { CSA }}$ or W/原A HIGH to AO-A35 at high impedance and $\overline{\mathrm{CSB}}$ HIGH or W/RBB LOW to B0-B35 at high impedance | 1 | 8 | 1 | 9 | 1 | 11 | ns |

## Notes:

1. Writing data to the mail1 register when the BO-B35 outputs are active and MBB is HIGH.
2. Writing data to the mail2 register when the AO-A35 outputs are active and MBA is HIGH.
3. Only applies when reading data from a mail register.

## SIGNAL DESCRIPTIONS

## RESET

The IDT723612 is reset by taking the reset ( $\overline{\operatorname{RST}}$ ) input LOW for at least four port-A clock (CLKA) and four port-B clock (CLKB) LOW-to-HIGH transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the full flags ( $\overline{F F A}, \overline{F F B}$ ) LOW, the empty flags ( $\overline{E F A}, \overline{E F B}$ ) LOW, the almost-empty flags ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}})$ LOW and the almost-full flags ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) HIGH. A reset also forces the mailbox flags (MBF1, MBF2) HIGH. After a reset, FFA is set HIGH after two LOW-to-HIGH transitions of CLKA and FFBB is set HIGH after two LOW-to-HIGH transitions of CLKB. The device must be reset after power up before data is written to its memory.

| FS1 | FSO | $\overline{\text { RST }}$ | ALMOST-FULL AND <br> ALMOST-EMPTY FLAG <br> OFFSET REGISTER (X) |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $\uparrow$ | 16 |
| $H$ | $L$ | $\uparrow$ | 12 |
| $L$ | $H$ | $\uparrow$ | 8 |
| $L$ | $L$ | $\uparrow$ | 4 |

Table 1. Flag Programming

A LOW-to-HIGH transition on the $\overline{\text { RST }}$ input loads the almost-full and almost-empty registers (X) with the values selected by the flag-select (FSO, FS1) inputs. The values that can be loaded into the registers are shown in Table 1.

## FIFO WRITE/READ OPERATION

The state of port-A data A0-A35 outputs is controlled by the port-A chip select ( $\overline{\mathrm{CSA}})$ and the port-A write/read select (W/RA). The A0-A35 outputs are in the high-impedance state when either CSA or W/RA is HIGH. The AO-A35 outputs are active when both $\overline{C S A}$ and $W / \bar{R} A$ are LOW.

Data is loaded into FIFO1 from the AO-A35 inputs on a LOW-to-HIGH transition of CLKA when $\overline{\text { CSA }}$ is LOW, W/ $\overline{\mathrm{R}} A$ is HIGH, ENA is HIGH, MBA is LOW, and FFA is HIGH. Data is read from FIFO2 to the A0-A35 outputs by a LOW-to-HIGH transition of CLKA when CSA is LOW, W/RA is LOW, ENA is HIGH, MBA is LOW, and EFA is HIGH (see Table 2).

The port-B control signals are identical to those of port A . The state of the port-B data (B0-B35) outputs is controlled by the port-B chip select ( $\overline{\mathrm{CSB}}$ ) and the port-B write/read select (W/RB). The $\mathrm{BO}-\mathrm{B} 35$ outputs are in the high-impedance state when either $\overline{C S B}$ or $W / \bar{R} B$ is HIGH. The B0-B35 outputs are active when both $\overline{\mathrm{CSB}}$ and $\mathrm{W} / \overline{\mathrm{RB}}$ are LOW.

Data is loaded into FIFO2 from the B0-B35 inputs on a LOW-to-HIGH transition of CLKB when CSB is LOW, W/ $\overline{\mathrm{R} B}$ is HIGH, ENB is HIGH, MBB is LOW, and FFB is HIGH. Data is read from FIFO1 to the B0-B35 outputs by a LOW-to-HIGH

| $\overline{\text { CSA }}$ | W/RA | ENA | MBA | CLKA | A0-A35 Outputs | Port Functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In High-Impedance State | None |
| L | H | L | X | X | In High-Impedance State | None |
| L | H | H | L | $\uparrow$ | In High-Impedance State | FIFO1 Write |
| L | H | H | H | $\uparrow$ | In High-Impedance State | Mail1 Write |
| L | L | L | L | X | Active, FIFO2 Output Register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO2 Output Register | FIFO2 Read |
| L | L | L | H | X | Active, Mail2 Register | None |
| L | L | H | H | $\uparrow$ | Active, Mail2 Register | Mail2 Read (Set $\overline{\text { MBF2 }}$ HIGH) |

Table 2. Port-A Enable Function Table

| $\overline{\text { CSB }}$ | W/त̄R | ENB | MBB | CLKB | B0-B35 Outputs | Port Functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In High-Impedance State | None |
| L | H | L | X | X | In High-Impedance State | None |
| L | H | H | L | $\uparrow$ | In High-Impedance State | FIFO2 Write |
| L | H | H | H | $\uparrow$ | In High-Impedance State | Mail2 Write |
| L | L | L | L | X | Active, FIFO1 Output Register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO1 Output Register | FIFO1 read |
| L | L | L | H | X | Active, Mail1 Register | None |
| L | L | H | H | $\uparrow$ | Active, Mail1 Register | Mail1 Read (Set $\overline{\text { MBF1 HIGH) }}$ |

Table 3. Port-B Enable Function Table
transition of CLKB when $\overline{\mathrm{CSB}}$ is LOW, W/RB is LOW, ENB is $\mathrm{HIGH}, \mathrm{MBB}$ is LOW, and $\overline{\mathrm{EFB}}$ is HIGH (see Table 3).

The setup and hold time constraints to the port clocks for the port chip selects ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ) and write/read selects (W/ $\overline{\mathrm{R}} \mathrm{A}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ ) are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port chip select and write/read select may change states during the setup and hold time window of the cycle.

## SYNCHRONIZED FIFO FLAGS

Each FIFO is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another. $\overline{\mathrm{EFA}}, \overline{\mathrm{AEA}}, \overline{\mathrm{FFA}}$, and $\overline{\mathrm{AFA}}$ are synchronized by CLKA. $\overline{\mathrm{EFB}}, \overline{\mathrm{AEB}}, \overline{\mathrm{FFB}}$, and $\overline{\mathrm{AFB}}$ are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

## EMPTY FLAGS ( $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}$ )

The empty flag of a FIFO is synchronized to the port clock that reads data from its array. When the empty flag is HIGH, new data can be read to the FIFO output register. When the empty flag is LOW, the FIFO is empty and attempted FIFO reads are ignored.

The read pointer of a FIFO is incremented each time a new word is clocked to the output register. The state machine that controls an empty flag monitors a write-pointer and readpointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. A word written to a FIFO can be read to the FIFO output register in a minimum of three cycles of the empty flag synchronizing clock. Therefore, an empty flag is LOW if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The empty flag of the FIFO is set HIGH by the second LOW-to-HIGH transition of the synchronizing clock, and the new data word can be read to the FIFO output register in the following cycle.

A LOW-to-HIGH transition on an empty flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time tSKEW1 or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle.

## FULL FLAG ( $\overline{\mathrm{FFA}}, \overline{\mathrm{FFB}}$ )

The full flag of a FIFO is synchronized to the port clock that writes data to its array. When the full flag is HIGH, a memory location is free in the SRAM to receive new data. No memory locations are free when the full flag is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, the write pointer is incremented. The state machine that controls a full flag monitors a write-pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, the previous memory location is ready to be written in a minimum of three cycles of the full flag synchronizing clock. Therefore, a full flag is LOW if less than two cycles of the full flag synchronizing clock have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on the full flag synchronization clock after the read sets the full flag HIGH and the data can be written in the following clock cycle.

A LOW-to-HIGH transition on a full flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time tSKEW1 or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle.

## ALMOST EMPTY FLAGS ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}})$

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the value of the almost-full and almost-empty offset register ( X ). This register is loaded with one of four preset values during a device reset (see Reset above). An almost-empty flag is LOW when the FIFO contains

| Number of Words <br> in the FIFO1 | Synchronized <br> to CLKB |  | Synchronized <br> to CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{EFB}}$ | $\overline{\mathrm{AEB}}$ | $\overline{\mathrm{AFA}}$ | $\overline{\mathrm{FFA}}$ |
| 0 | L | L | H | H |
| 1 to X | H | L | H | H |
| $(\mathrm{X}+1)$ to $[64-(\mathrm{X}+1)]$ | H | H | H | H |
| $(64-\mathrm{X})$ to 63 | H | H | L | H |
| 64 | H | H | L | L |

Table 4. FIFO1 Flag Operation

| Number of Words <br> in the FIFO <br>  <br> $(1)$ | Synchronized <br> to CLKB |  | Synchronized <br> to CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{EFA}}$ | $\overline{\mathrm{AEA}}$ | $\overline{\mathrm{AFB}}$ | $\overline{\mathrm{FFB}}$ |
| 0 | L | L | H | H |
| 1 to X | H | L | H | H |
| $(\mathrm{X}+1)$ to $[64-(\mathrm{X}+1)]$ | H | H | H | H |
| $(64-\mathrm{X})$ to 63 | H | H | L | H |
| 64 | H | H | L | L |

Table 5. FIFO2 Flag Operation

## Note:

1. X is the value in the almost-empty flag and almost-full flag offset register.

X or less words in memory and is HIGH when the FIFO contains ( $\mathrm{X}+1$ ) or more words.

Two LOW-to-HIGH transitions of the almost-empty flag synchronizing clocks are required after a FIFO write for the almost-empty flag to reflect the new level of fill. Therefore, the almost-empty flag of a FIFO containing ( $\mathrm{X}+1$ ) or more words remains LOW if two cycles of the synchronizing clock have not elapsed since the write that filled the memory to the $(X+1)$ level. An almost-empty flag is set HIGH by the second LOW-to-HIGH transition of the synchronizing clock after the FIFO write that fills memory to the $(\mathrm{X}+1)$ level. A LOW-to-HIGH transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time tskewz or greater after the write that fills the FIFO to $(\mathrm{X}+1)$ words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figure 6 and 7).

## ALMOST FULL FLAGS ( $\overline{\text { AFA }}, \overline{\text { AFB }}$ )

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write-pointer and readpointer comparator that indicates when the FIFO SRAM status is almost full, almostfull-1, or almost full-2. The almostfull state is defined by the value of the almost-full and almostempty offset register ( X ). This register is loaded with one of four preset values during a device reset (see Reset above). An almost-full flag is LOW when the FIFO contains ( $64-\mathrm{X}$ ) or more words in memory and is HIGH when the FIFO contains [64-(X+1)] or less words.

Two LOW-to-HIGH transitions of the almost-full flag synchronizing clock are required after a FIFO read for the almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [ $64-(\mathrm{X}+1)$ ]or less words remains LOW if two cycles of the synchronizing clock have not elapsed since the read that reduced the number of words in memory to [64-(X+1)]. An almost-full flag is set HIGH by the second LOW-to-HIGH transition of the synchronizing clock after the FIFO read that reduces the number of words in memory to $[64-(\mathrm{X}+1)]$ : A second LOW-to-HIGH transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs attime tSKEW2 or greater after the read that reduces the number of words in memory to [64$(\mathrm{X}+1)$ ]. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figure 13 and 14).

## MAILBOX REGISTERS

Each FIFO has a 36-bit bypass register to pass command and control information between port $A$ and port $B$ without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. ALOW-to-HIGH transition on CLKA writes A0-A35 data to the mail1 register when a port-A write is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and MBA HIGH. A LOW-to-HIGH transition on CLKB writes B0-B35 data to the mail2 register when a port- $B$ write is selected by $\overline{C S B}, W / \bar{R} B$, and ENB and MBB is HIGH. Writing data to a mail register sets the corresponding flag ( $\overline{\mathrm{MBF} 1}$ or $\overline{\mathrm{MBF}}$ ) LOW. Attempted writes to a mail register are ignored while the mail flag is LOW.

When a port's data outputs are active, the data on the bus comes from the FIFO output register when the port mailboxselect input (MBA, MBB) is LOW and from the mail register when the port mailbox-select input is HIGH . The mail1 register flag ( $\overline{\mathrm{MBF}}$ ) is set HIGH by a LOW-to-HIGH transition on CLKB when a port-B read is selected by $\overline{C S B}, W / \bar{R} B$, and ENB and MBB is HIGH. The mail2 register flag (MBF2) is set HIGH by a LOW-to-HIGH transition on CLKA when port-A read is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and MBA is HIGH. The data in a mail register remains intact after it is read and changes only when new data is written to the register.

## PARITY CHECKING

The port-A inputs (A0-A35) and port-B inputs (B0-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the input bus is reported by a LOW level on the port parity error flag ( $\overline{\mathrm{PEFA}}, \overline{\mathrm{PEFB}})$. Odd or even parity checking can be selected, and the parity error flags can be ignored if this feature is not desired.

Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more bytes of a port is reported by a LOW level on the corresponding port parity error flag ( $\overline{\mathrm{PEFA}}, \overline{\mathrm{PEFB}})$ output. Port-A bytes are arranged as A0-A8, A9-A17, A18A26, and A27-A35 with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. When odd/even parity is selected, a port parity error flag ( $\overline{\mathrm{PEFA}}, \overline{\mathrm{PEFB}})$ is LOW if any byte on the port has an odd/even number of LOW levels applied to the bits.

The four parity trees used to check the A0-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads $(\mathrm{PGA}=\mathrm{HIGH})$. When a port-A read from the mail2 register with parity generation is selected with W/RA LOW, $\overline{\text { CSA }}$ LOW, ENA HIGH, MBA HIGH, and PGA HIGH, the port-A parity error flag ( $\overline{\mathrm{PEFA}})$ is held HIGH regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port-B reads $(\mathrm{PGB}=\mathrm{HIGH})$. When a port-B read from the mailt register with parity generation is selected with $W / \bar{R} B$ LOW, $\overline{C S B}$ LOW, ENB HIGH, MBB HIGH, and PGB HIGH, the port$B$ parity error flag ( $\overline{\mathrm{PEFB}}$ ) is held HIGH regardless of the levels applied to the B0-B35 inputs.

## PARITY GENERATION

A HIGH level on the port-A parity generate select (PGA) or port-B parity generate select (PGB) enables the IDT723612 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0-A8, A9-A17, A1826, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all thirty-six inputs regardless of the state of the parity generate select (PGA, PGB)
inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.

Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port-A parity generate select (PGA) and odd/even parity select (ODD/EVEN) have setup and hold time constraints to the port-A clock (CLKA) and the port-B parity generate select (PGB) and ODD/EVEN have setup and hold-time constraints to the port-B clock (CLKB). These
timing constraints only apply for a rising clock edge used to read a new word to the FIFO output register.

The circuit used to generate parity for the mail1 data is shared by the port-B bus ( $\mathrm{B} 0-\mathrm{B} 35$ ) to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (AO-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port write/read select ( $W / \bar{R} A, W / \bar{R} B$ ) input is LOW, the port mail select (MBA, MBB) input is HIGH, chip select ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ) is LOW, enable (ENA, ENB) is HIGH, and port parity generate select (PGA, PGB) is HIGH. Generating parity for mail register data does not change the contents of the register.


Figure 1. Device Reset Loading the $X$ Register with the Value of Eight


## Note:

1. Written to FIFO1

Figure 2. Port-A Write Cycle Timing for FIFO1


3012 drw 06
Note:

1. Written to FIFO2

Figure 3. Port-B Write Cycle Timing for FIFO2


Note:

1. Read from FIFO1

Figure 4. Port-B Read Cycle Timing for FIFO1


## Note:

1. Read from FIFO2

Figure 5. Port-A Read Cycle Timing for FIFO2


Note:

1. tSKEW1 is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{E F B}$ to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW1, then the transition of $\overline{\mathrm{EFB}}$ HIGH may occur one CLKB cycle later than shown.

Figure 6. $\overline{\mathrm{EFB}}$ Flag Timing and First Data Read when FIFO1 is Empty


3012 drw 10

## Note:

1. tSKEW 1 is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{E F A}$ to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskewi, then the transition of EFA HIGH may occur one CLKA cycle later than shown.

Figure 7. EFA Flag Timing and First Data Read when FIFO2 is Empty


3012 drw 11

## Note:

1. tSKEW1 is the minimum time between a rising CLKB edge and a rising CLKA edge for FFA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tsKEW1, then FFA may transition HIGH one CLKA cycle later than shown.

Figure 8. $\overline{\text { FFA }}$ Flag Timing and First Available Write when FIFO1 is Full.


Note:

1. tSKEW 1 is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{FFB}}$ to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW1, then $\overline{\mathrm{FFB}}$ may transition HIGH one CLKB cycle later than shown.

Figure 9. $\overline{\mathrm{FFB}}$ Flag Timing and First Available Write when FIFO2 is Full


## Notes:

1. tSKEW2 is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{AEB}}$ to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW2, then $\overline{\mathrm{AEB}}$ may transition HIGH one CLKB cycle later than shown.
2. FIFO1 Write $(\overline{\mathrm{CSA}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{HIGH}, \mathrm{MBA}=\mathrm{LOW})$, FIFO1 read $(\overline{\mathrm{CSB}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{RB}}=\mathrm{LOW}, \mathrm{MBB}=\mathrm{LOW})$.

Figure 10. Timing for $\overline{A E B}$ when FIFO1 is Almost Empty


3012 drw 14

## Notes:

1. tSKEW2 is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A E A}$ to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tsKEw2, then $\overline{A E A}$ may transition HIGH one CLKA cycle later than shown.
2. FIFO2 Write $(\overline{\mathrm{CSB}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}=\mathrm{HIGH}, \mathrm{MBB}=\mathrm{LOW}), \mathrm{FIFO} 2$ read $(\overline{\mathrm{CSA}}=\mathrm{LOW}, W / \bar{R} A=L O W, M B A=L O W)$.

Figure 11. Timing for $\overline{A E A}$ when FIFO2 is Almost Empty


## Notes:

1. tSKEW2 is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{AFA}}$ to transition HIGH in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsKEW2, then $\overline{\mathrm{AFA}}$ may transition HIGH one CLKB cycle later than shown.
2. FIFO1 Write $\overline{(\overline{C S A}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{R}} A=\mathrm{HIGH}, \mathrm{MBA}=\mathrm{LOW})$, FIFO1 read $(\overline{\mathrm{CSB}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{R}} B=L O W, \mathrm{MBB}=\mathrm{LOW})$.

Figure 12. Timing for $\overline{A F A}$ when FIFO1 is Almost Full


3022 drw 16

## Notes:

1. tSKEW2 is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{\mathrm{AFB}}$ to transition HIGH in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tsKEw2, then $\overline{\mathrm{AFB}}$ may transition HIGH one CLKA cycle later than shown.
2. $\mathrm{FIFO} 2 \mathrm{Write}(\overline{\mathrm{CSB}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{R} B}=\mathrm{HIGH}, \mathrm{MBB}=\mathrm{LOW}), \mathrm{FIFO} 2 \mathrm{read}(\overline{\mathrm{CSA}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{LOW}, \mathrm{MBA}=\mathrm{LOW})$.

Figure 13. Timing for $\overline{A F B}$ when FIFO2 is Almost Full


Note:

1. Port-B parity generation off ( $\mathrm{PGB}=\mathrm{LOW}$ )

Figure 14. Timing for Mail1 Register and MBF1 Flag


Note:

1. Port-A parity generation off (PGA $=$ LOW)

Figure 15. Timing for Mail2 Register and $\overline{\text { MBF2 }}$ Flag


Note:

1. ENA is HIGH, and $\overline{C S A}$ is LOW

Figure 16. ODD/EVEN $W / \bar{R} A, M B A$, and PGA to $\overline{\text { PEFA }}$ Timing


Note:

1. ENB is HIGH, and $\overline{\mathrm{CSB}}$ is LOW

Figure 17. ODD/EVEN $W / \overline{R B}$, MBB, and PGB to $\overline{P E F B}$ Timing


Note:

1. ENA is HIGH

Figure 18. Parity Generation Timing when Reading from Mail2 Register


## Note:

3012drw 22

1. ENB is HIGH

Figure 19. Parity Generation Timing when Reading from Mail1 Register

## TYPICAL CHARACTERISTICS



3012 drw 23
Figure 20

## CALCULATING POWER DISSIPATION

The ICC(f) current for the graph in Figure 20 was taken while simultaneously reading and writing the FIFO on the IDT723612 with CLKA and CLKB set to fs. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitance load per data-output channel is known, the power dissipation can be calculated with the equation below.

With ICC(f) taken from Figure 28, the maximum power dissipation (PD) of the IDT723612 may be calculated by:
$\mathrm{PD}=\mathrm{Vcc} \times \operatorname{Icc}(\mathrm{f})+\sum(\mathrm{CL} \times \mathrm{Vcc} \times(\mathrm{VOH}-\mathrm{VoL}) \times \mathrm{fo})$
where:

| CL | $=$ | output capacitance load |
| :--- | :--- | :--- |
| $\mathrm{f}_{\mathrm{o}}$ | $=$ | switching frequency of an output |
| VOH | $=$ | output HIGH level voltage |
| VOL | $=$ | output LOW level voltage |

When no reads or writes are occurring on the IDT723612, the power dissipated by a single clock (CLKA or CLKB) input running at frequency fs is calculated by:

$$
\mathrm{PT}=\mathrm{Vcc} \times \mathrm{fs} \times 0.290 \mathrm{~mA} / \mathrm{MHz}
$$

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

## Note:

1. Includes probe and jig capacitance

Figure 21. Load Circuit and Voltage Waveforms

## ORDERING INFORMATION




## FEATURES:

- Free-running CLKA and CLKB can be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted)
- Two independent clocked FIFOs (64 x 36 storage capacity each) buffering data in opposite directions
- Mailbox bypass Register for each FIFO
- Dynamic Port B bus sizing of 36-bits (long word), 18-bits (word), and 9-bits (byte)
- Selection of Big- or Little-Endian format for word and byte bus sizes
- Three modes of byte-order swapping on port B
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor interface control logic
- EFA, FFA, $\overline{A E A}$, and $\overline{A F A}$ flags synchronized by CLKA
- $\overline{E F B}, \overline{F F B}, \overline{A E B}$, and $\overline{A F B}$ flags synchronized by CLKB
- Passive parity checking on each port
- Parity generation can be selected for each port
- Low-power advanced BiCMOS technology
- Supports clock frequencies up to 67 MHz
- Fast access times of 10 ns
- Available in 132 -pin plastic quad flat package (PQF) or space-saving 120 -pin thin quad flat package (TQFP)


## FUNCTIONAL BLOCK DIAGRAM



## DESCRIPTION:

The IDT723614 is a monolithic, high-speed, low-power BiCMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 10ns. Two independent $64 \times 36$ dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost-full and almost-empty) to indicate when a selected number of words is stored in memory. FIFO data on port $B$ can be input and output in 36-bit, 18-bit, and 9 -bit formats with a choice of big- or little-endian configurations. Three modes of byte-order swapping are possible
with any bus size selection. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices can be used in parallel to create wider data paths.

The IDT723614 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a continuous (free-running) port clock by enable signals. The clocks for

## PIN CONFIGURATIONS



## NOTES:

## PQF PACKAGE

1. NC - No internal connection.
2. Uses Yamaichi socket IC51-1324-828.
each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses controlled by a synchronous interface.

The full flag ( $\overline{\mathrm{FFA}}, \overline{\mathrm{FFB}}$ ) and almost-full flag ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) of a FIFO are two-stage synchronized to the port clock that writes
data to its array. The empty flag ( $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}$ ) and almost-empty ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) flag of a FIFO are two stage synchronized to the port clock that reads data from its array.

The IDT723614 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## PIN CONFIGURATIONS (CONT.)



## PIN DESCRIPTION

| Symbol | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| A0-A35 | Port A Data | 1/0 | 36-bit bidirectional data port for side A. |
| $\overline{\text { AEA }}$ | Port A Almost-Empty Flag | $\underset{(\text { Port A }}{\mathrm{O}}$ | Programmable almost-empty flag synchronized to CLKA. It is LOW when the number of 36-bit words in FIFO2 is less than or equal to the value in the offset register, X . |
| $\overline{\text { AEB }}$ | Port B Almost-Empty Flag | $\begin{gathered} \mathrm{O} \\ \text { (Port B) } \end{gathered}$ | Programmable almost-empty flag synchronized to CLKB. It is LOW when the number of 36 -bit words in FIFO1 is less than or equal to the value in the offset register, X. |
| $\overline{\text { AFA }}$ | Port A Almost-Full Flag | $\underset{(\text { Port A }}{\mathrm{O}}$ | Programmable almost-full flag synchronized to CLKA. It is LOW when the number of 36 -bit empty locations in FIFO1 is less than or equal to the value in the offset register, X . |
| $\overline{\overline{A F B}}$ | Port B Almost-Full Flag | $\underset{\text { (Port B) }}{\mathrm{O}}$ | Programmable almost-full flag synchronized to CLKB. It is LOW when the number of 36 -bit empty locations in FIFO2 is less than or equal to the value in the offset register, X . |
| B0-B35 | Port B Data. | 1/O | 36-bit bidirectional data port for side B. |
| $\overline{B E}$ | Big-endian select | 1 | Selects the bytes on port B used during byte or word data transfer. A LOW on BE selects the most significant bytes on BO-B35 for use, and a HIGH selects the least significant bytes |
| CLKA | Port A Clock | 1 | CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. EFA, FFA, $\overline{A F A}$, and AEA are synchronized to the LOW-to-HIGH transition of CLKA. |
| CLKB | Port B Clock | 1 | CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. Port B byte swapping and data port sizing operations are also synchronous to the LOW-to-HIGH transition of CLKB. EFB, FFB, $\overline{A F B}$, and $\overline{A E B}$ are synchronized to the LOW-to-HIGH transition of CLKB. |
| $\overline{\text { CSA }}$ | Port A Chip Select | 1 | $\overline{\overline{C S A}}$ must be LOW to enable a LOW-to-HIGH transition of CLKA to read or write data on port A . The AO-A35 outputs are in the high-impedance state when CSA is HIGH. |
| $\overline{\text { CSB }}$ | Port B Chip Select | 1 | $\overline{\text { CSB }}$ must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port B . The B0-B35 outputs are in the high-impedance state when CSB is HIGH. |
| EFA | Port A Empty Flag | $\begin{gathered} \mathrm{O} \\ \text { (Port A) } \end{gathered}$ | EFA is synchronized to the LOW-to-HIGH transition of CLKA. When EFA is LOW, FIFO2 is empty, and reads from its memory are disabled. Data can be read from FIFO2 to the output register when EFA is HIGH. EFA is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKA after data is loaded into empty FIFO2 memory. |
| $\overline{\text { EFB }}$ | Port B Empty Flag | $\begin{gathered} 0 \\ \text { (Port B) } \end{gathered}$ | $\overline{\mathrm{EFB}}$ is synchronized to the LOW-to-HIGH transition of CLKB. When EFB is LOW, the FIFO1 is empty, and reads from its memory are disabled. Data can be read from FIFO1 to the output register when EFB is HIGH. EFB is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKB after data is loaded into empty FIFO1 memory. |
| ENA | Port A Enable | 1 | ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port A . |
| ENB | Port B Enable | 1 | ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port B. |
| $\overline{\text { FFA }}$ | Port A Full Flag | $\begin{gathered} \mathrm{O} \\ \text { (Port A) } \end{gathered}$ | $\overline{\text { FFA }}$ is synchronized to the LOW-to-HIGH transition of CLKA. When FFA is LOW, FIFO1 is full, and writes to its memory are disabled. FFA is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKA after reset. |
| $\overline{\text { FFB }}$ | Port B Full Flag | $\begin{gathered} 0 \\ \text { (Port B) } \end{gathered}$ | $\overline{\text { FFB }}$ is synchronized to the LOW-to-HIGH transition of CLKB. When $\overline{\text { FFB }}$ is LOW, FIFO2 is full, and writes to its memory are disabled. FFB is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKB after reset. |

PIN DESCRIPTION (CONTINUED)

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| FS1, FS0 | Flag-Offset Selects | 1 | The LOW-to-HIGH transition of RST latches the values of FSO and FS1, which selects one of four preset values for the almost-full flag and almost-empty flag offset. |
| MBA | Port A Mailbox Select | 1 | A HIGH level on MBA chooses a mailbox register for a port A read or write operation. When the AO-A35 outputs are active, a HIGH level on MBA selects data from the mail2 register for output, and a LOW level selects FIFO2 output register data for output. |
| $\overline{\text { MBF1 }}$ | Mail1 Register Flag | 0 | $\overline{\text { MBF1 }}$ is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is set LOW. $\overline{\text { MBF }} 1$ is set HIGH by a LOW-to-HIGH transition of CLKB when a port B read is selected and both SIZ1 and SIZ0 are HIGH. MBF1 is set HIGH when the device is reset. |
| $\overline{\text { MBF2 }}$ | Mail2 Register Flag | 0 | $\overline{\mathrm{MBF}}$ is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is set LOW. $\overline{\text { MBF2 }}$ is set HIGH by a LOW-to-HIGH transition of CLKA when a port A read is selected and MBA is HIGH. $\overline{\text { MBF2 }}$ is set HIGH when the device is reset. |
| $\frac{\text { ODD } 1}{\text { EVEN }}$ | Odd/Even Parity Select | 1 | Odd parity is checked on each port when ODD/EVEN is HIGH, and even parity is checked when ODD/EVEN is LOW. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a readoperation. |
| PEFA | Port A Parity Error Flag | $\begin{gathered} \mathrm{O} \\ \text { (Port A) } \end{gathered}$ | When any byte applied to terminals AO-A35 fails parity, $\overline{\text { PEFA }}$ is LOW. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is deter mined by the state of the ODD/EVEN input. <br> The parity trees used to check the AO-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read parity generation is setup by having W/RA LOW, MBA HIGH, and PGA HIGH, the PEFA flag is forced HIGH regardless of the AO-A35 inputs. |
| $\overline{\text { PEFB }}$ | Port B Parity Error Flag | $\begin{gathered} \mathrm{O} \\ \text { (Port B) } \end{gathered}$ | When any valid byte applied to terminals BO-B35 fails parity, $\overline{\text { PEFB }}$ is LOW. Bytes are organized as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26, \mathrm{~B} 27-\mathrm{B} 35$ with the most significant bit of each byte serving as the parity bit. A byte is valid when it is used by the bus size selected for Port B . The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the BO-B35 inputs are sharedby the mail 1 register to generate parity if parity generation isselected by PGB. Therefore, if a mail1 read with parity generation is setup by having W/RB LOW, SIZ1 and SIZO HIGH, and PGB HIGH, the PEFB flag is forced HIGH regardless of the state of the B0-B35 inputs. |
| PGA | Port A Parity Generation | 1 | Parity is generated for data reads from port A when PGA is HIGH. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte. |
| PGB | Port B Parity Generation | 1 | Parity is generated for data reads from port B when PGB is HIGH. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35. The generated parity bits are output in the most significant bit of each byte. |
| $\overline{\text { RST }}$ | Reset | 1 | To reset the device, four LOW-to-HIGH transitions of CLKA and four LOW-toHIGH transitions of CLKB must occur while RST is LOW. This sets the $\overline{\text { AFA }}$, $\overline{\mathrm{AFB}}, \overline{\mathrm{MBF}}$, and $\overline{\mathrm{MBF} 2}$ flags HIGH and the EFA, EFB, $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}, \mathrm{FFA}$, and FFB flags LOW. The LOW-to-HIGH transition of RST latches the status of the FS1 and FS0 inputs to select almost-full and almost-empty flag offsets |
| SIZ0, SIZ1 | Port B bus size selects | $\begin{gathered} 1 \\ \text { (Port B) } \end{gathered}$ | A LOW-to-HIGH transition of CLKB latches the states of SIZO, SIZ1, and $\overline{\mathrm{BE}}$, and the following LOW-to-HIGH transition of CLKB implements the latched states as a port $B$ bus size. Port $B$ bus sizes can be long word, word, or byte. A high on both SIZO and SIZ1 accesses the mailbox reegisters for a port B 36 -bit write or read. |

PIN DESCRIPTION (CONTINUED)

| Symbol | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| SW0, SW1 | Port B byte swap Select | $\underset{\text { (Port B) }}{1}$ | At the beginning of each long word transfer, one of four modes of byte-order swapping is selected by SW0 and SW1. The four modes are no swap, byte swap, word swap, and byte-word swap. Byte-order swapping is possible with any bus-size selection. |
| W/ $/$ R $A$ | Port A Write/Read Select | 1 | A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/RA is HIGH. |
| W/RB | Port B Write/Read Select | 1 | A HIGH selects a write operation and a LOW selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The BO-B35 outputs are in the high-impedance state when W/RB is HIGH. |

## SIGNAL DESCRIPTIONS

## RESET

The IDT723614 is reset by taking the reset ( $\overline{\mathrm{RST}}$ ) input LOW for at least four port A clock (CLKA) and four port B clock (CLKB) LOW-to-HIGH transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the full flags ( $\overline{\mathrm{FFA}}, \overline{\mathrm{FFB}}$ ) LOW, the empty flags ( $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}$ ) LOW, the almost-empty flags ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) LOW and the almost-full flags ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}})$ HIGH. A reset also forces the mailbox flags ( $\overline{M B F 1}, \overline{M B F 2}$ ) HIGH. After a reset, $\overline{\text { FFA }}$ is set HIGH after two LOW-to-HIGH transitions of CLKA and FFB is set HIGH after two LOW-to-HIGH transitions of CLKB. The device must be reset after power up before data is written to its memory.

A LOW-to-HIGH transition on the RST input loads the almost-full and almost-empty offset register ( X ) with the values selected by the flag-select (FS0, FS1) inputs. The values that can be loaded into the registers are shown in Table 1.

## FIFO WRITE/READ OPERATION

The state of port A data A0-A35 outputs is controlled by the port A chip select ( $\overline{\mathrm{CSA}})$ and the port A write/read select (W/RA). The AO-A35 outputs are in the high-impedance state when either CSA or W/RA is HIGH. The AO-A35 outputs are active when both CSA and W/ $\bar{R} A$ are LOW. Data is loaded into FIFO1 from the AO-A35 inputs on a LOW-to-HIGH transition of CLKA when CSA is LOW, W/RA is HIGH, ENA is HIGH, MBA is LOW, and FFA is HIGH. Data is read from FIFO2 to the AO-A35 outputs by a LOW-to-HIGH transition of CLKA when CSA is LOW, W/RA is LOW, ENA is HIGH, MBA is LOW, and EFA is HIGH (see Table 2).

The port B control signals are identical to those of port A . The state of the port $B$ data (BO-B35) outputs is controlled by the port B chip select ( $\overline{\mathrm{CSB}}$ ) and the port B write/read select (W/RB). The B0-B35 outputs are in the high-impedance state when either $\overline{\mathrm{CSB}}$ or W/ $\overline{\mathrm{RB}}$ is HIGH. The B0-B35 outputs are active when both $\overline{C S B}$ and $W / \bar{R} B$ are LOW. Data is loaded into FIFO2 from the B0-B35 inputs on a LOW-to-HIGH transition of CLKB when $\overline{\mathrm{CSB}}$ is $\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{R} B}$ is $\mathrm{HIGH}, \mathrm{ENB}$ is $\mathrm{HIGH}, \overline{\mathrm{EFB}}$ is HIGH, and either SIZO or SIZ1 is LOW. Data is read from

FIFO1 to the B0-B35 outputs by a LOW-to-HIGH transition of CLKB when CSB is LOW, W/RB is LOW, ENB is HIGH, EFB is HIGH, and either SIZO or SIZ1 is LOW (see Table 3).

The setup and hold time constraints to the port clocks for the port chip selects (CSA, CSB) and write/read selects (W/ RA, W/RB) are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port chip select and write/read select can change states during the setup and hold time window of the cycle.

## SYNCHRONIZED FIFO FLAGS

Each FIFO is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another. $\overline{E F A}, \overline{A E A}, \overline{F F A}$, and $\overline{A F A}$ are synchronized to CLKA. $\overline{\mathrm{EFB}}, \overline{\mathrm{AEB}}, \overline{\mathrm{FFB}}$, and $\overline{\mathrm{AFB}}$ are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

## EMPTY FLAGS (EFA, $\overline{E F B}$ )

The empty flag of a FIFO is synchronized to the port clock that reads data from its array. When the empty flag is HIGH, new data can be read to the FIFO output register. When the empty flag is LOW, the FIFO is empty and attempted FIFO reads are ignored. When reading FIFO1 with a byte or word size on port B, $\overline{\mathrm{EFB}}$ is set LOW when the fourth byte or second word of the last long word is read.

The read pointer of a FIFO is incremented each time a new word is clocked to the output register. The state machine that controls an empty flag monitors a write-pointer and readpointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty+2. A word written to a FIFO can be read to the FIFO output register in a minimum of three cycles of the empty flag synchronizing clock. Therefore, an empty flag is LOW if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port
clock that reads data from the FIFO have not elapsed since the time the word was written. The empty flag of the FiFO is set HIGH by the second LOW-to-HIGH transition of the synchronizing clock, and the new data word can be read to the FIFO output register in the following cycle.

A LOW-to-HIGH transition on an empty flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time tSKEW1 or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 13 and 14).

TABLE 1: FLAG PROGRAMMING

| FS1 | FS0 | $\overline{\text { RST }}$ | ALMOST-FULL AND <br> ALMOST-EMPTY FLAG <br> OFFSET REGISTER (X) |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $\uparrow$ | 16 |
| $H$ | $L$ | $\uparrow$ | 12 |
| $L$ | $H$ | $\uparrow$ | 8 |
| $L$ | $L$ | $\uparrow$ | 4 |

## FULL FLAG ( $\overline{\mathrm{FFA}}, \overline{\mathrm{FFB}})$

The full flag of a FIFO is synchronized to the port clock that writes data to its array. When the full flag is HIGH, a memory location is free in the SRAM to receive new data. No memory locations are free when the full flag is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, the write pointer is incremented. The state machine that controls a full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, the previous memory location is ready to be written in a minimum of three cycles of the full flag synchronizing clock. Therefore, a full flag is LOW if less than two cycles of the full flag synchronizing clock have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on the full flag synchronization clock after the read sets the full flag HIGH and the data can be written in the following clock cycle.

A LOW-to-HIGH transition on a full flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time tSKEW1 or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 15 and 16).

TABLE 2: PORT-A ENABLE FUNCTION TABLE

| $\overline{\text { CSA }}$ | W/RA | ENA | MBA | CLKA | A0-A35 Outputs | Port Functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In High-Impedance State | None |
| L | H | L | X | X | In High-Impedance State | None |
| L | H | H | L | $\uparrow$ | In High-Impedance State | FIFO1 Write |
| L | H | H | H | $\uparrow$ | In High-Impedance State | Mail1 Write |
| L | L | L | L | X | Active, FIFO2 Output Register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO2 Output Register | FIFO2 Read |
| L | L | L | H | X | Active, Mail2 Register | None |
| L | L | H | H | $\uparrow$ | Active, Mail2 Register | Mail2 Read (Set MBF2 HIGH) |

TABLE 3: PORT-B ENABLE FUNCTION TABLE

| $\overline{\text { CSB }}$ | W/R̄B | ENB | SIZ1, SIZ0 | CLKB | B0-B35 Outputs | Port Functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In High-Impedance State | None |
| L | H | L | X | X | In High-Impedance State | None |
| L | H | H | One, both LOW | $\uparrow$ | In High-Impedance State | FIFO2 Write |
| L | H | H | Both HIGH | $\uparrow$ | In High-Impedance State | Mail2 Write |
| L | L | L | One, both LOW | X | Active, FIFO1 Output Register | None |
| L | L | H | One, both LOW | $\uparrow$ | Active, FIFO1 Output Register | FIFO1 read |
| L | L | L | Both HIGH | X | Active, Mail1 Register | None |
| L | L | H | Both HIGH | $\uparrow$ | Active, Mail1 Register | Mail1 Read (Set MBF1 HIGH) |

## ALMOST EMPTY FLAGS ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}})$

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write-pointer and a read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty+2. The almost-empty state is defined by the value of the almost-full and almost-empty offset register ( X ). This register is loaded with one of four preset values during a device reset (see Reset above). An almost-empty flag is LOW when the FIFO contains $X$ or less long words in memory and is HIGH when the FIFO contains ( $\mathrm{X}+1$ ) or more long words.

Two LOW-to-HIGH transitions of the almost-empty flag synchronizing clock are required after a FIFO write for the almost-empty flag to reflect the new level of fill. Therefore, the almost-empty flag of a FIFO containing ( $\mathrm{X}+1$ ) or more long words remains LOW if two cycles of the synchronizing clock have not elapsed since the write that filled the memory to the (X+1) level. An almost-empty flag is set HIGH by the second LOW-to-HIGH transition of the synchronizing clock after the FIFO write that fills memory to the ( $\mathrm{X}+1$ ) level. A LOW-toHIGH transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time tSKEW2 or greater after the write that fills the FIFO to $(\mathrm{X}+1)$ long words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figure 17 and 18).

## ALMOST FULL FLAGS ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ )

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write-pointer and readpointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almostfull state is defined by the value of the almost-full and almostempty offset register ( X ). This register is loaded with one of four preset values during a device reset (see Reset above). An almost-full flag is LOW when the FIFO contains (64-X) or
more long words in memory and is HIGH when the FIFO contains [64-(X+1)] or less long words.

Two LOW-to-HIGH transitions of the almost-full flag synchronizing clock are required after a FIFO read for the almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [ $64-(\mathrm{X}+1)$ ] or less words remains LOW if two cycles of the synchronizing clock have not elapsed since the read that reduced the number of long words in memory to [64-(X+1)]. An almost-full flag is set HIGH by the second LOW-to-HIGH transition of the synchronizing clock after the FIFO read that reduces the number of long words in memory to $[64-(\mathrm{X}+1)]$. A LOW-to-HIGH transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time tSKEW2 or greater after the read that reduces the number of long words in memory to [64$(\mathrm{X}+1)]$. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figure 19 and 20).

## MAILBOX REGISTERS

Each FIFO has a 36 -bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. ALOW-to-HIGH transition on CLKA writes A0-A35 data to the mail1 register when a port A write is selected by $\overline{C S A}, W / \bar{R} A$, and ENA with MBA HIGH. A LOW-to-HIGH transition on CLKB writes B0-B35 data to the mail2 register when a port B write is selected by $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$, and ENB with both SIZ1 and SIZO HIGH. Writing data to a mail register sets the corresponding flag ( $\overline{\mathrm{MBF1} 1}$ or $\overline{\mathrm{MBF} 2}$ ) LOW. Attempted writes to a mail register are ignored while the mail flag is LOW.

When the port A data outputs (A0-A35) are active, the data on the bus comes from the FIFO2 output register when MBA is LOW and from the mail2 register when MBA is HIGH. When the port B data outputs ( $\mathrm{B} 0-\mathrm{B} 35$ ) are active, the data on the bus comes from the FIFO1 output register when either one

TABLE 5: FIFO2 FLAG OPERATION

| Number of 36-Bit <br> Words in the FIFO2 | Sy) <br> to CLKB |  | $\overline{\mathrm{EFA}}$ | $\overline{\mathrm{AEA}}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | AFB <br> to CLKA |  |  |  |
| 0 | L | L | FFB |  |
| 1 to X | H | L | H | H |
| $(\mathrm{X}+1)$ to $[64-(\mathrm{X}+1)]$ | H | H | H | H |
| $(64-\mathrm{X})$ to 63 | H | H | L | H |
| 64 | H | H | L | L |

NOTE:

1. X is the value in the almost-empty flag and almost-full flag offset register.

## ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED) ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage Range | -0.5 to 7 | V |
| $\mathrm{V}_{1}{ }^{(2)}$ | Input Voltage Range | -0.5 to Vcc +0.5 | V |
| $\mathrm{Vo}^{(2)}$ | Output Voltage Range | -0.5 to Vcc+0.5 | V |
| IIK | Input Clamp Current, ( $\mathrm{VI} 1<0$ or $\mathrm{VI}>\mathrm{Vcc}$ ) | $\pm 20$ | mA |
| IOK | Output Clamp Current, (Vo < 0 or Vo > Vcc) | $\pm 50$ | mA |
| IOUT | Continuous Output Current, (Vo $=0$ to Vcc) | $\pm 50$ | mA |
| ICC | Continuous Current Through Vcc or GND | $\pm 500$ | mA |
| TA | Operating Free Air Temperature Range | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature Range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.5 | V |
| VIH | HIGH Level Input Voltage | 2 | - | V |
| VIL | LOW-Level Input Voltage | - | 0.8 | V |
| IOH | HIGH-Level Output Current | - | -4 | mA |
| IOL | LOW-Level Output Current | - | 8 | mA |
| TA | Operating Free-air <br> Temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)



## NOTE:

[^2]
## DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE (See Figures 4 through 26)

| Symbol | Parameter | IDT723614L15 |  | IDT723614L20 |  | IDT723614L30 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Clock Frequency, CLKA or CLKB | - | 66.7 | - | 50 | - | 33.4 | MHz |
| tCLK | Clock Cycle Time, CLKA or CLKB | 15 | - | 20 | - | 30 | - | ns |
| tCLKH | Pulse Duration, CLKA and CLKB HIGH | 6 | - | 8 | - | 12 | - | ns |
| tCLKL | Pulse Duration, CLKA and CLKB LOW | 6 | - | 8 | - | 12 | - | ns |
| tos | Setup Time, A0-A35 before CLKA $\uparrow$ and B0-B35 before CLKB $\uparrow$ | 4 | - | 5 | - | 6 | - | ns |
| tens | Setup Time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{ENA}$ and MBA before CLKA $\uparrow ; \overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ and ENB before CLKB $\uparrow$ | 5 | - | 5 | - | 6 | - | ns |
| tszs | Setup Time, SIZ0, SIZ1, and $\overline{B E}$ before CLKB $\uparrow$ | 4 | - | 5 | - | 6 | - | ns |
| tsws | Setup Time, SW0 and SW1 before CLKB $\uparrow$ | 5 | - | 7 | - | 8 | - | ns |
| tPGS | Setup Time, ODD/EVEN and PGA before CLKA $\uparrow$; ODD/EVEN and PGB before CLKB $\uparrow^{(1)}$ | 4 | - | 5 | - | 6 | - | ns |
| tRSTS | Setup Time, $\overline{R S T}$ LOW before CLKA $\uparrow$ or CLKB $\uparrow^{(2)}$ | 5 | - | 6 | - | 7 | - | ns |
| tFSS | Setup Time, FSO and FS1 before $\overline{\text { RST }}$ HIGH | 5 | - | 6 | - | 7 | - | ns |
| tDH | Hold Time, A0-A35 after CLKA $\uparrow$ and B0-B35 after CLKB $\uparrow$ | 1 | - | 1 | - | 1 | - | ns |
| tENH | Hold Time, $\overline{C S A}, W / \bar{R} A, ~ E N A ~ a n d ~ M B A ~ a f t e r ~$ CLKA $\uparrow$; $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$, and ENB after CLKB $\uparrow$ | 1 | - | 1 | - | 1 | - | ns |
| tSZH | Hold Time, SIZ0, SIZ1, and $\overline{\mathrm{BE}}$ after CLKB $\uparrow$ | 2 | - | 2 | - | 2 | - | ns |
| tswh | Hold Time, SW0 and SW1 after CLKB $\uparrow$ | 0 | - | 0 | - | 0 | - | ns |
| tPGH | Hold Time, ODD/EVEN and PGA after CLKAT; ODD/EVEN and PGB after CLKB $\uparrow^{(1)}$ | 0 | - | 0 | - | 0 | - | ns |
| tRSTH | Hold Time, $\overline{\text { RST }}$ LOW after CLKA $\uparrow$ or CLKB $\uparrow^{(2)}$ | 5 | - | 6 | - | 7 | - | ns |
| tFSH | Hold Time, FS0 and FS1 after RST HIGH | 4 | - | 4 | - | 4 | - | ns |
| tSKEW1 ${ }^{(3)}$ | Skew Time, between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{E F A}, \overline{E F B}, \overline{F F A}$, and $\overline{F F B}$ | 8 | - | 8 | - | 10 | - | ns |
| tSKEW2 ${ }^{(3)}$ | Skew Time, between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}, \overline{\mathrm{AFA}}$, and $\overline{\mathrm{AFB}}$ | 9 | - | 16 | - | 20 | - | ns |

## NOTES:

1. Only applies for a clock edge that does a FIFO read.
2. Requirement to count the clock edge as one of at least four needed to reset a FIFO.
3. Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

## SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, CL = 30pF (See Figures 4 through 26)

| Symbol | Parameter | IDT723614L15 |  | IDT723614L20 |  | IDT723614L30 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tA | Access Time, CLKA $\uparrow$ to A0-A35 and CLKB $\uparrow$ to B0-B35 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tWFF | Propagation Delay Time, CLKA $\uparrow$ to FFA and CLKB $\uparrow$ to $\overline{F F B}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tREF | Propagation Delay Time, CLKA $\uparrow$ to EFĀ and and CLKB $\uparrow$ to $\overline{E F B}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tPAE | Propagation Delay Time, CLKA to $\overline{A E} \bar{A}$ and CLKB $\uparrow$ to $\overline{A E B}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tPAF | Propagation Delay Time, CLKA $\uparrow$ to $\overline{\mathrm{AFA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{AFB}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tPMF | Propagation Delay Time, CLKA $\uparrow$ to $\overline{\text { MBF1 }}$ LOW or MBF2 HIGH and CLKB $\uparrow$ to $\overline{\text { MBF2 }}$ LOW or $\overline{\text { MBF1 }}$ HIGH | 1 | 9 | 1 | 12 | 1 | 15 | ns |
| tPMR | Propagation Delay Time, CLKA $\uparrow$ to B0-B35 ${ }^{(1)}$ and CLKB $\uparrow$ to AO-A35 ${ }^{(2)}$ | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| tPPE ${ }^{(3)}$ | Propagation delay time, CLKB $\uparrow$ to $\overline{\text { PEFB }}$ | 2 | 11 | 2 | 12 | 2 | 13 | ns |
| tmDV | Propagation Delay Time, MBA to A0-A35 valid and SIZ1, SIZ0 to B0-B35 valid | 1 | 11 | 1 | 11.5 | 1 | 12 | ns |
| tPDPE | Propagation Delay Time, A0-A35 valid to PEFA valid; $\mathrm{BO}-\mathrm{B} 35$ valid to $\overline{\mathrm{PEFB}}$ valid | 3 | 10 | 3 | 11 | 3 | 13 | ns |
| tPOPE | Propagation Delay Time, ODD/EVEN to $\overline{\text { EFFA }}$ and PEFB | 3 | 11 | 3 | 12 | 3 | 14 | ns |
| tPOPB ${ }^{(4)}$ | Propagation Delay Time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35) | 2 | 11 | 2 | 12 | 2 | 14 | ns |
| tPEPE | Propagation Delay Time, $\overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$, MBA, or PGA to $\overline{\text { PEFA; }} \overline{\mathrm{CSB}}, \mathrm{ENB}, \mathrm{W} / \overline{\mathrm{R} B}, \mathrm{SIZ1}$, SIZO, or PGB to $\overline{\text { PEFB }}$ | 1 | 11 | 1 | 12 | 1 | 14 | ns |
| tPEPB ${ }^{(4)}$ | Propagation Delay Time, $\overline{C S A}, ~ E N A, ~ W / \bar{R} A$, MBA, or PGA to parity bits (A8, A17, A26, A35); CSB, ENB, W/R̄B,SIZ1, SIZO, or PGB to parity bits (B8, B17, B26, B35) | 3 | 12 | 3 | 13 | 3 | 14 | ns |
| tRSF | Propagation Delay Time, $\overline{\mathrm{RST}}$ to ( $\overline{\mathrm{MBF}} 1, \overline{\mathrm{MBF}}$ ) HIGH | 1 | 15 | 1 | 20 | 1 | 30 | ns |
| ten | Enable Time, $\overline{\text { CSA }}$ and W/ $\bar{R} A$ LOW to A0-A35 active and $\overline{\mathrm{CSB}}$ LOW and $\overline{\mathrm{W}} / \mathrm{RB}$ HIGH to B0-B35 active | 2 | 10 | 2 | 12 | 2 | 14 | ns |
| tDIs | Disable Time, $\overline{\text { CSA }}$ or W/砛A HIGH to A0-A35 at high impedance and $\overline{\mathrm{CSB}} \mathrm{HIGH}$ or $\overline{\mathrm{W}} / \mathrm{RB}$ LOW to BO-B35 at high impedance | 1 | 8 | 1 | 9 | 1 | 11 | ns |

## NOTES:

1. Writing data to the mail1 register when the BO-B35 outputs are active and SIZ1, SIZO are HIGH.
2. Writing data to the mail2 register when the AO-A35 outputs are active and MBA is HIGH.
3. Only applies when a new port $B$ bus size is implemented by the rising CLKB edge.
4. Only applies when reading data from a mail register.


| $\overline{B E}$ | SIZ1 | SIZO |
| :---: | :---: | :---: |
| $L$ | $L$ | $H$ |


(b) WORD SIZE - BIG ENDIAN

| $\overline{\mathrm{BE}}$ | SIZ1 | SIZ0 |
| :---: | :---: | :---: |
| H | L | H |


(c) WORD SIZE - LITTLE ENDIAN

| $\overline{B E}$ | SIZ1 | SIZ0 |
| :---: | :---: | :---: |
| L | H | L |


(d) BYTE SIZE - BIG ENDIAN

Write to FIFO2

2nd: Read from FIFO1/ Write to FIFO2

1st: Read from FIFO1/ Write to FIFO2

2nd: Read from FIFO1/ Write to FIFO2

1st: Read from FIFO1/ Write to FIFO2

2nd: Read from FIFO1/ Write to FIFO2

3rd: Read from FIFO1/ Write to FIFO2

4th: Read from FIFO1/
Write to FIFO2 3146 drw fig 01

Figure 1. Dynamic Bus Sizing

| $\overline{\mathrm{BE}}$ | SIZ1 | SIZ0 |
| :---: | :---: | :---: |
| $\mathbf{H}$ | $\mathbf{H}$ | L |



1st: Read from FIFO1/
Write to FIFO2

2nd: Read from FIFO1/ Write to FIFO2

3rd: Read from FIFO1/ Write to FIFO2

4th: Read from FIFO1/ Write to FIFO2

3146 drw fig 01a
Figure 1. Dynamic Bus Sizing (continued)

## DESCRIPTION (CONTINUED)

or both SIZ1 and SIZO are LOW and from the mail2 register when both SIZ1 and SIZ0 are HIGH. The mail1 register flag (MBF1) is set HIGH by a rising CLKB edge when a port B read is selected by $\overline{\text { CSB }}, \mathrm{W} / \overline{\mathrm{RB}}$, and ENB with both SIZ1 and SIZO HIGH. The mail2 register flag (MBF2) is set HIGH by a LOW-to-HIGH transition on CLKA when port A read is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and MBA is HIGH. The data in the mail register remains intact after it is read and changes only when new data is written to the register.

## DYNAMIC BUS SIZING

The port B bus can be configured in a 36 -bit long word, 18 -bit word, or 9 -bit byte format for data read from FIFO1 or written to FIFO 2 . Word- and byte-size bus selections can utilize the most significant bytes of the bus (big endian) orleast significant bytes of the bus (little endian). Port B bus size can be changed dynamically and synchronous to CLKB to communicate with peripherals of various bus widths.

The levels applied to the port B bus size select (SIZO, $\mathrm{SIZ1}$ ) inputs and the big-endian select ( $\overline{\mathrm{BE}}$ ) input are stored on each CLKB LOW-to-HIGH transition. The stored port B bus size selection is implemented by the next rising edge on CLKB according to Figure 1.

Only 36 -bit long-word data is written to or read from the two FIFO memories on the IDT723614. Bus-matching operations are done after data is read from the FIFO1 RAM and before data is written to the FIFO2 RAM. Port B bus sizing does not apply to mail register operations.

## BUS-MATCHING FIFO1 READS

Data is read from the FIFO1 RAM in 36 -bit long word increments. If a long word bus size is implemented, the entire long word immediately shifts to the FIFO1 output register. If
byte or word size is implemented on port B, only the first one or two bytes appear on the selected portion of the FIFO1 output register, with the rest of the long word stored in auxiliary registers. In this case, subsequent FIFO1 reads with the same bus-size implementation output the rest of the long word to the FIFO1 output register in the order shown by Figure1.

Each FIFO1 read with a new bus-size implementation automatically unloads data from the FIFO1 RAM to its output register and auxiliary registers. Therefore, implementing a new port B bus size and performing a FIFO1 read before all bytes or words stored in the auxiliary registers have been read results in a loss of the unread long word data.

When reading data from FIFO1 in byte or word format, the unused $\mathrm{B} 0-\mathrm{B} 35$ outputs remain inactive but static, with the unused FIFO1 output register bits holding the last data value to decrease power consumption.

## BUS-MATCHING FIFO2 WRITES

Data is written to the FIFO2 RAM in 36 -bit long word increments. FIFO2 writes, with a long-word bus size, immediately store each long word in FIFO2 RAM. Data written to FIFO2 with a byte or word bus size stores the initial bytes or words in auxiliary registers. The CLKB rising edge that writes the fourth byte or the second word of long word to FIFO2 also stores the entire long word in FIFO2 RAM. The bytes are arranged in the manner shown in Figure 1.

Each FIFO2 write with a new bus-size implementation resets the state machine that controls the data flow from the auxiliary registers to the FIFO2 RAM. Therefore, implementing a new bus size and performing a FIFO2 write before bytes or words stored in the auxiliary registers have been loaded to FIFO2 RAM results in a loss of data.

## PORT-B MAIL REGISTER ACCESS

In addition to selecting port-B bus sizes for FIFO reads and writes, the port $B$ bus size select (SIZO, SIZ1) inputs also access the mail registers. When both SIZ0 and SIZ1 are HIGH, the mail1 register is accessed for a port B long word read and the mail2 register is accessed for a port B long word write. The mail register is accessed immediately and any bussizing operation that may be underway is unaffected by the mail register access. After the mail register access is complete, the previous FIFO access can resume in the next CLKB cycle. The logic diagram in Figure 2 shows the previous bussize selection is preserved when the mail registers are accessed from port $B$. A port $B$ bus size is implemented on each rising CLKB edge according to the states of SIZ0_Q, SIZ1_Q, and BE_Q.

## BYTE SWAPPING

The byte-order arrangement of data read from FIFO1 or data written to FIFO2 can be changed synchronous to the rising edge of CLKB. Byte-order swapping is not available for mail register data. Four modes of byte-order swapping (including no swap) can be done with any data port size selection. The order of the bytes are rearranged within the long word, but the bit order within the bytes remains constant.

Byte arrangement is chosen by the port B swap select (SW0, SW1) inputs on a CLKB rising edge that reads a new long word from FIFO1 or writes a new long word to FIFO2. The byte order chosen on the first byte or first word of a new long
word read from FIFO1 or written to FIFO2 is maintained until the entire long word is transferred, regardless of the SWO and SW1 states during subsequent writes or reads. Figure 3 is an example of the byte-order swapping available for long words. Performing a byte swap and bus size simultaneously for a FIFO1 read first rearranges the bytes as shown in Figure 3, then outputs the bytes as shown in Figure 1. Simultaneous bus-sizing and byte-swapping operations for FIFO2 writes, first loads the data according to Figure 1, then swaps the bytes as shown in Figure 3 when the long word is loaded to FIFO2 RAM.

## PARITY CHECKING

The port $A$ inputs (A0-A35) and port $B$ inputs (B0-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the port A data bus is reported by a LOW level on the port parity error flag ( $\overline{\mathrm{PEFA}}$ ). A parity failure on one or more bytes of the port $B$ data input that are valid for the bus-size implementation is reported by a LOW level on the port $B$ parity error flag ( $\overline{\text { PEFB }}$ ).Odd or even parity checking can be selected, and the parity error flags can be ignored if this feature is not desired.

Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more valid bytes of a port is reported by a LOW level on the corresponding port parity error flag (PEFA, $\overline{\mathrm{PEFB}}$ ) output. Port A bytes are arranged as $\mathrm{A} 0-\mathrm{A} 8, \mathrm{~A} 9-\mathrm{A} 17$,


Figure 2. Logic Diagrams for SIZO, SIZ1, and $\overline{\mathrm{BE}}$ Register

| SW1 | SW0 |
| :---: | :---: |
| L | L |


(a) NO SWAP

| SW1 | SW0 |
| :---: | :---: |
| $\mathbf{L}$ | H |



| SW1 | SW0 |
| :---: | :---: |
| $H$ | L |



| SW1 | SW0 |
| :---: | :---: |
| $H$ | $H$ |


(d) BYTE-WORD SWAP

3146 drw fig 03
Figure 3. Byte Swapping (Long Word Size Example)

A18-A26, and A27-A35. Port B bytes are arranged as B0-B8, $\mathrm{B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26$, and $\mathrm{B} 27-\mathrm{B} 35$, and its valid bytes are those used in a port B bus-size implementation. When odd/even parity is selected, a port parity error flag ( $\overline{\text { PEFA }}, \overline{\text { PEFB }}$ ) is LOW if any byte on the port has an odd/even number of LOW levels applied to the bits.

The four parity trees used to check the AO-A35 inputs are shared by the mail2 register when parity generation is selected for port A reads (PGA = HIGH). When a port A read from the mail 2 register with parity generation is selected with CSA LOW, ENA HIGH, W/RA LOW, MBA HIGH, and PGA HIGH, the port A parity error flag ( $\overline{\text { PEFA }}$ ) is held HIGH regardless of the levels applied to the AO-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port $B$ reads (PGB = HIGH). When a portB read from the mail1 register with parity generation is selected with CSB LOW, ENB HIGH, W/ RB LOW, both SIZO and SIZ1 HIGH, and PGB HIGH, the port B parity error flag ( $\overline{\text { PEFB }}$ ) is held HIGH regardless of the levels applied to the B0-B35 inputs.

## PARITY GENERATION

A HIGH level on the port A parity generate select (PGA) or port B parity generate select (PGB) enables the IDT723614 to generate parity bits for port reads from a FIFO or mailbox register. Port A bytes are arranged as A0-A8, A9-A17, A1826 , and A27-A35, with the most significant bit of each byte used as the parity bit. Port B bytes are arranged as B0-B8, B9$\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26$, and B27-B35, with the most significant bit of
each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all nine inputs of a byte regardless of the state of the parity generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/ EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.

Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port A parity generate select (PGA) and odd/even parity select (ODD/EVEN) have setup and hold time constraints to the port A clock (CLKA) and the port B parity generate select (PGB) and ODD/EVEN have setup and hold-time constraints to the port B clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new long word to the FIFO output register.

The circuit used to generate parity for the mail1 data is shared by the port B bus ( $\mathrm{B} 0-\mathrm{B} 35$ ) to check parity and the circuit used to generate parity for the mail2 data is shared by the port A bus (AO-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port chip select ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ) is LOW, enable (ENA, ENB) is HIGH, write/read select (W/RA, W/RBB) input is LOW, the mail register is selected (MBA is HIGH for port A; both SIZO and SIZ1 are HIGH for portB), and port parity generate select (PGA, PGB) is HIGH. Generating parity for mail register data does not change the contents of the register.


Figure 4. Device Reset Loading the $X$ Register with the Value of Eight


Figure 5. Port-A Write Cycle Timing for FIFO1


NOTE:

1. $\mathrm{SIZO}=\mathrm{HIGH}$ and $\mathrm{SIZ1}=\mathrm{HIGH}$ writes data to the mail2 register

DATA SWAP TABLE FOR LONG-WORD WRITES TO FIFO2

| SWAP MODE | DATA WRITTEN TO FIFO2 |  |  |  | DATA READ FROM FIFO2 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SW1 | SW0 | B35-27 | B26-18 | B17-B9 | B8-B0 | A35-27 | A26-A18 | A17-A9 | A8-A0 |
| L | L | A | B | C | D | A | B | C | D |
| L | H | D | C | B | A | A | B | C | D |
| H | L | C | D | A | B | A | B | C | D |
| H | H | B | A | D | C | A | B | C | D |

Figure 6. Port-B Long-Word Write Cycle Timing for FIFO2


NOTES:
3146 drw 07

1. $\mathrm{SIZO}=\mathrm{HIGH}$ and $\mathrm{SIZ1}=\mathrm{HIGH}$ writes data to the mail2 register.
2. $\overline{\mathrm{PEFB}}$ indicates parity error for the following bytes: $\mathrm{B} 35-\mathrm{B} 27$ and $\mathrm{B} 26-\mathrm{B} 18$ for big-endian bus, and B17-B9 and B-8-B0 for little-endian bus.

DATA SWAP TABLE FOR WORD WRITES TO FIFO2

| SWAP MODE |  | WRITE NO. | DATA WRITTEN TO FIFO2 |  |  |  | DATA READ FROM FIFO2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | BIG ENDIAN | LITTLE ENDIAN |  |  |  |  |  |
| SW1 | swo |  | B35-27 | B26-18 | B17-B9 | B8-B0 | A35-27 | A26-A18 | A17-A9 | A8-A0 |
| L | L |  | 1 | A | B | C | D | A | B | C | D |
|  |  | 2 | C | D | A | B |  |  |  |  |
| L | H | 1 | D | C | B | A | A | B | C | D |
|  |  | 2 | B | A | D | C |  |  |  |  |
| H | L | 1 | C | D | A | B | A | B | c | D |
|  |  | 2 | A | B | C | D |  |  |  |  |
| H | H | 1 | B | A | D | C | A | B | c | D |
|  |  | 2 | D | C | B | A |  |  |  |  |

Figure 7. Port-B Word Write Cycle Timing for FIFO2


NOTES:

1. $\mathrm{SIZO}=\mathrm{HIGH}$ amd $\mathrm{SIZ1}=\mathrm{HIGH}$ writes data to the mail2 register.
2. $\overline{\text { PEFB }}$ indicates parity error for the following bytes: B35-B27 for big-endian bus and B17-B9 for little-endian bus.

Figure 8. Port-B Byte Write Cycle Timing for FIFO2

## DATA SWAP TABLE FOR BYTE WRITES TO FIFO2

| SWAP MODE |  | WRITE NO. | DATA WRITTEN TO FIFO2 |  | DATA READ FROM FIFO2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | BIG <br> ENDIAN <br> B35-B27 | LITTLE <br> B8-80 |  |  |  |  |
| SW1 | SW0 |  |  | A35-A27 | A26-A18 | A17-A9 | A8-A0 |
| L | L | 1 | A | D |  |  |  |  |
|  |  | 2 | B | C |  |  |  |  |
|  |  | 3 | C | B |  |  |  |  |
|  |  | 4 | D | A |  |  |  |  |
| L | H | 1 | D | A |  |  |  |  |
|  |  | 2 | C | B |  |  |  |  |
|  |  | 3 | B | C | A | B | c | D |
|  |  | 4 | A | D |  |  |  |  |
| H | L | 1 | C | B |  |  |  |  |
|  |  | 2 | D | A | A | B | C | D |
|  |  | 3 | A | D |  |  |  |  |
|  |  | 4 | B | C |  |  |  |  |
| H | H | 1 | B | C | A | B | C | D |
|  |  | 2 | A | D |  |  |  |  |
|  |  | 3 | D | A |  |  |  |  |
|  |  | 4 | C | B |  |  |  |  |

Figure 8. Port-B Byte Write Cycle Timing for FIFO2 (continued)


NOTES:

1. $\mathrm{SIZO}=\mathrm{HIGH}$ and $\mathrm{SIZ1}=\mathrm{HIGH}$ selects the mail1 register for output on B0-B35.
2. Data read from FIFO1.

DATA SWAP TABLE FOR FIFO LONG-WORD READS FROM FIFO1

| DATA WRITTEN TO FIFO1 |  |  |  | SWAP MODE |  | DATA READ FROM FIFO1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A35-A27 | A26-A18 | A17-A9 | A8-A0 | SW1 | SW0 | B35-B27 | B26-B18 | B17-B9 | B8-B0 |
| A | B | C | D | L | L | A | B | C | D |
| A | B | C | D | L | H | D | C | B | A |
| A | B | C | D | H | L | C | D | A | B |
| A | B | C | D | H | H | B | A | D | C |

Figure 9. Port-B Long-Word Read Cycle Timing for FIFO1


NOTES:

1. $\mathrm{SIZO}=\mathrm{HIGH}$ and $\mathrm{SIZ1}=\mathrm{HIGH}$ selects the mail1 register for output on $\mathrm{B} 0-\mathrm{B} 35$.
2. Unused word B0-B17 or B18-B35 holds last FIFO1 output register data for word-size reads.

## DATA SWAP TABLE FOR WORD READS FROM FIFO1

| DATA WRITTEN TO FIFO1 |  |  |  | SWAP MODE |  | $\begin{aligned} & \text { READ } \\ & \text { NO. } \end{aligned}$ | DATA READ FROM FIFO1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | BIG ENDIAN | LITTLE ENDIAN |  |
| A35-A27 | A26-A18 | A17-A9 | A8-A0 |  |  | SW1 | SW0 | B35-B27 | B26-B18 | B17-B9 | B8-B0 |
| A | B | C | D | L | L |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & A \\ & C \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ |
| A | B | C | D | L | H |  | 1 2 | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{gathered} \mathrm{B} \\ \mathrm{D} \end{gathered}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ |
| A | B | C | D | H | L | 1 | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & D \\ & B \end{aligned}$ | $\begin{aligned} & A \\ & C \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{D} \end{aligned}$ |
| A | B | C | D | H | H | 1 | $\begin{aligned} & B \\ & D \end{aligned}$ | $\begin{aligned} & A \\ & C \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ |

Figure 10. Port-B Word Read Cycle Timing for FIFO1


NOTES:

1. $\mathrm{SIZO}=\mathrm{HIGH}$ and $\mathrm{SIZ1}=\mathrm{HIGH}$ selects the mail1 register for output on $\mathrm{B} 0-\mathrm{B} 35$.
2. Unused bytes hold last FIFO1 output regisger data for byte-size reads.

## DATA SWAP TABLE FOR BYTE READS FROM FIFO1

| DATA WRITTEN TO FIFO 1 |  |  |  | SWAP MODE |  | $\begin{aligned} & \text { READ } \\ & \text { NO. } \\ & \hline \end{aligned}$ | DATA READ FROM FIFO 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | BIG ENDIAN | LITTLE ENDIAN |  |
| A35-A27 | A26-A18 | A17-A9 | A8-A0 |  |  | SW1 | SW0 |  | B35-B27 | B8-B0 |
| A | B | C | D | L | L | $\begin{aligned} & \hline 1 \\ & 2 \\ & 3 \\ & 4 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { A } \\ & \text { B } \\ & C \\ & \text { D } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{C} \\ & \mathrm{~B} \\ & \mathrm{~A} \end{aligned}$ |
| A | B | C | D | L | H | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \text { D } \\ & \text { C } \\ & \text { B } \\ & \text { A } \end{aligned}$ | $\begin{aligned} & \text { A } \\ & \text { B } \\ & \text { C } \\ & \text { D } \end{aligned}$ |
| A | B | C | D | H | L | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \text { C } \\ & \text { D } \\ & \text { A } \\ & \text { B } \end{aligned}$ | B A D C |
| A | B | C | D | H | H | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & B \\ & A \\ & D \\ & C \end{aligned}$ | $\begin{aligned} & \text { C } \\ & \text { D } \\ & \text { A } \\ & \text { B } \end{aligned}$ |

Figure 11. Port-B Byte Read Cycle Timing for FIFO1


Figure 12. Port-A Read Cycle Timing for FIFO2


## NOTES:

1. tskewi is the minimum time between a rising CLKA edge and a rising CLKB edge for EFB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsKEw1, then the transition of EFB HIGH may occur one CLKB cycle later than shown.
2. Port-B size of long word is selected for FIFO1 read by $\mathrm{SIZ1}=\mathrm{LOW}, \mathrm{SIZ0}=\mathrm{LOW}$. If port-B size is word or byte, $\overline{\mathrm{EFB}}$ is set LOW by the last word or byte read from FIFO1, respectively.

Figure13. $\overline{\text { EFB }}$ Flag Timing and First Data Read when FIFO1 is Empty


## NOTES:

1. tSKEW1 is the minimum time between a rising CLKB edge and a rising CLKKA edge for EFA to transition HIGH in the next CLKA cycle. If the time between the rising CL.KB edge and rising CLKA edge is less than tskEw1, then the transition of EFA HIGH may occur one CLKKA cycle later than shown.
2. Port B size of long word is selected for FIFO2 write by $\mathrm{SIZ1}=\mathrm{LOW}, \mathrm{SIZO}=\mathrm{LOW}$. If port B size is word or byte tskEW1 is referenced to the rising CLKB edge that writes the last word or byte of the long word, respectively.

Figure 14. EFA Flag Timing and First Data Read when FIFO2 is Empty


3146 drw 15

NOTES:

1. tskews is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{\text { FFA }}$ to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tSKEw1, then FFA may transition HIGH one CLKA cycle later than shown.
2. Port B size of long word is selected for FIFO1 read by $\mathrm{SIZ1}=\mathrm{LOW}, \mathrm{SIZO}=\mathrm{LOW}$. If port B size is word or byte, tskEW1 is referenced from the rising CLKB edge that reads the last word or byte of the long word, respectively.

Figure 15. $\overline{\text { FFA }}$ Flag Timing and First Available Write when FIFO1 is Full.


3146 drw 16
NOTES:

1. tsKEW1 is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{F F B}$ to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskEw1, then FFB may transition HIGH one CLKB cycle later than shown.
2. Port $B$ size of long word is selected for FIFO2 write by $S I Z 1=L O W, S I Z O=L O W$. If port $B$ size is word or byte, $\overline{F F B}$ is set LOW by the last word or byte write of the long word, respectively.

Figure 16. $\overline{\mathrm{FFB}}$ Flag Timing and First Available Write when FIFO2 is Full


## NOTES:

1. tsKEW2 is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{AEB}}$ to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskewz, then $\overline{A E B}$ may transition HIGH one CLKB cycle later than shown.
2. FIFO1 Write ( $\overline{\mathrm{CSA}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{RA}}=\mathrm{HIGH}, \mathrm{MBA}=\mathrm{LOW}$ ), FIFO1 read ( $\overline{\mathrm{CSB}}=\mathrm{LOW}, \mathrm{W} / \overrightarrow{\mathrm{RB}}=\mathrm{LOW}, \mathrm{MBB}=\mathrm{LOW})$.
3. Port B size of long word is selected for FIFO1 read by $\mathrm{SIZ1}=\mathrm{LOW}, \mathrm{SIZO}=\mathrm{LOW}$. If port B size is word or byte, $\overline{\mathrm{AEB}}$ is set LOW by the first word or byte read of the long word, respectively.

Figure 17. Timing for $\overline{\mathrm{AEB}}$ when FIFO1 is Almost Empty


3146 drw 18

## NOTES:

1. tskewz is the minimum time between a rising CLKB edge and a rising CLKKA edge for $\overline{A E A}$ to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tsKEw2, then $\bar{A} \overline{A E A}$ may transition HIGH one CLKA cycle later than shown.
2. FIFO2 Write ( $\overline{\mathrm{CSB}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}=\mathrm{HIGH}, \mathrm{MBB}=\mathrm{LOW}), \mathrm{FIFO} 2$ read $(\overline{\mathrm{CSA}}=\mathrm{LOW}, W / \overline{\mathrm{R}} A=L O W, M B A=L O W)$.
3. Port $B$ size of long word is selected for FIFO 2 write by $\mathrm{SIZ1}=\mathrm{LOW}, \mathrm{SIZ}=\mathrm{LOW}$. If port B size is word or byte, tskEW2 is referenced from the rising CLKB edge that writes the last word or byte of the long word, respectively.

Figure 18. Timing for $\overline{\text { AEA }}$ when FIFO2 is Almost Empty


## NOTES:

1. tSKEW2 is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{AFA}}$ to transition HIGH in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW2, then $\overline{\mathrm{AFA}}$ may transition HIGH one CLKB cycle later than shown.
2. FIFO1 Write ( $\overline{\mathrm{CSA}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{R} A}=\mathrm{HIGH}, \mathrm{MBA}=\mathrm{LOW}$ ), FIFO1 read ( $\overline{\mathrm{CSB}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{RB}}=\mathrm{LOW}, \mathrm{MBB}=\mathrm{LOW})$.
3. Port $B$ size of long word is selected for FIFO1 read by SIZ1 $=\mathrm{LOW}, \mathrm{SIZO}=\mathrm{LOW}$. If port B size is word or byte, tskewa is referenced from the first word or byte read of the long word, respectively.

Figure 19. Timing for $\overline{\text { AFA }}$ when FIFO1 is Almost Full


## NOTES:

1. tSKEW2 is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A F B}$ to transition HIGH in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskEw2, then $\overline{\mathrm{AFB}}$ may transition HIGH one CLKA cycle later than shown.
2. FIFO2 Write ( $\overline{\mathrm{CSB}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}=\mathrm{HIGH}, \mathrm{MBB}=\mathrm{LOW}), \mathrm{FIFO} 2$ read $(\overline{\mathrm{CSA}}=\mathrm{LOW}, W / \overline{\mathrm{RA}}=\mathrm{LOW}, \mathrm{MBA}=\mathrm{LOW})$.
3. Port B size of long word is selected for FIFO 2 write by $\mathrm{SIZ1}=\mathrm{LOW}, \mathrm{SIZO}=\mathrm{LOW}$. If port B size is word or byte, $\overline{\mathrm{AFB}}$ is set LOW by the last word or byte read of the long word, respectively.

Figure 20. Timing for $\overline{\mathrm{AFB}}$ when FIFO2 is Almost Full


NOTE:

1. Port B parity generation off $(\mathrm{PGB}=\mathrm{LOW})$.

Figure 21. Timing for Mail1 Register and $\overline{\text { MBF1 Flag }}$


NOTE:

1. Port-A parity generation off ( $\mathrm{PGA}=\mathrm{LOW}$ ).

Figure 22. Timing for Mail2 Register and $\overline{\mathrm{MBF}}$ Flag


Figure 23. ODD/EVEN. W/RA, MBA, and PGA to PEFA Timing


Figure 24. ODD/ $\overline{\operatorname{EVEN}} . \mathrm{W} / \overline{\mathrm{R} B}, \mathrm{SIZ1}, \mathrm{SIZO}$, and PGB to $\overline{\mathrm{PEFB}}$ Timing


NOTE:

1. ENA is HIGH.

Figure 25. Parity Generation Timing when Reading from the Mail2 Register


Figure 26. Parity Generation Timing when Reading from the Mail1 Register

## TYPICAL CHARACTERISTICS



3146 drw 27
Figure 27

## CALCULATING POWER DISSIPATION

The ICC(f) current for the graph in Figure 27 was taken while simultaneously reading and writing the FIFO on the IDT723614 with CLKA and CLKB set to fs. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive lead per data-output channel is known, the power dissipation can be calculated with the equation below.

With IcC(f) taken from Figure 28, the maximum power dissipation (PT) of the IDT723614 can be calculated by:
PT $=\operatorname{VCC} \times \operatorname{ICC}(f)+\Sigma\left(C L \times\right.$ VOH $\left.^{2} \times f o\right)$
where:
$\mathrm{CL} \quad=\quad$ output capacitance load
fo $=$ switching frequency of an output
$\mathrm{VOH}=$ output high level voltage
When no reads or writes are occurring on the IDT723614, the power dissipated by a single clock (CLKA or CLKB) input running at frequency $f$ is calculated by:

$$
\mathrm{PT}=\mathrm{VCC} \times \mathrm{fs}_{\mathrm{s}} \times 0.290 \mathrm{~mA} / \mathrm{MHz}
$$

## PARAMETER MEASUREMENT INFORMATION



## LOAD CIRCUIT



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PULSE DURATIONS


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

NOTE:

1. Includes probe and jig capacitance.

Figure 28. Load Circuit and Voltage Waveforms

## ORDERING INFORMATION



CMOS SyncBiFIFO ${ }^{\text {m4 }}$
IDT723622
$256 \times 36 \times 2,512 \times 36 \times 2$, $1024 \times 36 \times 2$

Integrated Device Technology, Inc.

Advance information for the IDT723622
Final for the IDT723632
Advance information for the IDT723642

## FEATURES:

- Free-running CLKA and CLKB may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted)
- Two independent clocked FIFOs buffering data in opposite directions
- Memory storage capacity:

IDT723622-256 x $36 \times 2$
IDT723632-512 $\times 36 \times 2$
IDT723642-1024 x $36 \times 2$

- Mailbox bypass register for each FIFO
- Programmable Almost-Full and Almost-Empty flags
- Microprocessor Interface Control Logic
- IRA, ORA, $\overline{A E A}$, and $\overline{A F A}$ flags synchronized by CLKA
- IRB, ORB, $\overline{A E B}$, and $\overline{A F B}$ flags synchronized by CLKB
- Supports clock frequencies up to 67 MHz
- Fast access times of 11 ns
- Available in 132-pin Plastic Quad Flatpack (PQF) or space-saving 120-pin Thin Quad Flatpack (PF)
- Low-power 0.8-Micron Advanced CMOS technology


## DESCRIPTION:

The IDT723622/723632/723642 is a monolithic, high-speed, low-power, CMOS Bidirectional Synchronous (clocked) FIFO memory which supports clock frequencies up to 67 MHz and have read access times as fast as 11 ns . Two independent

## FUNCTIONAL BLOCK DIAGRAM



## DESCRIPTION (CONTINUED)

256/512/1024×36 dual-port SRAM FIFOs on board each chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programable flags (almost Full and almost Empty) to indicate when a selected number of words is stored in memory. Communication between each port may bypass the FIFOs via two 36 -bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices may be used in parallel to create wider data paths.

The IDT723622/723632/723642 is a synchronous (clocked) FIFO, meaning each port employs a synchronous interface.

All data transfers through a port are gated to the LOW-toHIGH transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The Input Ready (IRA, IRB) and Almost-Full ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) flags of a FIFO are two-stage synchronized to the port clock that writes data into its array. The Output Ready (ORA, ORB) and Almost-Empty ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) flags of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offset values for the Almost-Full and Almost-Empty flags of both FIFOs can be programmed from Port A.

## PIN CONFIGURATION



## PQF Package TOP VIEW

NOTES:

1. NC - no internal connection
2. Uses Yamaichi socket IC51-1324-828

## PIN CONFIGURATION



TQFP
TOP VIEW

## PIN DESCRIPTIONS

| Symbol | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| A0-A35 | Port-A Data | 110 | 36-bit bidirectional data port for side A. |
| $\overline{\mathrm{AEA}}$ | Port-A Almost -Empty Flag | (Port A) | Programmable almost-empty flag synchronized to CLKA. It is LOW when the number of words in FIF02 is less than or equal to the value in the almost-empty A offset register, X2. |
| $\overline{\text { AEB }}$ | Port-B Almost -Empty Flag | $\begin{array}{\|c\|} \hline 0 \\ \text { (Port B) } \end{array}$ | Programmable almost-empty flag synchronzed to CLKB. It is LOW when the number of words in FIF01 is less than or equal to the value in the almost-empty B offset register, X1. |
| $\overline{\text { AFA }}$ | Port-A Almost -Full Flag | $\begin{array}{c\|} \hline \mathrm{O} \\ \text { (Port A) } \end{array}$ | Programmable almost-full flag synchronized to CLKA. It is LOW when the number of empty locations in FIF01 is less than or equal to the value in the almost-full A offset register, Y1. |
| $\overline{\mathrm{AFB}}$ | Port-B Almost -Full Flag | $\begin{gathered} 0 \\ \text { (Port B) } \end{gathered}$ | Programmable almost-full flag synchronized to CLKB. It is LOW when the number of empty locations in FIF02 is less than or equal to the value in the almost-full B offset register, Y 2 . |
| B0-B35 | Port-B Data | 1/0 | 36-bit bidirectional data port for side B. |
| CLKA | Port-A Clock | 1 | CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. IRA, ORA, $\overline{\text { AFA }}$, and $\overline{\text { AEA }}$ are all synchronized to the LOW-to-HIGH transition of CLKA. |
| CLKB | Port-B Clock | 1 | CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. IRB, ORB, $\overline{\mathrm{AFB}}$, and $\overline{\mathrm{AEB}}$ are synchronized to the LOW-to-HIGH transition of CLKB. |
| $\overline{\text { CSA }}$ | Port-A Chip Select | 1 | $\overline{\text { CSA }}$ must be LOW to enable to LOW-to-HIGH transition of CLKA to read or write on port A. The AO-A35 outputs are in the high-impedance state when $\overline{C S A}$ is HIGH. |
| $\overline{\mathrm{CSB}}$ | Port-B Chip Select | 1 | $\overline{\text { CSB }}$ must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port B . The BO- B35 outputs are in the high-impedance state when CSB is HIGH. |
| ENA | Port-A Enable | 1 | ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port $A$. |
| ENB | Port-B Enable | 1 | ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port B . |
| $\begin{aligned} & \text { FS1, } \\ & \text { FS0 } \end{aligned}$ | Flag Offset Selects | 1 | The LOW-to-HIGH transition of a FIFO's reset input latches the values of FSO and FS1. If either FSO or FS1 is HIGH when a reset input goes HIGH, one of the three preset values is selected as the offset for the FIFOs almost-full and almost-empty flags. If both FIFOs are reset simultaneously and both FSO and FS1 are LOW when RST1 and RST2 go HIGH, the first four writes to FIFO1 almost empty offsets for both FIFOs. |
| IRA | Input-Ready Flag | (Port A) | IRA is synchronized to the LOW-to-HIGH transition of CLKA. When IRA is LOW, FIFO1 is full and writes to its array are disabled. IRA is set LOW when FIFO1 is reset and is set HIGH on the second LOW-to-HIGH transition of CLKA after reset. |
| IRB | Input-Ready Flag | $\begin{gathered} \mathrm{O} \\ \text { (Port B) } \end{gathered}$ | IRB is synchronized to the LOW-to-HIGH transition of CLKB. When IRB is LOW, FIFO2 is full and writes to its array are disabled. IRB is set LOW when FIFO2 is reset and is set HIGH on the second LOW-to-HIGH transition of CLKB after reset. |
| MBA | Port-A Mailbox Select | 1 | A HIGH level on MBA chooses a mailbox register for a port-A read or write operation. When the AO-A35 outputs are active, a HIGH level on MBA selects data from the mail2 register for output and a LOW level selects FIF02 output-register data for output. |

## PIN DESCRIPTIONS (CONT.)

| Symbol | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| MBB | Port-B Mailbox Select | 1 | A HIGH level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a HIGH level on MBB selects data from the mail1 register or output and a LOW level selects FIFO1 output-register data for output. |
| $\overline{\text { MBF1 }}$ | Mail1 Register Flag | 0 | $\overline{\text { MBF1 }}$ is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is LOW. $\overline{\text { MBF1 }}$ is set HIGH by a LOW-to-HIGH transition of CLKB when a port-B read is selected and MBB is HIGH. $\overline{\text { MBF1 }}$ is set HIGH when FIFO1 is reset. |
| $\overline{\text { MBF2 }}$ | Mail2 Register Flag | 0 | $\overline{\mathrm{MBF}} 2$ is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while $\overline{\mathrm{MBF2}}$ is LOW. $\overline{\text { MBF2 }}$ is set HIGH by a LOW-to-HIGH transition of CLKA when a port-A read is selected and MBA is HIGH. $\overline{\text { MBF2 }}$ is also set HIGH when FIFO2 is reset. |
| ORA | Output-Ready Flag | $\begin{gathered} \mathrm{O} \\ \text { (Port A) } \end{gathered}$ | ORA is synchronized to the LOW-to-HIGH transition of CLKA. When ORA is LOW, FIFO2 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO2 when ORA is HIGH. ORA is forced LOW when FIFO2 is reset and goes HIGH on the third LOW-to-HIGH transition of CLKA after a word is loaded to empty memory. |
| ORB | Output-Ready Flag | $\begin{gathered} \mathrm{O} \\ \text { (Port B) } \end{gathered}$ | ORB is synchronized to the LOW-to-HIGH transition of CLKB. When ORB is LOW, FIFO1 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO1 when ORB is HIGH. ORB is forced LOW when FIFO1 is reset and goes HIGH on the third LOW-to-HIGH transition of CLKB after a word is loaded to empty memory. |
| $\overline{\text { RST1 }}$ | FIFO1 Reset | 1 | To reset FIFO1, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while $\overline{\text { RST1 }}$ is LOW. The LOW-to-HIGH transition of $\overline{\text { RST1 }}$ latches the status of FSO and FS1 for $\overline{\mathrm{AFA}}$ and $\overline{\mathrm{AEB}}$ offset selection. FIFO1 must be reset upon power up before data is written to its RAM. |
| $\overline{\text { RST2 }}$ | FIFO2 Reset | 1 | To reset FIFO2, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while $\overline{\mathrm{RST}} 2$ is LOW. The LOW-to-HIGH transition of $\overline{\text { RST2 }}$ latches the status of FSO and FS1 for $\overline{\mathrm{AFB}}$ and $\overline{\mathrm{AEA}}$ offset selection. FIFO2 must be reset upon power up before data is written to its RAM. |
| W/产A | Port-A Write/ Read Select | 1 | A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The AO-A35 outputs are in the HIGH impedance state when W/RA is HIGH. |
| $\overline{\text { W/RB }}$ | Port-B Write/ Read Select | 1 | A LOW selects a write operation and a HIGH selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The BO-B35 outputs are in the HIGH impedance state when $\bar{W} / R B$ is LOW. |

## ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED) ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage Range | -0.5 to 7 | V |
| $\mathrm{V}^{(2)}$ | Input Voltage Range | -0.5 to Vcc +0.5 | V |
| $\mathrm{VO}^{(2)}$ | Output Voltage Range | -0.5 to Vcc +0.5 | V |
| ІІ | Input Clamp Current ( $\mathrm{V}_{1}<0$ or $\mathrm{V}_{1}>\mathrm{Vcc}$ ) | $\pm 20$ | mA |
| Iok | Output Clamp Current ( $\mathrm{Vo}=<0$ or $\mathrm{Vo}>\mathrm{Vcc}$ ) | $\pm 50$ | mA |
| Iout | Continuous Output Current (VO $=0$ to Vcc) | $\pm 50$ | mA |
| ICC | Continuous Current Through Vcc or GND | $\pm 400$ | mA |
| TA | Operating Free Air Temperature Range | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| Tsta | Storage Temperature Range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.5 | V |
| VIH | High-Level Input Voltage | 2 |  | V |
| VIL | Low-Level Input Voltage |  | 0.8 | V |
| IOH | High-Level Output Current |  | -4 | mA |
| IOL | Low-Level Output Current |  | 8 | mA |
| TA | Operating Free-Air <br> Temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

| Parameter | Test Conditions |  |  | IDT723622 <br> IDT723632 <br> IDT723642 <br> Commerical $t_{A}=15,20,30 \mathrm{~ns}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. ${ }^{(1)}$ | Max. |  |
| VOH | $\mathrm{VCC}=4.5 \mathrm{~V}, \quad 1 \mathrm{OH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| Vol | $\mathrm{VCC}=4.5 \mathrm{~V}, \quad \mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| ILI | $\mathrm{Vcc}=5.5 \mathrm{~V}, \quad \mathrm{~V} \mathrm{I}=\mathrm{Vcc}$ or 0 |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ILO | $\mathrm{Vcc}=5.5 \mathrm{~V}, \quad \mathrm{Vo}=\mathrm{Vcc}$ or 0 |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{Vcc}=5.5 \mathrm{~V}, \quad \mathrm{~V}$ I $=\mathrm{Vcc}-0.2 \mathrm{~V}$ or 0 |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{lcc}{ }^{(2)}$ | $\mathrm{VCC}=5.5 \mathrm{~V}, \quad$ One Input at 3.4 V , | $\overline{\text { CSA }}=\mathrm{VIH}$ | A0-A35 |  | 0 |  | mA |
|  | Other Inputs at Vcc or GND | $\overline{\mathrm{CSB}}=\mathrm{VIH}$ | B0-B35 |  | 0 |  |  |
|  |  | $\overline{\mathrm{CSA}}=\mathrm{VIL}$ | A0-A35 |  |  | 1 |  |
|  |  | $\overline{\mathrm{CSB}}=\mathrm{VIL}$ | B0-35 |  |  | 1 |  |
|  |  | All Other Inp |  |  |  | 1 |  |
| CIN | $\mathrm{VI}=0, \quad \mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| Cout | $\mathrm{Vo}=0, \quad \mathrm{f}=1 \mathrm{MHZ}$ |  |  |  | 8 |  | pF |

## NOTES:

1. All typical values are at $\mathrm{VcC}=5 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$.
2. This is the supply current when each input is at least one of the specified TTL voltage levels rather than OV or Vcc.

## TIMING REQUIREMENTS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE

|  |  | $723622-15$ | $723622-20$ | $723622-30$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## NOTES:

1. Requirement to count the clock edge as one of at least four needed to reset a FIFO.
2. Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

## SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, CL $=30 \mathrm{pF}$

| Symbol | Parameter | 723632-15 |  | 723632-20 |  | 723632-30 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tA | Access Time, CLKA $\uparrow$ to A0-A35 and CLKB $\uparrow$ to B0-B35 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| tPIR | Propagation Delay Time, CLKA $\uparrow$ to IRA and CLKBT to IRB | 2 | 8 | 2 | 10 | 2 | 12 | ns |
| tPOR | Propagation Delay Time, CLKA to ORA and CLKBT to ORB | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| tpaE | Propagation Delay Time, CLKA个 to $\overline{\mathrm{AEA}}$ and CLKB $\uparrow$ to $\overline{\text { AEB }}$ | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| tPAF | Propagation Delay Time, CLKA $\uparrow$ to $\overline{\text { AFA }}$ and and CLKBT to $\overline{\mathrm{AFB}}$ | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| tPMF | Propagation Delay Time, CLKA $\uparrow$ to $\overline{\mathrm{MBF}} \mathrm{LOW}$ or $\overline{\text { MBF2 }}$ HIGH and CLKB $\uparrow$ to $\overline{\text { MBF2 }}$ LOW or $\overline{\text { MBF1 }}$ HIGH | 0 | 8 | 0 | 10 | 0 | 12 | ns |
| tPMR | Propagation Delay Time, CLKA $\uparrow$ to B0-B35 ${ }^{(1)}$ and CLKBT to AO-A35 ${ }^{(2)}$ | 3 | 13.5 | 3 | 15 | 3 | 17 | ns |
| tMDV | Propagation Delay Time, MBA to AO-A35 valid and MBB to B0-B35 Valid | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| tPRF | Propagation Delay Time, $\overline{\text { RST1 }}$ LOW to $\overline{\text { AEB }}$ LOW, $\overline{\text { AFA }}$ HIGH, and MBF1 HIGH, and RST2 LOW to $\overline{\text { AEA }}$ LOW, $\overline{\mathrm{AFB}}$ HIGH, and $\overline{\text { MBF2 }}$ HIGH | 1 | 15 | 1 | 20 | 1 | 30 | ns |
| ten | Enable Time, $\overline{C S A}$ and W/R̄A LOW to A0-A35 Active and $\overline{\mathrm{CSB}}$ LOW and $\overline{\text { W }} /$ RB HIGH to B0-B35 Active | 2 | 12 | 2 | 13 | 2 | 14 | ns |
| tols | Disable Time, $\overline{\text { CSA }}$ or W/ $\overline{\mathrm{R}}$ A HIGH to AO-A35 at high impedance and $\overline{\mathrm{CSB}}$ HIGH or $\overline{\mathrm{W}} / \mathrm{RB}$ LOW to B0-B35 at HIGH impedance | 1 | 8 | 1 | 12 | 1 | 11 | ns |

NOTES:

1. Writing data to the mail1 register when the B0-B35 outputs are active and MBB is HIGH.
2. Writing data to the mail2 register when the AO-A35 outputs are active and MBA is HIGH.

## SIGNAL DESCRIPTION

## RESET

The FIFO memories of the IDT723622/723632/723642 are reset separately by taking their reset ( $\overline{\mathrm{RST} 1}, \overline{\mathrm{RST}}$ ) inputs LOW for at least four port-A clock (CLKA) and four port-B clock (CLKB) LOW-to-HIGH transitions. The reset inputs can switch asynchronously to the clocks. A FIFO reset initializes the internal read and write pointers and forces the input-ready flag (IRA, IRB) LOW, the output-ready flag (ORA, ORB) LOW, the almost-empty flag ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) LOW, and the almost-full flag ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}})$ HIGH. Resetting a FIFO also forces the mailbox flag (MBF1, $\overline{\text { MBF2 }}$ ) of the parallel mailbox register HIGH. After a FIFO is reset, its input-ready flag is set HIGH after two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.

A LOW-to HIGH transition on a FIFO reset ( $\overline{\mathrm{RST}}, \overline{\mathrm{RST}}$ ) input latches the value of the flag-select (FS0, FS1) inputs for choosing the almost-full and almost-empty offset programming method (see almost-empty and almost-full flag offset programming below).

## ALMOST-EMPTY FLAG AND ALMOST-FULL FLAG OFFSET PROGRAMMING

Four registers in the IDT723622/723632/723642 are used to hold the offset values for the almost-empty and almost-full flags. The port-B almost-empty flag ( $\overline{\mathrm{AEB}}$ ) offset register is labeled X1 and the port-A almost-empty flag ( $\overline{\mathrm{AEA}}$ ) offset register is labeled X2. The port-A almost-full flag ( $\overline{\mathrm{AFA}})$ offset register is labeled Y 1 and the port-B almost-full flag ( $\overline{\mathrm{AFB}}$ ) offset register is labeled Y 2. The index of each register name corresponds to its FIFO number. The offset registers can be loaded with preset values during the reset of a FIFO or they can be programmed from port A (see Table 1).

To load a FIFO almost-empty flag and almost-full flag offset registers with one of the three preset values listed in Table1, at least one of the flag-select inputs must be HIGH
during the LOW-to-HIGH transition of its reset input. For example, to load the preset value of 64 into X 1 and $\mathrm{Y} 1, \mathrm{FSO}$ and FS1 must be HIGH when FIFO1 reset ( $\overline{\text { RST1 }}$ ) returns HIGH. Flag-offset registers associated with FIFO2 are loaded with one of the preset values in the same way with FIFO2 reset ( $\overline{\mathrm{RST} 2}$ ). When using one of the preset values for the flag offsets, the FIFOs can be reset simultaneously or at different times.

To program the $\mathrm{X} 1, \mathrm{X} 2, \mathrm{Y} 1$, and Y 2 registers from port A , both FIFOs should be reset simultaneously with FS0 and FS1 LOW during the LOW-to-HIGH transition of the reset inputs. After this reset is complete, the first four writes to FIFO1 do not store data in RAM but load the offset registers in the order Y1, $\mathrm{X} 1, \mathrm{Y} 2, \mathrm{X} 2$. The port A data inputs used by the offset registers are (A7-A0), (A8-A0), or (A9-A0) for the IDT723622, IDT723632, or IDT723642, respectively. The highest numbered input is used as the most significant bit of the binary number in each case. Valid programming values for the registers ranges from 1 to 252 for the IDT723622; 1 to 508 for the IDT723632; and 1 to 1020 for the IDT723642. After all the offset registers are programmed from port A, the port-B inputready flag (IRB) is set HIGH, and both FIFOs begin normal operation.

## FIFO WRITE/READ OPERATION

The state of the port-A data (AO-A35) outputs is controlled by port-A chip select ( $\overline{\mathrm{CSA}}$ ) and port-A write/read select (W/ $\overline{\mathrm{R}} \mathrm{A}$. The A0-A35 outputs are in the High-impedance state when either $\overline{C S A}$ or W/ $\bar{R} A$ is HIGH. The AO-A35 outputs are active when both $\overline{C S A}$ and $W / \bar{R} A$ are LOW.

Data is loaded into FIFO1 from the AO-A35 inputs on a LOW-to-HIGH transition of CLKA when CSA is LOW, W/ $\overline{\mathrm{R}} A$ is HIGH, ENA is HIGH , MBA is LOW, and IRA is HIGH. Data is read from FIFO2 to the AO-A35 outputs by a LOW-to-HIGH transition of CLKA when $\overline{\mathrm{CSA}}$ is LOW, W/RA is LOW, ENA is HIGH, MBA is LOW, and ORA is HIGH (see Table 2). FIFO reads and writes on port $A$ are independent of any concurrent

| FS1 | FS0 | $\overline{\text { RST1 }}$ | $\overline{\text { RST2 }}$ | X1 AND Y1 REGISTERS ${ }^{(1)}$ | X2 AND Y2 REGISTERS ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | $\uparrow$ | X | 64 | X |
| H | H | X | $\uparrow$ | X | 64 |
| H | L | $\uparrow$ | X | 16 | X |
| H | L | X | $\uparrow$ | X | 16 |
| L | H | $\uparrow$ | X | 8 | X |
| L | H | X | $\uparrow$ | X | 8 |
| L | L | $\uparrow$ | $\uparrow$ | Programmed from port A | Programmed from port A |

## NOTES:

1. X1 register holds the offset for $\overline{\mathrm{AEB}} ; \mathrm{Y} 1$ register holds the offset for $\overline{\mathrm{AFA}}$.
2. X2 register holds the offset tor $\overline{A E A} ; ~ Y 2$ register holds the offset for $\overline{\mathrm{AFB}}$.

Table 1. Flag Programming
port-B operation.
The port-B control signals are identical to those of port A with the exception that the port-B write/read select ( $\bar{W} / R B$ ) is the inverse of the port-A write/read select ( $W / \overline{\mathrm{R}} \mathrm{A}$ ). The state of the port-B data (B0-B35) outputs is controlled by the portB chip select (CSB) and port-B write/read select ( $\bar{W} / R B$ ). The B0-B35 outputs are in the high-impedance state when either $\overline{C S B}$ is HIGH or $\bar{W} /$ RB is LOW. The BO-B35 outputs are active when $\overline{C S B}$ is LOW and $\bar{W} / R B$ is HIGH.

Data is loaded into FIFO2 from the BO-B35 inputs on a LOW-to-HIGH transition of CLKB when CSB is LOW, $\overline{\text { W } / R B ~ i s ~}$ LOW, ENB is HIGH, MBB is LOW, and IRB is HIGH. Data is read from FIFO1 to the B0-B35 outputs by a LOW-to-HIGH transition of CLKB when $\overline{C S B}$ is LOW, $\bar{W} / R B$ is HIGH, ENB is HIGH, MBB is LOW, and ORB is HIGH (see Table 3) . FIFO reads and writes on port $B$ are independent of any concurrent port-A operation.

The setup and hold time constraints to the port clocks for the port chip selects and write/read selects are only for enabling write and read operations and are not related to highimpedance control of the data outputs. If a port enable is LOW
during a clock cycle, the port's chip select and write/read select may change states during the setup and hold time window of the cycle.

When a FIFO output-ready flag is LOW, the next data word is sent to the FIFO output register automatically by the LOW-to-HIGH transition of the port clock that sets the outputready flag HIGH. When the output-ready flag is HIGH, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port's chip select, write/ read select, enable, and mailbox select.

## SYNCHRONIZED FIFO FLAGS

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability by reducing the probability of metastable events when CLKA and CLKB operate asynchronously to one another. ORA, $\overline{A E A}$, IRA, and $\overline{A F A}$ are synchronized to CLKA. ORB, $\overline{\mathrm{AEB}}, \mathrm{IRB}$, and $\overline{\mathrm{AFB}}$ are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIF02.

| $\overline{\text { CSA }}$ | W/R̈A | ENA | MBA | CLKA | A0-A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | FIFO1 write |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail1 write |
| L | L | L | L | X | Active, FIFO2 output register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO2 output register | FIFO2 read |
| L | L | L | H | X | Active, mail2 register | None |
| L | L | H | H | $\uparrow$ | Active, mail2 register | Mail2 read (set $\overline{\text { MBF2 }}$ HIGH) |

Table 2. Port-A Enable Function Table

| $\overline{\overline{C S B B}}$ | $\overline{\text { W}} /$ RB | ENB | MBB | CLKB | B0-B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | L | L | X | X | In high-impedance state | None |
| L | L | H | L | $\uparrow$ | In high-impedance state | FIFO2 write |
| L | L | H | H | $T$ | In high-impedance state | Mail2 write |
| L | H | L | L | X | Active, FIFO1 output register | None |
| L | H | H | L | $\uparrow$ | Active, FIFO1 output register | FIFO1 read |
| L | H | L | H | X | Active, mail1 register | None |
| L | H | H | H | $\uparrow$ | Active, mail1 register | Mail1 read (set MBF1 HIGH) |

Table 3. Port-B Enable Function Table

## OUTPUT-READY FLAGS (ORA, ORB)

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array. When the output-ready flag is HIGH, new data is present in the FIFO output register. When the output-ready flag is LOW, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.

A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of the output-ready flag synchronizing clock. Therefore, an output-ready flag is LOW if a word in memory is the next data to be sent to the FIFO output register and three cycles of the port Clock that reads data from the FIFO have not elapsed since the time the word was written. The output-ready flag of the FIFO remains LOW until the third LOW-to-HIGH transition of the synchronizing clock
occurs, simultaneously forcing the output-ready flag HIGH and shifting the word to the FIFO output register.

A LOW-to-HIGH transition on an output-ready flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time tSKEW1 or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 7 and 8).

## INPUT-READY FLAGS (IRA, IRB)

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array. When the input-ready flag is HIGH, a memory location is free in the SRAM to receive new data. No memory locations are free when the input-ready flag is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of two cycles of the

| Number of Words in FIFO |  |  | $\begin{aligned} & \text { synchronized } \\ & \text { to CLKB } \end{aligned}$ |  | Synchronized to CLKA |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT723622 ${ }^{(1,2)}$ | IDT723632 ${ }^{(1,2)}$ | IDT723642 ${ }^{(1,2)}$ | ORB | $\overline{\text { AEB }}$ | $\overline{\text { AFA }}$ | IRA |
| 0 | 0 | 0 | L | L | H | H |
| 1 to X 1 | 1 to X1 | 1 to X 1 | H | L | H | H |
| $(\mathrm{X} 1+1)$ to [256-(Y1+1)] | $(\mathrm{X} 1+1)$ to [512-(Y1+1)] | $(\mathrm{X} 1+1)$ to [1024-(Y1+1)] | H | H | H | H |
| (256-Y1) to 255 | (512-Y1) to 511 | (1024-Y1) to 1023 | H | H | L | H |
| 256 | 512 | 1024 | H | H | L | L |

## Table 4. FIF01 Flag Operation

## Notes:

1. X 1 is the almost-empty offset for FIFO1 used by $\overline{\mathrm{AEB}}$. Y 1 is the almost-full offset for FIFO1 used by $\overline{\mathrm{AFA}}$. Both X 1 and Y 1 are selected during a reset of FIFO1 or programmed from port A .
2. When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

| Number of Words in FIFO |  |  | s ynchronized to CLKA |  | Synchronized to CLKB |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT723622 ${ }^{(1,2)}$ | IDT723632 ${ }^{(1,2)}$ | IDT723642 ${ }^{(1,2)}$ | ORA | $\overline{\text { AEA }}$ | AFB | IRB |
| 0 | 0 | 0 | L | L | H | H |
| 1 to X 2 | 1 to X2 | 1 to X 2 | H | L | H | H |
| (X2+1) to [256-(Y2+1)] | $(\mathrm{X} 2+1)$ to [512-(Y2+1)] | ( $\mathrm{X} 2+1$ ) to [1024-(Y2+1)] | H | H | H | H |
| (256-Y2) to 255 | (512-Y2) to 511 | (1024-Y2) to 1023 | H | H | L | H |
| 256 | 512 | 1024 | H | H | L | L |

Table 5. FIF02 Flag Operatlon

## Notes:

1. X2 is the almost-empty offset for FIFO2 used by $\overline{\mathrm{AEA}}$. Y 2 is the almost-full offset for FIFO2 used by $\overline{\mathrm{AFB}}$. Both X 2 and Y2 are selected during a reset of FIFO2 or programmed from port $A$.
2. When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.
input-ready flag synchronizing clock. Therefore, an inputready flag is LOW if less than two cycles of the input-ready flag synchronizing clock have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on the input-ready flag synchronizing Clock after the read sets the input-ready flag HIGH.

A LOW-to-HIGH transition on an input-ready flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time tSKEW1 or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 9 and 10).

## ALMOST-EMPTY FLAGS ( $\overline{A E A}, \overline{A E B}$ )

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty+2. The almost-empty state is defined by the contents of register X 1 for $\overline{\mathrm{AEB}}$ and register X2 for $\overline{\mathrm{AEA}}$. These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming above). An almost empty Flag is LOW when its FIFO contains $X$ or less words and is HIGH when its FIFO contains ( $\mathrm{X}+1$ ) or more words. A data word present in the FIFO output register has been read from memory.

Two LOW-to-HIGH transitions of the almost-empty flag synchronizing clock are required after a FIFO write for its almost-empty flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing ( $\mathrm{X}+1$ ) or more words remains LOW if two cycles of its synchronizing clock have not elapsed since the write that filled the memory to the $(\mathrm{X}+1$ ) level. An almost-empty flag is set HIGH by the second LOW-to-HIGH transition of its synchronizing clock after the FIFO write that fills memory to the $(\mathrm{X}+1)$ level. A LOW-to-HIGH transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time tSkewz or greater after the write that fills the FIFO to $(X+1)$ words. Otherwise, the subsequent synchronizing clock cycle may be the first synchronization cycle.

## ALMOST-FULL FLAGS ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ )

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almostfull state is defined by the contents of register Y 1 for $\overline{\mathrm{AFA}}$ and register Y 2 for $\overline{\mathrm{AFB}}$. These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming above). An almost-full flag is LOW when the number of words in its FIFO is greater than or equal to ( $256-\mathrm{Y}$ ), ( $512-\mathrm{Y}$ ), or (1024-Y) for the IDT723622, IDT723632, or IDT723642 re-
spectively. An almost-full flag is HIGH when the number of words in its FIFO is less than or equal to [256-(Y+1)], [512( $\mathrm{Y}+1)]$, or $[1024-(\mathrm{Y}+1)]$ for the IDT723622, IDT723632, or IDT723642 respectively. Note that a data word present in the FIFO output register has been read from memory.

Two LOW-to-HIGH transitions of the almost-full flag synchronizing clock are required after a FIFO read for its almostfuil flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [256/512/1024-(Y+1)] or less words remains LOW if two cycles of its synchronizing clock have not elapsed since the read that reduced the number of words in memory to [256/512/1024-( $\mathrm{Y}+1$ )]. An almost-full flag is set HIGH by the second LOW-to-HIGH transition of its synchronizing clock after the FIFO read that reduces the number of words in memory to [256/512/1024-(Y+1)]. A LOW-to-HIGH transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time tSKEW2 or greater after the read that reduces the number of words in memory to [256/512/1024-( $\mathrm{Y}+1$ )]. Otherwise, the subsequent synchronizing clock cycle may be the first synchronization cycle (see Figures 13 and 14).

## MAILBOX REGISTERS

Each FIFO has a 36 -bit bypass register to pass command and control information between port $A$ and port $B$ without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A LOW-to-HIGH transition on CLKA writes A0-A35 data to the mail1 register when a port-A write is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and with MBA HIGH. A LOW-to-HIGH transition on CLKB writes BO-B35 data to the mail2 register when a port-B write is selected by $\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}$, and ENB and with MBB HIGH. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) LOW. Attempted writes to a mail register are ignored while the mail flag is LOW.

When data outputs of a port are active, the data on the bus comes from the FIFO output register when the port mailbox select input is LOW and from the mail register when the portmailbox select input is HIGH. The mail1 register flag (MBF1) is set HIGH by a LOW-to-HIGH transition on CLKB when a port-B read is selected by $\overline{C S B}, \bar{W} / R B$, and ENB and with MBB HIGH. The mail2 register flag (MBF2) is set HIGH by a LOW-to-HIGH transition on CLKA when a port-A read is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and with MBA HIGH. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


## NOTE:

1. FIFO2 is reset in the same manner to load X 2 and Y 2 with a preset value.


## NOTES:

1. tSKEW 1 is the minimum time between the rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{RB}}$ to transition HIGH in the next cycle. If the time between the rising edge of CLKA and rising edge of CLKB is less than tSKEW1, then JRB may transition HIGH one cycle later than shown.
2. $\overline{C S A}=L O W, W / \bar{R} A=H I G H, M B A=L O W$. It is not necessary to program offset register on consecutive clock cycles.

Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values after Reset.


NOTE:

1. Written to FIFO1.

Figure 3. Port-A Write Cycle Timing for FIFO1


NOTE:

1. Written to FIFO2.

Figure 4. Port-B Write Cycle Timing for FIFO2.


NOTE:

1. Read From FIFO1.

Figure 5. Port-B Read Cycle Timing for FIFO1.


NOTE:

1. Read From FIFO2.

Figure 6. Port-A Read Cycle Timing for FIFO2.


## NOTE:

1. tskewi is the minimum time between a rising CLKA edge and a rising CLKB edge for ORB to transition HIGH and to clock the next word to the FIFO1 output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than tskEw, then the transition of ORB HIGH and load of the first word to the output register may occur one CLKB cycle later than shown.

Figure 7. ORB Flag Timing and First Data Word Fallthrough when FIFO1 is Empty.


## NOTE:

1. tskewi is the minimum time between a rising CLKB edge and a rising CLKA edge for ORA to transition HIGH and to clock the next word to the FIFO2 output register in three CLKA cycles. If the time between the rising CLKB edge and rising CLKA edge is less than tskewt, then the transition of ORA HIGH and load of the first word to the output register may occur one CLKA cycle later than shown.

Figure 8. ORA Flag Timing and First Data Word Fallthrough when FIFO2 is Empty.


## NOTE:

1. tSKEW 1 is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskEw, then IRA may transition HIGH one CLKA cycle later than shown.

Figure 9. IRA Flag Timing and First Available Write when FIFO1 is Full.


NOTE:

1. tSKEW1 is the minimum time between a rising CLKA edge and a rising CLKB edge for IRB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW1, then IRB may transition HIGH one CLKB cycle later than shown.

Figure 10. IRB Flag Timing and First Available Write when FIFO2 is Full.


1. ISKEW2 is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\bar{A} E B}$ to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsKEW2, then $\overline{\mathrm{AEB}}$ may transition HIGH one CLKB cycle later than shown.
2. FIFO1 Write ( $\overline{C S A}=$ LOW $, W / \bar{R} A=L O W, M B A=L O W), ~ F I F O 1$ read $(\overline{C S B}=L O W, W / \bar{R} B=H I G H, M B B=L O W)$. Data in the FIFO1 output register has been read from the FIFO.

Figure 11. Timing for $\overline{\mathrm{AEB}}$ when FIFO2 is Almost Empty.


NOTES:

1. tSKEW2 is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A E A}$ to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tSKEW2, then $\overline{A E A}$ may transition HIGH one CLKA cycle later than shown.
2. FIFO2 Write ( $\overline{\mathrm{CSB}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{RB}}=\mathrm{LOW}, \mathrm{MBB}=\mathrm{LOW})$, FIFO2 read ( $\overline{\mathrm{CSA}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{R} A}=\mathrm{LOW}, \mathrm{MBA}=\mathrm{LOW})$. Data in the FIFO2 output register has been read from the FIFO.

Figure 12. Timing for $\overline{A E A}$ when FIFO2 is Almost Empty.


NOTES:

1. tSKEW 2 is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{AFA}}$ to transition HIGH in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW2, then $\overline{A F A}$ may transition HIGH one CLKB cycle later than shown.
2. FIFO1 Write ( $\overline{\mathrm{CSA}}=\mathrm{LOW}, \mathrm{W} / \overrightarrow{\mathrm{R} A}=\mathrm{HIGH}, \mathrm{MBA}=\mathrm{LOW}$ ), FIFO1 read $(\overline{\mathrm{CSB}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{R} B}=\mathrm{HIGH}, \mathrm{MBB}=\mathrm{LOW})$. Data in the FIFO1 output register has been read from the FIFO.
3. $D=$ Maximum FIFO Depth $=256$ for the 723622,512 for the 723632,1024 for the 723642.

Figure 13. Timing for $\overline{\mathrm{AFA}}$ when FIFO1 is Almost Full.


## NOTES:

1. tskewz is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A F B}$ to transition HIGH in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskEW2, then $\overline{A F B}$ may transition HIGH one CLKA cycle later than shown.
2. FIFO2 write ( $\overline{C S B}=L O W, W / \bar{R} B=L O W, M B B=L O W), F I F O 2$ read $(\overline{C S A}=L O W, W / \bar{R} A=L O W, M B A=L O W)$. Data in the FIFO2 output register has been read from the FIFO.
3. $\mathrm{D}=$ Maximum FIFO Depth $=256$ for the 723622,512 for the 723632,1024 for the 723642.

Figure 14. Timing for $\overline{\mathrm{AFB}}$ when FIFO2 is Almost Full.


Figure 15. Timing for Mail1 Register and $\overline{M B F 1}$ Flag.


Figure 16. Timing for Mail2 Register and MBF2 Flag.

## TYPICAL CHARACTERISTICS

## SUPPLY CURRENT

CLOCK FREQUENCY


## CALCULATING POWER DISSIPATION

Figure 17.

The ICC(f) current for the graph in Figure 17 was taken while simultaneously reading and writing a FIFO on the IDT723622/IDT723632/IDT723642 with CLKA and CLKB set to fs. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero capacitance load. Once the capacitance load per data-output channel and the number of IDT723622/IDT723632/ IDT62342 inputs driven by TTL HIGH levels are known, the power dissipation can be calculated with the equation below.

With Icc(t) taken from Flgure 17, the maximum power dissipation (PT) of the IDT723622/IDT723632/IDT723642 may be calculated by:

$$
\mathrm{PT}=\operatorname{VCC} \times[\operatorname{ICC}(f)+(\mathrm{N} \times \Delta \mathrm{ICC} \times \mathrm{dc})]+\Sigma\left(C L \times \mathrm{VCC}^{2} \times f \mathrm{O}\right)
$$

where:
$\mathrm{N}=\quad$ number of inputs driven by TTL levels
$\Delta I C C=\quad$ increase in power supply current for each input at a TTL HIGH level
dc $=$ duty cycle of inputs at a TTL HIGH level of 3.4 V
$\mathrm{CL}=$ output capacitance load
$\mathrm{fO}=$ switching frequency of an output
When no read or writes are occurring on the IDT723632, the power dissipated by a single clock (CLKA or CLKB) input running at frequency $f S$ is calculated by:

$$
\text { PT }=\mathrm{Vcc} \times \text { fs } \times 0.184 \mathrm{~mA} / \mathrm{MHz}
$$

## PARAMETER MEASUREMENT INFORMATION



NOTE:
1.. Includes probe and jig capacitance.

Figure 18. Load Circuit and Voltage Waveforms.

## ORDERING INFORMATION



CMOS PARALLEL FIFO
IDT72401
$64 \times 4$-BIT AND $64 \times 5$-BIT
IDT72402
IDT72403
IDT72404

## FEATURES:

- First-In/First-Out Dual-Port memory
- $64 \times 4$ organization (IDT72401/03)
- $64 \times 5$ organization (IDT72402/04)
- IDT72401/02 pin and functionally compatible with MMI67401/02
- RAM-based FIFO with low fall-through time
- Low-power consumption
- Active: 175 mW (typ.)
- Maximum shift rate -45 MHz
- High data output drive capability
- Asynchronous and simultaneous read and write
- Fully expandable by bit width
- Fully expandable by word depth
- IDT72403/04 have Output Enable pin to enable output data
- High-speed data communications applications
- High-performance CMOS technology
- Available in CERDIP, plastic DIP and SOIC
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing \#5962-86846 and 5962-89523 is listed on this function.


## DESCRIPTION:

The IDT72401 and IDT72403 are asynchronous highperformance First-In/First-Out memories organized 64 words by 4 bits. The IDT72402 and IDT72404 are asynchronous high-performance First-In/First-Out memories organized as 64 words by 5 bits. The IDT72403 and IDT72404 also have an

Output Enable (OE) pin. The FIFOs accept 4-bit or 5-bit data at the data input (Do-D3, 4). The stored data stack up on a first-in/first-out basis.

A Shift Out (SO) signal causes the data at the next to last word to be shifted to the output while all other data shifts down one location in the stack. The Input Ready (IR) signal acts like a flag to indicate when the input is ready for new data (IR = HIGH) or to signal when the FIFO is full (IR = LOW). The Input Ready signal can also be used to cascade multiple devices together. The Output Ready (OR) signal is a flag to indicate that the output remains valid data ( $\mathrm{OR}=\mathrm{HIGH}$ ) or to indicate that the FIFO is empty ( $\mathrm{OR}=\mathrm{LOW}$ ). The Output Ready can also be used to cascade multiple devices together.

Width expansion is accomplished by logically ANDing the Input Ready (IR) and Output Ready (OR) signals to form composite signals.

Depth expansion is accomplished by tying the data inputs of one device to the data outputs of the previous device. The Input Ready pin of the receiving device is connected to the Shift Out pin of the sending device and the Output Ready pin of the sending device is connected to the Shift In pin of the receiving device.

Reading and writing operations are completely asynchronous allowing the FIFO to be used as a buffer between two digital machines of widely varying operating frequencies. The 45 MHz speed makes these FIFOs ideal for high-speed communication and controller applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



2747 drw 01

[^3]
## PIN CONFIGURATIONS



NOTES:

1. Pin 1: NC - No Connection IDT72401, OE - IDT72403
2. Pin 1: NC - No Connection IDT72402, QE - IDT72404

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating Temp. | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temp. | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM

RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Mil. Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| Vcc | Com'l. Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.0 | - | - | V |
| $\mathrm{VIL}^{(1)}$ | Input High Voltage | - | - | 0.8 | V |

NOTE:
2747 tbl 02

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

CAPACITANCE ( $\mathrm{T} A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 5 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 7 | pF |
| NOTE: |  |  |  |  |

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: VCC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: VCC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILL | Low-Level Input Current | $\mathrm{Vcc}=$ Max., GND $\leq \mathrm{VI}^{5} \leq \mathrm{Vcc}$ |  | -10 | - | $\mu \mathrm{A}$ |
| liH | High-Level Input Current | $\mathrm{Vcc}=$ Max., GND $\leq \mathrm{V}_{1} \leq \mathrm{Vcc}$ |  | - | 10 | $\mu \mathrm{A}$ |
| Vol | Low-Level Output Voltage | $\mathrm{VCC}=\mathrm{Min}$, $\mathrm{lOL}=8 \mathrm{~mA}$ |  | - | 0.4 | V |
| VOH | High-Level Output Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IOH}=-4 \mathrm{~mA}$ |  | 2.4 | - | V |
| $\mathrm{los}^{(1)}$ | Output Short-Circuit Current | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{Vo}=\mathrm{GND}$ |  | -20 | -110 | mA |
| IHz | Off-State Output Current | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{Vo}=2.4 \mathrm{~V}$ |  | - | 20 | $\mu \mathrm{A}$ |
| ILZ | (IDT72403 and IDT72404) Supply Current | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{Vo}=0.4 \mathrm{~V}$ |  | -20 | - | $\mu \mathrm{A}$ |
| Icc ${ }^{(2,3)}$ |  | $\mathrm{Vcc}=$ Max., $\mathrm{f}=10 \mathrm{MHz}$ | Com'l. | - | 35 | mA |
|  |  |  | Military | - | 45 | mA |

NOTES:

1. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Guaranteed but not tested.
2. Icc measurements are made with outputs open. OE is HIGH for IDT72403/72404.

3 For frequencies greater than 10 MHZ , $\mathrm{Icc}=35 \mathrm{~mA}+(1.5 \mathrm{~mA} \times[f-10 \mathrm{MHz}])$ commercial, and $\mathrm{Icc}=45 \mathrm{~mA}+(1.5 \mathrm{~mA} \times[f-10 \mathrm{MHz}]) \mathrm{military}$.

## OPERATING CONDITIONS

(Commercial: Vcc $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameters | Flgure | Commercial <br> IDT72401L45 <br> IDT72402L45 <br> IDT72403L45 <br> IDT72404L45 |  | Military and Commercial |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | IDT72401L35IDT72402L35IDT72403L35IDT72404L35 |  | $\begin{aligned} & \hline \text { IDT72401L25 } \\ & \text { IDT72402L25 } \\ & \text { IDT72403L.25 } \\ & \text { IDT72404L25 } \\ & \hline \end{aligned}$ |  | IDT72401L15 <br> IDT72402L15 <br> IDT72403L15 <br> IDT72404L15 |  | IDT72401L10 <br> IDT72402L10 <br> IDT72403L10 <br> IDT72404L10 |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{tsin}^{(1)}$ | Shift in HIGH Time | 2 | 9 | - | 9 | - | 11 | - | 11 | - | 11 | - | ns |
| tsil | Shift in LOW TIme | 2 | 11 | - | 17 | - | 24 | - | 25 | - | 30 | - | ns |
| tios | Input Data Set-up | 2 | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tIDH | Input Data Hold Time | 2 | 13 | - | 15 | - | 20 | - | 30 | - | 40 | - | ns |
| tsor ${ }^{(1)}$ | Shift Out HIGH Time | 5 | 9 | - | 9 | - | 11 | - | 11 | - | 11 | - | ns |
| tsol | Shift Out LOW Time | 5 | 11 | - | 17 | - | 24 | - | 25 | - | 25 | - | ns |
| tMRW | Master Reset Pulse | 8 | 20 | - | 25 | - | 25 | - | 25 | - | 30 | - | ns |
| tmRS | Master Reset Pulse to SI | 8 | 10 | - | 10 | - | 10 | - | 25 | - | 35 | - | ns |
| tsir | Data Set-up to IR | 4 | 3 | - | 3 | - | 5 | - | 5 | - | 5 | - | ns |
| thir | Data Hold from IR | 4 | 13 | - | 15 | - | 20 | - | 30 | - | 30 | - | ns |
| tsor ${ }^{(4)}$ | Data Set-up to OR HIGH | 7 | 0 | - | 0 | - | 0. | - | 0 | - | 0 | - | ns |

2747 tbl 05

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameters | Flgure | Commercial <br> IDT72401L45 <br> IDT72402L45 <br> IDT72403L45 <br> IDT72404L45 |  | Military and Commercial |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\begin{aligned} & \hline \text { IDT72401L35 } \\ & \text { IDT72402L35 } \\ & \text { IDT72403L35 } \\ & \text { IDT72404L35 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline \text { IDT72401L25 } \\ & \text { IDT72402L25 } \\ & \text { IDT72403L25 } \\ & \text { IDT72404L25 } \\ & \hline \end{aligned}$ |  | IDT72401L15 <br> IDT72402L15 <br> IDT72403L15 <br> IDT72404L15 |  | IDT72401L10 <br> IDT72402L10 <br> IDT72403L10 <br> IDT72404L10 |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tin | Shift In Rate | 2 | - | 45 | - | 35 | - | 25 | - | 15 | - | 10 | MHz |
| tirL ${ }^{(1)}$ | Shift In to Input Ready LOW | 2 | - | 18 | - | 18 | - | 21 | - | 35 | - | 40 | ns |
| trin $^{(1)}$ | Shift In to Input Ready HIGH | 2 | - | 18 | - | 20 | - | 28 | - | 40 | - | 45 | ns |
| tout | Shift Out Rate | 5 | - | 45 | - | 35 | - | 25 | - | 15 | - | 10 | MHz |
| tort ${ }^{(1)}$ | Shift Out to Output Ready LOW | 5 | - | 18 | - | 18 | - | 19 | - | 35 | - | 40 | ns |
| tori ${ }^{(1)}$ | Shift Out to Output Ready HIGH | 5 | - | 19 | - | 20 | - | 34 | - | 40 | - | 55 | ns |
| tody | Output Data Hold (Previous Word) | 5 | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tods | Output Data Shift (Next Word) | 5 | - | 19 | - | 20 | - | 34 | - | 40 | - | 55 | ns |
| tPT | Data Throughput or "Fall-Through" | 4,7 | - | 30 | - | 34 | - | 40 | - | 65 | - | 65 | ns |
| tmaorl | Master Reset to OR LOW | 8 | - | 25 | - | 28 | - | 35 | - | 35 | - | 40 | ns |
| tMRIRH | Master Reset to IR HIGH | 8 | - | 25 | - | 28 | - | 35 | - | 35 | - | 40 | ns |
| tMRQ | Master Reset to Data Output LOW | 8 | - | 20 | - | 20 | - | 25 | - | 35 | - | 40 | ns |
| tooE ${ }^{(3)}$ | Output Valid from OE LOW | 9 | - | 12 | - | 15 | - | 20 | - | 30 | - | 35 | ns |
| thzoE ${ }^{(3,4)}$ | Output High-Z from OE HIGH | 9 | - | 12 | - | 12 | - | 15 | - | 25 | - | 30 | ns |
| $\mathrm{tipH}^{(2,4)}$ | Input Ready Pulse HIGH | 4 | 9 | - | 9 | - | 11 | - | 11 | - | 11 | - | ns |
| topH ${ }^{(2,4)}$ | Ouput Ready Pulse HIGH | 7 | 9 | - | 9 | - | 11 | - | 11 | - | 11 | - | ns |

NOTES:

1. Since the FIFO is a very high-speed device, care must be excercised in the design of the hardware and timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of $0.1 \mu \mathrm{~F}$ directly between Vcc and GND with very short lead length is recommended.
2. This parameter applies to FIFOs communicating with each other in a cascaded mode. IDT FIFOs are guaranteed to cascade with other IDT FIFOs of like speed grades.
3. IDT72403 and IDT72404 only.
4. Guaranteed by design but not currently tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |  |  |
| :--- | :---: | :---: | :---: |
| Input Rise/Fall Times | 3ns |  |  |
| Input Timing Reference Levels | 1.5 V |  |  |
| Output Reference Levels | 1.5 V |  |  |
| Output Load | See Figure 1 |  |  |
| 2747 tbl 07 |  |  |  |

ALL INPUT PULSES:



Figure 1. AC Test Load
*Including scope and jig

## SIGNAL DESCRIPTIONS

## INPUTS:

## DATA INPUT (Do-3, 4)

Data input lines. The IDT72401 and IDT72403 have a 4-bit data input. The IDT72402 and IDT72404 have a 5 -bit data input.

## CONTROLS:

## SHIFT IN (SI)

Shift In controls the input of the data into the FIFO. When
Sl is HIGH , data can be written to the FIFO via the Do-3, 4 lines.

## SHIFT OUT (SO)

Shift Out controls the output of data of the FIFO. When SO is HIGH, data can be read from the FIFO via the Data Output (Q0-3, 4) lines.

## MASTER RESET (MR)

Master Reset clears the FIFO of any data stored within. Upon power up, the FIFO should be cleared with a Master Reset. Master Reset is active LOW.

## INPUT READY (IR)

When Input Ready is HIGH, the FIFO is ready for new input data to be written to it. When IR is LOW the FIFO is unavailable for new input data. Input Ready is also used to cascade many FIFOs together, as shown in Figures 10 and 11 in the Applications section.

## OUTPUT READY (OR)

When Output Ready is HIGH, the output (Q0-3, 4) contains valid data. When OR is LOW, the FIFO is unavailable for new output data. Output Ready is also used to cascade many FIFOs together, as shown in Figures 10 and 11.

## OUTPUT ENABLE (OE) (IDT72403 AND IDT72404 ONLY)

Output enable is used to read FIFO data onto a bus. Output Enable is active LOW.

## OUTPUTS:

DATA OUTPUT (Qo-3, 4)
Data Output lines. The IDT72401 and IDT72403 have a 4bit data output. The IDT72402 and IDT72404 have a 5-bit data output.

## FUNCTIONAL DESCRIPTION

These $64 \times 4$ and $64 \times 5$ FIFOs are designed using a dual port RAM architecture as opposed to the traditional shift register approach. This FIFO architecture has a write pointer, a read pointer and control logic, which allow simultaneous read and write operations. The write pointer is incremented by the falling edge of the Shift $\ln (\mathrm{SI})$ control; the read pointer is incremented by the falling edge of the Shift Out (SO). The Input Ready (IR) signals when the FIFO has an available memory location; Output Ready (OR) signals when there is valid data on the output. Output Enable (OE) provides the capability of three-stating the FIFO outputs.

## FIFO Reset

The FIFO must be reset upon power up using the Master Reset (MB) signal. This causes the FIFO to enter an empty state, signified by Output Ready (OR) being LOW and Input Ready (IR) being HIGH. In this state, the data outputs (Qo-3, 4) will be LOW.

## Data Input

Data is shifted in on the LOW-to-HIGH transition of Shift In (SI). This loads input data into the first word location of the FIFO and causes Input Ready to go LOW. On the HIGH-toLOW transition of Shift In, the write pointer is moved to the next word position and Input Ready (IR) goes HIGH, indicating the readiness to accept new data. If the FIFO is full, Input Ready will remain LOW until a word of data is shifted out.

## Data Output

Data is shifted out on the HIGH-to-LOW transition of Shift Out (SO). This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and Output Ready (OR) will go HIGH. If data is not present, Output Ready will stay LOW indicating the FIFO is empty. The last valid word read from the FIFO will remain at the FIFOs output when it is empty. When the FIFO is not empty, Output Ready (OR) goes LOW on the LOW-to-HIGH transition of Shift Out. Previous data remains on the output until the HIGH-to-LOW transition of Shift Out (SO).

## Fall-Through Mode

The FIFO operates in a fall-through mode when data gets shifted into an empty FIFO. After a fall-through delay the data propagates to the output. When the data reaches the output, the Output Ready (OR) goes HIGH. Fall-through mode also occurs when the FIFO is completely full. When data is shifted out of the full FIFO, a location is available for new data. After a fall-through delay, the Input Ready goes HIGH. If Shift In is HIGH, the new data can be written to the FIFO.

Since these FIFOs are based on an internal dual-port RAM architecture with separate read and write pointers, the fallthrough time (tPT) is one cycle long. A word may be written into the FIFO on a clock cycle and can be accessed on the next clock cycle.

## TIMING DIAGRAMS



Figure 2. Input Timing


## NOTES:

1. Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
2. Input Data is loaded into the first word.
3. Input Ready goes LOW indicating the first word is full.
4. The write pointer is incremented.
5. The FIFO is ready for the next word.
6. If the FIFO is full then the Input Ready remains LOW.
7. Shift In pulses applied while Input Ready is LOW will be ignored (see Figure 4).

Figure 3. The Mechanism of Shifting Data Into the FIFO

## TIMING DIAGRAMS (Continued)



## NOTES:

1. FIFO is initially full.
2. Shift Out pulse is applied.
3. Shift $\ln$ is held HIGH.
4. As soon as Input Ready becomes HIGH the Input Data is loaded into the FIFO.
5. The write pointer is incremented. Shift In should not go LOW until (tPT + tIPH)

Figure 4. Data is Shifted In Whenever Shift In and Input Ready are Both HIGH


## NOTES:

1. This data is loaded consecutively $A, B, C$.
2. Data is shiffed out when Shift Out makes a HIGH to LOW transition.

Figure 5. Output TIming


## NOTES:

1. Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
2. Shift Out goes HIGH causing the next step.
3. Output Ready goes LOW.
4. The read pointer is incremented.
5. Output Ready goes HIGH indicating that new data ( $B$ ) is now available at the FIFO outputs.
6. If the FIFO has only one word loaded (A DATA) then Output Ready stays LOW and the A DATA remains unchanged at the outputs.
7. Shift Out pulses applied when Output Ready is LOW will be ignored.

Figure 6. The Mechanism of Shifting Data Out of the FIFO

## TIMING DIAGRAMS (Continued)



NOTE:

1. FIFO initially empty.

Figure 7. tpt and toph Specification


NOTE:

1. Worst case, FIFO initially full..

Figure 8. Master Reset Timing


NOTE:

1. High-Z transitions are referenced to the steady-state $\mathrm{VOH}-500 \mathrm{mV}$ and $\mathrm{VOL}+500 \mathrm{mV}$ levels on the output. thzoE is tested with 5 pF load capacitance instead of 30pF as shown in Figure 1.

Figure 9. Output Enable Timing, IDT72403 and IDT72404 Only

## APPLICATIONS



## NOTE:

1. FIFOs can be easily cascaded to any desired path. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.

Figure 10. $128 \times 4$ Depth Expansion


NOTES:

1. When the memory is empty, the last word will remain on the outputs until the Master Reset is strobed or a new data word falls through to the output. However, OR will remain LOW, indicating data at the output is not valid.
2. When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and stays LOW until the new data has appeared on the outputs. Anytime OR is HIGH, there is valid stable data on the outputs.
3. If SO is held HIGH while the memory is empty and a word is written into the input, that word will appear at the output after a fall-through time. OR will go HIGH for one internal cycle (at least torL) and then go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW.
4. When the Master Reset is brought Low, the outputs are cleared to LOW, IR goes HIGH and OR goes LOW. If Sl is HIGH when the Master Reset goes HIGH, the data on the inputs will be written into the memory and IR will return to the LOW state until SI is brought LOW. If SI is LOW when the Master Reset is ended, IR will go HIGH, but the data in the inputs will not enter the memory until SI goes HIGH.
5. FIFOs are expandable on depth and width. However, in forming wider words, two external gates are required to generate composite Input and Output Ready flags. This is due to the variation of delays of the FIFOs.

Figure 11. $192 \times 12$ Depth and Width Expansion

## ORDERING INFORMATION

| IDT | XXXXX | X | X | X | X |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Device Type |  | Power | Speed | Package |  |  |
|  |  | Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) |  |  |  |
|  |  | Military $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) <br> Compliant to MIL-STD-883, Class B |  |  |  |
|  |  | $\left\lvert\, \begin{aligned} & \text { P } \\ & \text { D } \\ & \text { SO }\end{aligned}\right.$ |  |  | Plastic DIP ( 600 mils wide) Plastic DIP ( 600 mils wide) Small Outline IC |
|  |  | 4535251510 |  |  | $\left.\begin{array}{l}\text { Com'I. Only } \\ \text { Com'l. and Mil } \\ \text { Com'. and Mil } \\ \text { Com'l. and Mil } \\ \text { Com'l. and Mil }\end{array}\right\}$ <br> Shift Frequency (fs) <br> Speed in MHz |
|  |  |  |  |  |  |
|  |  | HL |  |  | Low Power |
|  |  |  |  |  | $72401$ | $64 \times 4 \text { FIFO }$ |
|  |  |  |  |  | -72403 | $64 \times 5$ FIFO <br> $64 \times 4$ FIFO |
|  |  |  |  |  |  | $64 \times 5$ FIFO 2747 dww 17 |

CMOS PARALLEL

Integrated Device Technology, Inc.

## DESCRIPTION:

The IDT72413 is a $64 \times 5$, high-speed First-In/First-Out (FIFO) that loads and empties data on a first-in-first-out basis. It is expandable in bit width. All speed versions are cascadable in depth.

The FIFO has a Half-Full Flag, which signals when it has 32 or more words in memory. The Almost-Full/Empty Flag is active when there are 56 or more words in memory or when there are 8 or less words in memory.

The IDT72413 is pin and functionally compatible to the MM167413. It operates at a shift rate of 45 MHz . This makes it ideal for use in high-speed data buffering applications. The IDT72413 can be used as a rate buffer, between two digital systems of varying data rates, in high-speed tape drivers, hard disk controllers, data communications controllers and graphics controllers.

The IDT72413 is fabricated using IDTs high-performance CMOS process. This process maintains the speed and high output drive capability of TTL circuits in low-power CMOS.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FAST is a trademark of National Semiconductor, Inc.

## PIN CONFIGURATION



CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=$ OV | 5 | pF |
| CouT | Output Capacitance | VoUT $=0 \mathrm{~V}$ | 7 | pF |

NOTE:
2748 tbl 02

1. This parameter is sampled and not $100 \%$ tested.
2. Characterized values, not currently listed.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| Vcc | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{VIH}^{\text {IH }}$ | Input High Voltage | 2.0 | - | - | V |
| VIL $^{(1)}$ | Input Low Voltage | - | - | 0.8 | V |

## NOTE

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2748 tb 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: VCC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: VCC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions |  |  |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIL | Low-Level Input Current | $\mathrm{Vcc}=$ Max., GND $\leq \mathrm{V}_{1} \leq \mathrm{Vcc}$ |  |  |  | -10 | - | $\mu \mathrm{A}$ |
| liH | High-Level Input Current | $\mathrm{Vcc}=$ Max., GND $\leq \mathrm{V}_{1} \leq \mathrm{Vcc}$ |  |  |  | - | 10 | $\mu \mathrm{A}$ |
| Vol | Low-Level Output Current | $V C C=$ Min. | IOL (Q0-4) | Mil. | 12 mA | - | 0.4 | V |
|  |  |  |  | Com'l. | 24 mA |  |  |  |
|  |  |  | IOL (IR, OR) ${ }^{(1)}$ |  | 8 mA |  |  |  |
|  |  |  | 10L (HF, AF/E) |  | 8 mA |  |  |  |
| VOH | High-Level Output Current | $\mathrm{VcC}=\mathrm{Min}$. | IOH (Q0-4) |  | -4mA | 2.4 | - | V |
|  |  |  | IOH (IR, OR) |  | $-4 \mathrm{~mA}$ |  |  |  |
|  |  |  | IOH (HF, AF/E) |  | -4mA |  |  |  |
| $\mathrm{los}^{(2)}$ | Output Short-Circuit Current | Vcc = Max. | $\mathrm{VO}=0 \mathrm{~V}$ |  |  | $-20$ | -110 | mA |
| IHz | Off-State Output Current | Vcc = Max. | $\mathrm{Vo}=2.4 \mathrm{~V}$ |  |  | - | 20 | $\mu \mathrm{A}$ |
| LLz |  | $\mathrm{Vcc}=$ Max. | $\mathrm{Vo}=0.4 \mathrm{~V}$ |  |  | -20 | - |  |
| $\mathrm{Icc}^{(3)}$ | Supply Current | $\text { Vcc = Max., } \mathrm{OE}=\mathrm{HIGH}$$\text { Inputs LOW, } \mathrm{f}=25 \mathrm{MHz}$ |  | Mil. |  | - | 70 | mA |
|  |  |  |  | - | 60 |  |  |  |

NOTES:
2748 tbl 04

1. Care should be taken to minimize as much as possible the DC and capactive load on IR and OR when operating at frequencies above 25 mHz .
2. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second. Guaranteed by design, but not currently tested.
3. For frequencies greater than $25 \mathrm{MHz}, \mathrm{Icc}=60 \mathrm{~mA}+(1.5 \mathrm{~mA} \times[f-25 \mathrm{MHz}])$ commercial and $\mathrm{IcC}=70 \mathrm{~mA}+(1.5 \mathrm{~mA} \times[f-25 \mathrm{MHz}]) \mathrm{military}$.

## OPERATING CONDITIONS

(Commercial: $V C C=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameters | Figure | Military |  | Military \& Commercial |  | Commercial |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IDT72413L45 |  | IDT72413L35 |  | IDT72413L25 |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tSiH ${ }^{(1)}$ | Shift in HIGH Time | 2 | 9 | - | 9 | - | 16 | - | ns |
| tsil ${ }^{(1)}$ | Shift in LOW TIme | 2 | 11 | - | 17 | - | 20 | - | ns |
| tIDS | Input Data Set-up | 2 | 0 | - | 0 | - | 0 | - | ns |
| HIDH | Input Data Hold Time | 2 | 13 | - | 15 | - | 25 | - | ns |
| tSOH ${ }^{(1)}$ | Shift Out HIGH Time | 5 | 9 | - | 9 | - | 16 | - | ns |
| tSOL | Shift Out LOW Time | 5 | 11 | - | 17 | - | 20 | - | ns |
| tMRW | Master Reset Pulse | 8 | 20 | - | 30 | - | 35 | - | ns |
| tMRS | Master Reset Pulse to SI | 8 | 20 | - | 35 | - | 35 | - | ns |

NOTE:
2748 tbl 05

1. Since the FIFO is a very high-speed device, care must be excercised in the design of the hardware and timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of $0.1 \mu \mathrm{~F}$ directly between VCC and GND with very short lead length is recommended.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameters | Figure | $\begin{gathered} \text { Military } \\ \hline \text { IDT72413L45 } \end{gathered}$ |  | Military \& Commercial |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | IDT72413L35 |  | IDT72413L25 |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fin | Shift In Rate | 2 | - | 45 | - | 35 | - | 25 | MHz |
| tIRL ${ }^{(1)}$ | Shift In $\uparrow$ to Input Ready LOW | 2 | 二 | 18 | - | 18 | - | 28 | ns |
| tiRH ${ }^{(1)}$ | Shift In $\downarrow$ to Input Ready HIGH | 2 | - | 18 | - | 20 | - | 25 | ns |
| fout | Shift Out Rate | 5 | - | 45 | - | 35 | - | 25 | MHz |
| torl ${ }^{(1)}$ | Shift Out $\downarrow$ to Output Ready LOW | 5 | - | 18 | - | 18 | - | 28 | ns |
| tory ${ }^{(1)}$ | Shift Out $\downarrow$ to Output Ready HIGH | 5 | - | 19 | - | 20 | - | 25 | ns |
| toDr ${ }^{(1)}$ | Output Data Hold Previous Word | 5 | 5 | - | 5 | - | 5 | - | ns |
| tods | Output Data Shift Next Word | 5 | - | 19 | - | 20 | - | 20 | ns |
| tPT | Data Throughput or "Fall-Through" | 4, 7 | - | 25 | - | 28 | - | 40 | ns |
| tMRORL | Master Reset $\downarrow$ to Output Ready LOW | 8 | - | 25 | - | 28 | - | 30 | ns |
| tMRIRH ${ }^{(3)}$ | Master Reset $\uparrow$ to Input Ready HIGH | 8 | - | 25 | - | 28 | - | 30 | ns |
| tMRIRL ${ }^{(2)}$ | Master Reset $\downarrow$ to Input Ready LOW | 8 | - | 25 | - | 28 | - | 30 | ns |
| tMRQ | Master Reset $\downarrow$ to Outputs LOW | 8 | - | 20 | - | 25 | - | 35 | ns |
| tMRHF | Master Reset $\downarrow$ to Half-Full Flag | 8 | - | 25 | - | 28 | - | 40 | ns |
| tmRafe | Master Reset $\downarrow$ to AF/E Flag | 8 | - | 25 | - | 28 | - | 40 | ns |
| $\mathrm{tIPH}^{(3)}$ | Input Ready Pulse HIGH | 4 | 5 | - | 5 | - | 5 | - | ns |
| topH ${ }^{(3)}$ | Ouput Ready Pulse HIGH | 7 | 5 | - | 5 | - | 5 | - | ns |
| tori ${ }^{(3)}$ | Output Ready $\uparrow$ HIGH to Valid Data | 5 | - | 5 | - | 5 | - | 7 | ns |
| taEH | Shift Out $\uparrow$ to AF/E HIGH | 9 | - | 28 | - | 28 | - | 40 | ns |
| taEL | Shift $\ln \uparrow$ to AF/E | 9 | - | 28 | - | 28 | - | 40 | ns |
| tafl | Shift Out $\uparrow$ to AF/E LOW | 10 | - | 28 | - | 28 | - | 40 | ns |
| taft | Shift $\ln \uparrow$ to AF/E HIGH | 10 | - | 28 | - | 28 | - | 40 | ns |
| tHFH | Shift In $\uparrow$ to HF HIGH | 11 | - | 28 | - | 28 | - | 40 | ns |
| thFL | Shif Out $\uparrow$ to HF LOW | 11 | - | 28 | - | 28 | - | 40 | ns |
| tPHZ ${ }^{(3)}$ | Output Disable Delay | 12 | - | 12 | - | 12 | - | 15 | ns |
| tPLZ ${ }^{(3)}$ |  | 12 | - | 12 | - | 12 | - | 15 |  |
| tPLZ ${ }^{(3)}$ | Output Enable Delay | 12 | - | 15 | - | 15 | - | 20 | ns |
| $\mathrm{t}_{\mathbf{P} H Z^{(3)}}$ |  | 12 | - | 15 | - | 15 | - | 20 |  |

NOTES:

1. Since the FIFO is a very high-speed device, care must be taken in the design of the hardware and the timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of $0.1 \mu \mathrm{~F}$ directly between VCC and GND with very short lead length is recommended.
2. If the FIFO is full, (IR = HIGH), MR $\downarrow$ forces IR to go LOW, and MR $\uparrow$ causes IR to go HIGH.
3. Guaranteed by design but not currently tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |
| 2748 tol 07 |  |

The IDT72413, $65 \times 5$ FIFO is designed using a dual-port RAM architecture as opposed to the traditional shift register approach. This FIFO architecture has a write pointer, a read pointer and control logic, which allow simultaneous read and write operations. The write pointer is incremented by the falling edge of the Shift $\ln (\mathrm{SI})$ control; the read pointer is incremented by the falling edge of the Shift Out (SO). The Input Ready (IR) signals when the FIFO has an available memory location; Output Ready (OR) signals when there is valid data on the output. Output Enable (OE) provides the capability of three-stating the FIFO outputs.

## FIFO RESET

The FIFO must be reset upon power up using the Master Reset (MR) signal. This causes the FIFO to enter an empty state signified by Output Ready (OR) being LOW and Input Ready (IR) being HIGH. In this state, the data outputs (Q0-4) will be LOW.

## DATA INPUT

Data is shifted in on the LOW-to-HIGH transition of Shift In (SI). This loads input data into the first word location of the FIFO and causes the Input Ready to go LOW. On the HIGH-to-LOW transition of Shift In, the write pointer is moved to the next word position and Input Ready (IR) goes HIGH indicating the readiness to accept new data. If the FIFO is full, Input Ready will remain LOW until a word of data is shifted out.


RESISTOR VALUES FOR
STANDARD TEST LOAD

| IOL | R1 | R2 |
| :---: | :---: | :---: |
| 24 mA | $200 \Omega$ | $300 \Omega$ |
| 12 mA | $390 \Omega$ | $760 \Omega$ |
| 8 mA | $600 \Omega$ | $1200 \Omega$ |

Figure 1. Output Load

## DATA OUTPUT

Data is shifted out on the HIGH-to-LOW transition of Shift Out (SO). This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and Output Ready (OR) will go HIGH. If data is not present, Output Ready will stay LOW indicating the FIFO is empty. The last valid word read from the FIFO will remain at the FIFOs output when it is empty. When the FIFO is not empty Output Ready (OR) goes LOW on the LOW-to-HIGH transition of Shift Out.

## FALL-THROUGH MODE

The FIFO operates in a Fall-Through Mode when data gets shifted into an empty FIFO. After the fall-through delay the data propagates to the output. When the data reaches the output, the Output Ready (OR) goes HIGH.

A Fall-Through Mode also occurs when the FIFO is completely full. When data is shifted out of the full FIFO a location is available for new data. After a fall-through delay, the Input Ready goes HIGH. If Shift In is HIGH, the new data can be written to the FIFO. The fall-through delay of a RAMbased FIFO (one clock cycle) is far less than the delay of a Shift register-based FIFO.

2748 tbl 08

## SIGNAL DESCRIPTIONS:

## INPUTS:

## DATA INPUT (D0-4)

Data input lines. The IDT72413 has a 5-bit data input.

## CONTROLS:

## SHIFT IN (SI)

Shift In controls the input of the data into the FIFO. When SI is HIGH , data can be written to the FIFO via the DO-4 lines. The data has to meet set-up and hold time requirements with respect to the rising edge of SI.

## SHIFT OUT (SO)

Shift Out controls the outputs data from the FIFO.

## MASTER RESET (MR)

Master Reset clears the FIFO of any data stored within. Upon power up, the FIFO should be cleared with a Master Reset. Master Reset is active LOW.

## HALF-FULL FLAG (HF)

Half-FullFlag signals when the FIFO has 32 or more words in it.

## INPUT READY(IR)

When input Ready is HIGH, the FIFO is ready for new input data to be written to it. When IR is LOW, the FIFO is unavailable for new input data, Input Ready is also used to cascade many FIFOs together, as shown in Figure 13 in the Applications section.

## OUTPUT READY (OR)

When Output Ready is HIGH, the output (Qo-4) contains valid data. When OR is LOW, the FIFO is unavailable for new output data. Output Ready is also used to cascade many FIFOs together, as shown in Figure 13 in the Applications section.

## OUTPUT ENABLE (OE)

Output Enable is used to enable the FIFO outputs onto a bus. Output Enable is active LOW.

## ALMOST-FULL/EMPTY FLAG (AFE)

Almost-Full/Empty Flag signals when the FIFO is $7 / 8$ full ( 56 or more words) or $1 / 8$ from empty ( 8 or less words).

## OUTPUTS:

## DATA OUTPUT (Qo-4)

Data output lines, three-state. The IDT72413 has a 5-bit output.

## TIMING DIAGRAMS

Figure 2. Input Timing


Figure 3. The Machanism of Shifting Data Into the FIFO
NOTES:

1. Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
2. Input Data is loaded into the FIFO.
3. Input Ready goes LOW indicating the FIFO is unavailable for new data.
4. The write pointer is incremented.
5. The FIFO is ready for the next word.
6. If the FIFO is full, then the Input Ready remains LOW.
7. Shift In pulses applied while Input Ready is LOW will be ignored (see Figure 4).

## TIMING DIAGRAMS (Continued)



## NOTES:

1. FIFO is initially full.
2. Shift Out pulse is applied.
3. Shift In is held HIGH.
4. As soon as Input Ready becomes HIGH the Input Data is loaded into the FIFO.
5. The write pointer is incremented. Shift In should not go LOW until (tPT + tiPh).

Figure 4. Data is Shifted In Whenever Shift In and Input Ready are Both HIGH


NOTES:

1. This data is loaded consecutively $A, B, C$.
2. Output data changes on the falling edge of $S O$ after a valid Shift Out sequence, i.e., OR and SO are both high together.

Figure 5. Output TIming


NOTES:

1. Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
2. Shift Out goes HIGH causing the next step.
3. Output Ready goes LOW.
4. Read pointer is incremented.
5. Output Ready goes HIGH indicating that new data (B) will be available at the FIFO outputs after torD ns.
6. If the FIFO has only one word loaded (A DATA), Output Ready stays LOW and the A-DATA remains unchanged at the outputs.
7. Shift Out pulses applied when Output Ready is LOW will be ignored.

Figure 6. The Mechanism of Shifting Data Out of the FIFO

## TIMING DIAGRAMS (Continued)



NOTE:

1. FIFO initailly empty.

Figure 7. tpt and toph Specification


NOTE:

1. FIFO is partially full..

Figure 8. Master Reset Timing

## TIMING DIAGRAMS (Continued)



NOTE:

Figure 9. taeh and tael Specifications


NOTE:

1. FIFO contains 55 words (one short of Almost-Full).

Figure 10. tafh and tafl Specifications


Figure 11. thfL and thfi Specifications


NOTES:
2748 drw 14

1. Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.
2. Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.

Figure 12. Enable and Disable

## APPLICATIONS



NOTE:

1. FIFOs are expandable in width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This requirement is due to the different fall-through times of the FIFOs.

Figure 13. $\mathbf{6 4 \times 1 5}$ FIFO with IDT72413


NOTE:

1. Cascading the FIFOs in word width is done by ANDing the IR and OR as shown in Figure 13.

Figure 14. Application for IDT72413 for Two Asynchronous Systems


NOTE:

1. FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.

Figure 15. $128 \times 5$ Depth Expansion

## ORDERING INFORMATION



| Integrated Device Technology, Inc. | CMOS ASYNCHRONOUS FIFO $256 \times 9,512 \times 9,1 K \times 9$ | $\begin{aligned} & \text { IDT7200L } \\ & \text { IDT7201LA } \\ & \text { IDT7202LA } \end{aligned}$ |
| :---: | :---: | :---: |

## FEATURES:

- First-In/First-Out dual-port memory
- $256 \times 9$ organization (IDT7200)
- $512 \times 9$ organization (IDT7201)
- $1 \mathrm{~K} \times 9$ organization (IDT7202)
- Low power consumption
- Active: 770 mW (max.)
—Power-down: 2.75mW (max.)
- Ultra high speed-12ns access time
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Pin and functionally compatible with 720X family
- Status Flags: Empty, Half-Full, Full
- Auto-retransmit capability
- High-performance CEMOSTM technology
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing \#5962-87531, 5962-89666, 5962-89863 and 5962-89536 are listed on this function.


## DESCRIPTION:

The IDT7200/7201/7202 are dual-port memories that load and empty data on a first-in/first-out basis. The devices use

Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write $(\bar{W})$ and Read $(\overline{\mathrm{R}})$ pins.

The devices utilizes a 9 -bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a Retransmit ( $\overline{\mathrm{RT}}$ ) capability that allows for reset of the read pointer to its initial position when $\overline{\mathrm{RT}}$ is pulsed low to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

The IDT7200/7201/7202 are fabricated using IDT's highspeed CMOS technology. They are designed for those applications requiring asynchronous and simultaneous read/ writes in multiprocessing and rate buffer applications. Military grade product is manufactured in compliance with the latest revision of MLL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



2679 drw 01

## PIN CONFIGURATIONS



NOTE:

1. CERPACK (E28-2) and 600-mil-wide DIP (P28-1 and D28-1) not available for 7200.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2679 tbl 01

1. Stresses greaterthan those listedunderABSOLUTEMAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.


LCC/PLCC
TOP VIEW
NOTE:

1. LCC (L32-1) not available for 7200 .

## RECOMMENDED DC OPERATING

 CONDITIONS| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vccm | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| Vccc | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{VIH}^{(1)}$ | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{VIH}^{(1)}$ | Input High Voltage <br> Mlitary | 2.2 | - | - | V |
| $\mathrm{VIL}^{(2)}$ | Input Low Voltage <br> Commercial and <br> Military | - | - | 0.8 | V |

NOTE:
2679 tbl 03

1. $\mathrm{V}_{\mathrm{IH}}=2.6 \mathrm{~V}$ for $\overline{\mathrm{XI}}$ input (commercial).
$\mathrm{V}_{\mathrm{IH}}=2.8 \mathrm{~V}$ for $\overline{\mathrm{XI}}$ input (military).
2. 1.5 V undershoots are allowed for 10 ns once per cycle.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Condition | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | ViN $=0 \mathrm{~V}$ | 8 | pF |
| CoUT | Output Capacitance | VOIJT $=0 \mathrm{~V}$ | 8 | pF |

## NOTE:

2679 tы 02

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT7200L <br> IDT7201LA <br> IDT7202LA <br> Commercial $t_{A}=12,15,20 \mathrm{~ns}$ |  |  | IDT7200L IDT7201LA IDT7202LA Military $t_{A}=20 \mathrm{~ns}$ |  |  | IDT7200L IDT7201LA IDT7202LA Commercial$t_{\mathrm{A}}=25,35 \mathrm{~ns}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{ILI}^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | -1 | - | 1 | $\mu \mathrm{A}$ |
| ILO ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage $\mathrm{loH}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - | V |
| VoL | Output Logic "0" Voltage loL $=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | - | - | 0.4 | $\checkmark$ |
| lcca ${ }^{(3)}$ | Active Power Supply Current | - | - | $125^{(4)}$ | - | - | $140^{(4)}$ | - | - | $125^{(4)}$ | mA |
| $\mathrm{ICC2}{ }^{(3)}$ | Standby Current ( $\mathrm{R}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{F}} / \overline{\mathrm{RT}}=\mathrm{V} / \mathrm{H}$ ) | - | - | 15 | - | - | 20 | - | - | 15 | mA |
| $\operatorname{lcc3}(\mathrm{L})^{(3)}$ | Power Down Current (All Input = Vcc-0.2V) | - | - | 0.5 | - | - | 0.9 | - | - | 0.5 | mA |

NOTES:

1. Measurements with $0.4 \leq \mathrm{Vin} \leq \mathrm{Vcc}$.
2. $\overline{\mathrm{R}} \geq \mathrm{V}$ IH, $0.4 \leq$ Vout $\leq \mathrm{Vcc}$.
3. Icc measurements are made with outputs open (only capacitive loading).
4. Tested at $f=20 \mathrm{MHz}$.

DC ELECTRICAL CHARACTERISTICS (Continued)
(Commercial: $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT7200L IDT7201LA IDT7202LA Military$t_{\mathrm{A}}=30,40 \mathrm{~ns}$ |  |  | IDT7200L IDT7201LA IDT7202LA Commercial tA $=\mathbf{5 0} \mathbf{n s}$ |  |  | IDT7200LIDT7201LAIDT7202LAMilitary$\mathbf{t A}^{\prime}=\mathbf{5 0 , 6 5 , 8 0 , 1 2 0} \mathbf{n s}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\underline{\mathrm{lu}}{ }^{(1)}$ | Input Leakage Current (Any Input) | -10 | - | 10 | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| ILO ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage loh $=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - | V |
| VOL | Output Logic "0" Voltage lol $=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | - | - | 0.4 | V |
| Icc1 ${ }^{(3)}$ | Active Power Supply Current | - | - | $140^{(4)}$ | - | 50 | 80 | - | 70 | 100 | mA |
| $\mathrm{lcca}^{(3)}$ | Standby Current ( $\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V} / \mathrm{H}$ ) | - | - | 20 | - | 5 | 8 | - | 8 | 15 | mA |
| $\operatorname{lcc3}(\mathrm{L})^{(3)}$ | Power Down Current (All Input = Vcc-0.2V) | - | - | 0.9 | - | - | 0.5 | - | - | 0.9 | mA |

NOTES:

1. "Measurements with $0.4 \leq \mathrm{VIN} \leq \mathrm{Vcc}$.
2. $\overline{\mathrm{R}} \geq \mathrm{V} \mathrm{VH}, 0.4 \leq$ Vour $\leq \mathrm{Vcc}$.
3. Icc measurements are made with outputs open (only capacitive loading).
4. Tested at $f=20 \mathrm{MHz}$.

## AC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

(Commercial: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  |  |  | Com'I \& Mil |  | Com'l |  | Military |  | Com'l |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7200L12 <br> 7201LA12 <br> 7202LA12 |  | $\begin{array}{\|l\|} \hline 7200 L 15 \\ \text { 7201LA15 } \\ \text { 7202LA15 } \\ \hline \end{array}$ |  | $\begin{gathered} \hline \text { 7200L20 } \\ \text { 7201LA20 } \\ \text { 7202LA20 } \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { 7200L25 } \\ \text { 7201LA25 } \\ \text { 7202LA25 } \end{gathered}$ |  | $\begin{array}{\|l\|} \hline \text { 7200L30 } \\ \text { 7201LA30 } \\ \text { 7202LA30 } \\ \hline \end{array}$ |  | $\begin{gathered} \text { 7200L35 } \\ \text { 7201LA35 } \\ \text { 7202LA35 } \end{gathered}$ |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ts | Shift Frequency | - | 50 | - | 40 | - | 33.3 | - | 28.5 | - | 25 | - | 22.2 | MHz |
| tre | Read Cycle Time | 20 | - | 25 | - | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| tA | Access Time | - | 12 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tRR | Read Recovery Time | 8 | - | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tRPW | Read Pulse Width ${ }^{(2)}$ | 12 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| triz | Read Pulse Low to Data Bus at Low Z ${ }^{(3)}$ | 3 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| twLz | Write Pulse High to Data Bus at Low ${ }^{(3,4)}$ | 3 | - | 5 | - | 5 | - | 5 | - | 5 | - | 10 | - | ns |
| tDV | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tRHZ | Read Pulse High to Data Bus at High Z ${ }^{(3)}$ | - | 12 | - | 15 | - | 15 | - | 18 | 二 | 20 | - | 20 | ns |
| twc | Write Cycle Time | 20 | - | 25 | - | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| twPW | Write Pulse Width ${ }^{(2)}$ | 12 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tWR | Write Recovery Time | 8 | - | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tos | Data Set-up Time | 9 | - | 11 | - | 12 | - | 15 | - | 18 | - | 18 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tRSC | Reset Cycle Time | 20 | - | 25 | - | 30 | - | 35 | - | 40 | - | 45 | - | ns |

AC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$ (Continued)
(Commercial: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Military <br> 7200 L40 <br> 7201LA40 <br> 7202LA40 |  | Com'l \& Mil. <br> 7200L50 <br> 7201LA50 <br> 7202LA50 |  | Military ${ }^{(2)}$ |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 7200 L65 7201LA65 7202LA65 | $\begin{aligned} & \text { 7200L80 } \\ & \text { 7201LA80 } \\ & \text { 7202LA80 } \end{aligned}$ |  | $\begin{gathered} \text { 7200L120 } \\ \text { 7201LA120 } \\ \text { 7202LA120 } \end{gathered}$ |  |  |
|  |  | Min. | Max. |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  | Min. | Max. |
| ts | Shift Frequency | - | 20 | - | 15 | - | 12.5 | - | 10 | - | 7 | MHz |
| tRC | Read Cycle Time | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| tA | Access Time | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| tRR | Read Recovery Time | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| tRPW | Read Pulse Width ${ }^{(3)}$ | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| tRLZ | Read Pulse Low to Data Bus at Low ${ }^{(4)}$ | 5 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| twL | Write Pulse High to Data Bus at Low ${ }^{(4,5)}$ | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| tov | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tRHz | Read Pulse High to Data Bus at High Z ${ }^{(4)}$ | - | 25 | - | 30 | - | 30 | - | 30 | - | 35 | ns |
| twc | Write Cycle Time | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| tWPW | Write Pulse Width ${ }^{(3)}$ | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| twr | Write Recovery Time | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| tDS | Data Set-up Time | 20 | - | 30 | - | 30 | - | 40 | - | 40 | - | ns |
| tDH | Data Hold Time | 0 | - | 5 | - | 10 | - | 10 | - | 10 | - | ns |
| trsc | Reset Cycle Time | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| tRS | Reset Pulse Width ${ }^{(3)}$ | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| tRSS | Reset Set-up Time ${ }^{(4)}$ | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| trsR | Reset Recovery Time | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| tRTC | Retransmit Cycle Time | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| tRT | Retransmit Pulse Width ${ }^{(3)}$ | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| trTs | Retransmit Set-up Time ${ }^{(4)}$ | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| tRTR | Retransmit Recovery Time | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| tefl | Reset to Empty Flag Low | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| tHFH,FFH | Reset to Half-Full and Full Flag High | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| trif | Retransmit Low to Flags Valid | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| tref | Read Low to Empty Flag Low | - | 30 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| traf | Read High to Full Flag High | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| tripe | Read Pulse Width after EF High | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| tWEF | Write High to Empty Flag High | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| tWFF | Write Low to Full Flag Low | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| tWHF | Write Low to Half-Full Flag Low | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| tRHF | Read High to Half-Full Flag High | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| twPF | Write Pulse Width after FF High | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| txol | Read/Write to $\overline{\mathrm{XO}}$ Low | - | 40 | - | 50 | - | 65 | 二 | 80 | - | 120 | ns |
| txOH | Read/Write to $\overline{\mathrm{XO}}$ High | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| tx1 | $\overline{\mathrm{XI}}$ Pulse Width ${ }^{(3)}$ | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| tXIR | $\overline{\mathrm{XI}}$ Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| txIS | $\overline{\text { XI }}$ Set-up Time | 10 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns |

NOTES:

1. Timings referenced as in AC Test Conditions
2. Values guaranteed by design, not currently tested.
3. Speed grades 65,80 and 120 not available in the CERPACK
4. Pulse widths less than minimum value are not allowed.
5. Only applies to read data flow-through mode.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |



Figure 1. Output Load
*Includes scope and jig capacitances.

## SIGNAL DESCRIPTIONS

## INPUTS:

DATA IN (D0 - D8)
Data inputs for 9-bit wide data.

## CONTROLS:

## RESET ( $\overline{\mathrm{RS}})$

Reset is accomplished whenever the Reset ( $\overline{\mathrm{RS}}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read Enable $(\overline{\mathrm{R}}$ ) and Write Enable $(\overline{\mathrm{W}})$ inputs must be in the high state during the window shown in Figure 2, (i.e., trss before the rising edge of $\overline{\mathrm{RS}}$ ) and should not change until trSR after the rising edge of RS. Half-Full Flag (HF) will be reset to high after Reset ( $\overline{\mathrm{RS}}$ ).

## WRITE ENABLE ( $\bar{W}$ )

A write cycle is initiated on the falling edge of this input if the Full Flag (FF) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable $(\overline{\mathrm{W}})$. Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag (产) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{\mathrm{HF}})$ is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag ( $\overline{\mathrm{FF}}$ ) will go high after tRFF, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from $\bar{W}$, so external changes in $\bar{W}$ will not affect the FIFO when it is full.

## READ ENABLE ( $\overline{\mathrm{R}}$ )

A read cycle is initiated on the falling edge of the Read Enable ( $\overline{\mathrm{R}}$ ) provided the Empty Flag ( $\overline{\mathrm{FF}}$ ) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable ( $\overline{\mathrm{R}}$ ) goes high,
the Data Outputs ( $\mathrm{Q}_{0}-\mathrm{Q} 8$ ) will return to a high impedance condition until the next Read operation. When all data has been read from the FIFO, the Empty Flag (EF) will go low, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the Empty Flag (EF) will go high after twEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from $\overline{\mathrm{R}}$ so external changes in $\overline{\mathrm{R}}$ will not affect the FIFO when it is empty.

## FIRST LOAD/RETRANSMIT (F/RT)

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the restransmit input. The Single Device Mode is initiated by grounding the Expansion $\ln (\overline{\mathrm{XI}})$.
The IDT7200/7201A/7202A can be made to retransmit data when the Retransmit Enable control ( $\overline{\mathrm{RT}}$ ) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable ( $\overline{\mathrm{R}}$ ) and Write Enable ( $\overline{\mathrm{W}}$ ) must be in the high state during retransmit. This feature is useful when less than 256/ 512/1024 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag ( $\overline{\mathrm{HF}}$ ), depending on the relative locations of the read and write pointers.

## EXPANSION IN ( $\overline{\mathrm{XI}})$

This input is a dual-purpose pin. Expansion $\operatorname{In}(\overline{\mathrm{XI}})$ is grounded to indicate an operation in the single device mode. Expansion In ( $\overline{\mathrm{XI}})$ is connected to Expansion Out $(\overline{\mathrm{XO}})$ of the previous device in the Depth Expansion or Daisy Chain Mode.

## OUTPUTS:

## FULL FLAG (FF)

The Full Flag ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset ( $\overline{\mathrm{RS}}$ ), the Full-Flag ( $\overline{\mathrm{FF}}$ ) will go low after 256 writes for IDT7200, 512 writes for the IDT7201A and 1024 writes for the IDT7202A.

## EMPTY FLAG ( $\overline{\mathrm{EF}}$ )

The Empty Flag ( $\overline{\mathrm{EF}}$ ) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

## EXPANSION OUT/HALF-FULL FLAG ( $\overline{X O} / \overline{\mathrm{HF}})$

This is a dual-purpose output. In the single device mode, when Expansion In ( $\overline{\mathrm{XI}}$ ) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be set low and will remain set until the difference between the write
pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{\mathrm{HF}})$ is then reset by using rising edge of the read operation.

In the Depth Expansion Mode, Expansion In ( $\overline{\mathrm{XI}})$ is connected to Expansion Out ( $\overline{\mathrm{XO}}$ ) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.

## DATA OUTPUTS ( $\mathrm{Q}_{0}-\mathrm{Q}_{8}$ )

Data outputs for 9 -bit wide data. This data is in a high impedance condition whenever Read $(\overline{\mathrm{R}})$ is in a high state.


2679 drw 04
NOTES:
Figure 2. Reset

1. $\overline{E F}, \overline{F F}, \overline{H F}$ may change status during Reset, but flags will be valid at trsc.
2. $\bar{W}$ and $\overline{\mathrm{R}}=\mathrm{V}_{\mathrm{IH}}$ around the rising edge of $\overline{\mathrm{RS}}$.


Figure 3. Asynchronous Write and Read Operation


Figure 4. Full Flag From Last Write to First Read


Figure 5. Empty Flag From Last Read to First Write


Figure 6. Retransmit


Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse


Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse


Figure 9. Half-Full Flag Timing


Figure 10. Expansion Out


Figure 11. Expansion In

## OPERATING MODES:

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. $\overline{\mathrm{FF}}$ is monitored on the device where $\bar{W}$ is used; $\overline{E F}$ is monitored on the device where $\overline{\mathrm{R}}$ is used). For additional information, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs.

## Single Device Mode

A single IDT7200/7201A/7202A may be used when the application requirements are for $256 / 512 / 1024$ words or less. The IDT7200/7201A/7202A is in a Single Device Configuration when the Expansion $\ln (\overline{\mathrm{XI}})$ control input is grounded (see Figure 12).

## Depth Expansion

The IDT7200/7201A/7202A can easily be adapted to applications when the requirements are for greater than 256/512/ 1024 words. Figure 14 demonstrates Depth Expansion using three IDT7200/7201A/7202As. Any depth can be attained by adding additional IDT7200/7201A/7202As. The IDT7200/ 7201A7202A operates in the Depth Expansion mode when the following conditions are met:

1. The first device must be designated by grounding the First Load ( $\overline{\mathrm{F}}$ ) control input.
2. All other devices must have $\overline{\mathrm{FL}}$ in the high state.
3. The Expansion Out $(\overline{\mathrm{XO}})$ pin of each device must be tied to the Expansion $\ln (\overline{\mathrm{XI}})$ pin of the next device. See Figure 14.
4. External logic is needed to generate a composite Full Flag ( $\overline{\mathrm{FF}}$ ) and Empty Flag ( $\overline{\mathrm{FF}}$ ). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 14.
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag ( $\overline{\mathrm{HF} \text { ) are }}$ not available in the Depth Expansion Mode.
For additional information, referto Tech Note 9: Cascading FIFOs or FIFO Modules.

## USAGE MODES:

## Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{\mathrm{EF}}, \overline{\mathrm{FF}}$ and $\overline{\mathrm{HF}}$ ) can be detected from any one device. Figure 13 demonstrates an 18 -bit word width by using two IDT7200/7201A/7202As. Any word width can be attained by adding additional IDT7200/7201A/7202As (Figure 13).

## Bidirectional Operation

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7200/7201A/7202A s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

## Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flowthrough mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in ( $\mathrm{twEF}+\mathrm{tA}$ ) ns after the rising edge of $\bar{W}$, called the first write edge, and it remains on the bus until the $\overline{\mathrm{R}}$ line is raised from low-to-high, after which the bus would go into a three-state mode after tRHZ ns. The EFline would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The $\overline{\mathrm{R}}$ line causes the $\overline{\mathrm{FF}}$ to be deasserted but the $\bar{W}$ line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of $\bar{W}$, the new word is loaded in the FIFO. The $\bar{W}$ line must be toggled when $\overline{F F}$ is not asserted to write new data in the FIFO and to increment the write pointer.

## Compound Expansion

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).


Figure 12. Block Diagram of Single 256/512/1024 $\times 9$ FIFO


2679 drw 15
Figure 13. Block Diagram of $256 / 512 / 1024 \times 18$ FIFO Memory Used in Width Expansion Mode

## TABLE I—RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\text { FF }}$ | $\overline{\mathrm{HF}}$ |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X |
| Read/Write | 1 | 1 | 0 | Increment ${ }^{(1)}$ | Increment ${ }^{(1)}$ | X | X | X |

## NOTE:

1. Pointer will increment if flag is High.

TABLE II—RESET AND FIRST LOAD TRUTH TABLE
Depth Expansion/Compound Expansion Mode

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FL}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ |
| Reset First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Reset All Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | $(1)$ | X | $\overline{\mathrm{X}}$ | $\overline{\mathrm{X}}$ | X |

NOTE:
2679 tbd 10

1. $\overline{\mathrm{XII}}$ is connected to $\overline{\mathrm{XO}}$ of previous device. See Figure 14. $\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{F}} / \overline{\mathrm{RT}}=$ First Load/Retransmit, $\overline{\mathrm{EF}}=$ Empty Flag Output, $\overline{\mathrm{FF}}=$ Flag Full Output, $\overline{\mathrm{XI}}=$ Expansion Input, $\overline{\mathrm{HF}}=$ Half-Full Flag Output


Figure 14. Block Diagram of $768 \times 9 / 1536 \times 9 / 3072 \times 9$ FIFO Memory (Depth Expansion)


Figure 15. Compound FIFO Expansion

NOTES:

1. For depth expsansion block see section on Depth Expansion and Figure 14.
2. For Flag detection see section on Width Expansion and Figure 13.


Figure 16. Bidirectional FIFO Mode


Figure 17. Read Data Flow-Through Mode


Figure 18. Write Data Flow-Through Mode

## ORDERING INFORMATION



[^4]Integrated Device Technology, Inc.

## FEATURES:

- First-In/First-Out Dual-Port memory
- $2048 \times 9$ organization (IDT7203)
- $4096 \times 9$ organization (IDT7204)
- $8192 \times 9$ organization (IDT7205)
- $16384 \times 9$ organization (IDT7206)
- High-speed: 12ns access time
- Low power consumption
- Active: 770 mW (max.)
- Power-down: 44mW (max.)
- Asynchronous and simultaneous read and write
- Fully expandable in both word depth and width
- Pin and functionally compatible with IDT720X family
- Status Flags: Empty, Half-Full, Full
- Retransmit capability
- High-performance CMOS technology
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing for \#5962-88669 (IDT7203), 5962-89567 (IDT7203), and 5962-89568 (IDT7204) are listed on this function.


## DESCRIPTION:

The IDT7203/7204/7205/7206 are dual-port memory buffers with internal pointers that load and empty data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

Data is toggled in and out of the device through the use of the Write $(\bar{W})$ and Read $(\bar{R})$ pins.

The devices 9-bit width provides a bit for a control or parity at the user's option. It also features a Retransmit ( $\overline{\mathrm{RT}}$ ) capability that allows the read pointer to be reset to its initial position when $\overline{R T}$ is pulsed LOW. A Half-Full Flag is available in the single device and width expansion modes.

The IDT7203/7204/7205/7206 are fabricated using IDT's high-speed CMOS technology. They are designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing, rate buffering, and other applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



NOTES:

1. The THINDIPs P28-2 and D28-3 are only available for the $7203 / 7204 /$ 7205.
2. The small outline package SO28-3 is only available for the 7204 .
3. Consult factory for CERPACK pinout.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal <br> Voltage with <br> Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2661 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


PLCC/LCC
TOP VIEW

## RECOMMENDED DC OPERATING

 CONDITIONS| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCCM | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| VCCC | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{VIH}^{(1)}$ | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{VIH}^{(1)}$ | Input High Voltage <br> Military | 2.2 | - | - | V |
| $\mathrm{VIL}^{(1)}$ | Input Low Voltage <br> Commercial and <br> Military | - | - | 0.8 | V |

NOTE:
2661 tbl 02

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS FOR THE 7203 AND 7204
(Commercial: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT7203/7204Commercial$\mathbf{t A}_{\mathrm{A}}=12,15,20,25,35,50 \mathrm{~ns}$ |  |  | $\begin{gathered} \text { IDT7203/7204 } \\ \text { Military }^{(1)} \\ \mathbf{t A}_{\mathrm{A}}=\mathbf{2 0}, \mathbf{3 0}, \mathbf{4 0}, 50,65,80,120 \mathrm{~ns} \end{gathered}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\underline{1 L 1}{ }^{(2)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -1 | - | 1 | $\mu \mathrm{A}$ |
| ILO ${ }^{(3)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| Vol | Output Logic " 0 " Voltage $\mathrm{loL}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| ICC1 ${ }^{(4)}$ | Active Power Supply Current | - | - | $120^{(5)}$ | - | - | $150^{(5)}$ | mA |
| $\mathrm{Icce}^{(4)}$ | Standby Current ( $\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{F}} / \overline{\overline{R T}}=\mathrm{V} / \mathrm{H})$ | - | - | 12 | - | - | 25 | mA |
| $\operatorname{lcc3}(\mathrm{L})^{(4)}$ | Power Down Current (All Input = Vcc-0.2V) | - | - | 2 | - | - | 4 | mA |
| $\operatorname{lccs}(\mathrm{S})^{(4)}$ | Power Down Current (All Input = Vcc-0.2V) | - | - | 8 | - | - | 12 | mA |

NOTES:

1. Speed grades 65,80 , and 120 ns are only available in the ceramic DIP.
2. Measurements with $0.4 \leq \operatorname{Vin} \leq$ Vcc.
3. $\mathrm{R} \geq \mathrm{V}_{\mathrm{IH}}, 0.4 \leq \mathrm{Vout}_{\leq} \leq \mathrm{Vcc}_{\text {. }}$
4. Icc measurements are made with outputs open (only capacitive loading).
5. Tested at $f=20 \mathrm{MHz}$.

## DC ELECTRICAL CHARACTERISTICS FOR THE 7205 AND 7206

(Commercial: VCC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | $\begin{gathered} \text { IDT7205/7206 } \\ \text { Commercial } \\ \mathrm{t}_{\mathrm{A}}=15,20,25,35,50 \mathrm{~ns} \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \text { IDT7205/7206 } \\ \text { Military } \\ \text { tA }=\mathbf{2 0}, \mathbf{3 0}, 50 \mathrm{~ns} \end{gathered}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $1 \mathrm{LI}{ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -1 | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage IOH = -2mA | 2.4 | - | - | 2.4 | - | - | V |
| VOL | Output Logic " 0 " Voltage $10 \mathrm{~L}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| Icc1 ${ }^{(3)}$ | Active Power Supply Current | - | - | $120^{(4)}$ | - | - | $150^{(4)}$ | mA |
| Icc2 ${ }^{(3)}$ | Standby Current ( $\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V} / \mathrm{H}$ ) | - | - | 12 | - | - | 25 | mA |
| $\operatorname{lcc3}(\mathrm{L})^{(3)}$ | Power Down Current (All Input = Vcc-0.2V) | - | - | 8 | - | - | 12 | mA |

NOTES:

1. Measurements with $0.4 \leq \operatorname{ViN} \leq \operatorname{Vcc}$.
2. $\mathrm{R} \geq \mathrm{V}_{\mathrm{IH}}, 0.4 \leq$ Vout $\leq \mathrm{Vcc}$.
3. Icc measurements are made with outputs open (only capacitive loading).
4. Tested at $f=20 \mathrm{MHz}$.

## AC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

（Commercial： $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ；Military： $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ）

| Symbol | Parameters | Commercial |  |  |  | Com＇I \＆Mil． <br> 7203S／L20 <br> 7204S／L20 <br> 7205L20 <br> 7206L20 |  | Com＇l <br> 7203S／L25 <br> 7204S／L25 <br> 7205L25 <br> 7206L25 |  | Military <br> 7203S／L30 <br> 7204S／L30 <br> 7205L30 <br> 7206L30 |  | Com＇I <br> 7203S／L35 <br> 7204S／L35 <br> 7205L35 <br> 7206L35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \hline 7203 \mathrm{~S} / \mathrm{L} 12 \\ & 7204 \mathrm{~S} / \mathrm{L} 12 \end{aligned}$ |  | 7203S／L15 <br> 7204S／L15 <br> 7205L15 <br> 7206L15 |  |  |  |  |  |  |  |  |  |  |
|  |  | Min． | Max． | Min． | Max． | Min． | Max． | Min． | Max． | Min． | Max． | Min． | Max． |  |
| fs | Shift Frequency | － | 50 | － | 40 | － | 33.3 | － | 28.5 | － | 25 | － | 22.2 | MHz |
| trc | Read Cycle Time | 20 | 一 | 25 | － | 30 | － | 35 | － | 40 | － | 45 | － | ns |
| tA | Access Time | － | 12 | － | 15 | － | 20 | － | 25 | － | 30 | － | 35 | ns |
| tRR | Read Recovery Time | 8 | － | 10 | － | 10 | － | 10 | － | 10 | － | 10 | － | ns |
| tRPW | Read Pulse Width ${ }^{(2)}$ | 12 | － | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | ns |
| tRLZ | Read LOW to Data Bus LOW ${ }^{(3)}$ | 3 | － | 5 | － | 5 | － | 5 | － | 5 | － | 5 | － | ns |
| twLz | Write HIGH to Data Bus Low－Z ${ }^{(3,4)}$ | 3 | － | 5 | － | 5 | － | 5 | － | 5 | － | 10 | － | ns |
| tDV | Data Valid from Read HIGH | 5 | － | 5 | － | 5 | － | 5 | － | 5 | － | 5 | － | ns |
| tryz | Read HIGH to Data Bus High－Z ${ }^{(3)}$ | － | 12 | － | 15 | － | 15 | － | 18 | － | 20 | － | 20 | ns |
| twc | Write Cycle Time | 20 | － | 25 | － | 30 | － | 35 | － | 40 | － | 45 | － | ns |
| tWPW | Write Pulse Width ${ }^{(2)}$ | 12 | － | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | ns |
| twn | Write Recovery Time | 8 | － | 10 | － | 10 | － | 10 | － | 10 | － | 10 | － | ns |
| tDS | Data Set－up Time | 9 | － | 11 | － | 12 | － | 15 | － | 18 | － | 18 | － | ns |
| tDH | Data Hold Time | 0 | － | 0 | － | 0 | － | 0 | － | 0 | － | 0 | － | ns |
| tRSC | Reset Cycle Time | 20 | － | 25 | － | 30 | － | 35 | － | 40 | － | 45 | － | ns |
| tRS | Reset Pulse Width ${ }^{(2)}$ | 12 | － | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | ns |
| trss | Reset Set－up Time ${ }^{(3)}$ | 12 | － | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | ns |
| tRTR | Reset Recovery Time | 8 | － | 10 | － | 10 | － | 10 | － | 10 | － | 10 | － | ns |
| trTC | Retransmit Cycle Time | 20 | － | 25 | － | 30 | － | 35 | － | 40 | － | 45 | － | ns |
| tRT | Retransmit Pulse Width ${ }^{(2)}$ | 12 | － | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | ns |
| tRTS | Retransmit Set－up Time ${ }^{(3)}$ | 12 | － | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | ns |
| tRSR | Retransmit Recovery Time | 8 | 一 | 10 | － | 10 | － | 10 | 二 | 10 | － | 10 | － | ns |
| tEFL | Reset to EF LOW | － | 12 | － | 25 | － | 30 | － | 35 | － | 40 | － | 45 | ns |
| thFh，tFFH | Reset to $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}} \mathrm{HIGH}$ | － | 17 | － | 25 | － | 30 | － | 35 | － | 40 | － | 45 | ns |
| tRTF | Retransmit LOW to Flags Valid | － | 20 | － | 25 | － | 30 | － | 35 | － | 40 | － | 45 | ns |
| tREF | Read LOW to $\overline{\text { EF }}$ LOW | － | 12 | － | 15 | － | 20 | － | 25 | － | 30 | － | 30 | ns |
| trfF | Read HIGH to FF HIGH | － | 14 | － | 15 | － | 20 | － | 25 | 二 | 30 | 二 | 30 | ns |
| tRPE | Read Pulse Width after EF HIGH | 12 | － | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | ns |
| tWEF | Write HIGH to $\overline{\text { EF }}$ HIGH | － | 12 | 二 | 15 | － | 20 | － | 25 | － | 30 | － | 30 | ns |
| tWFF | Write LOW to FFF LOW | － | 14 | － | 15 | － | 20 | － | 25 | － | 30 | － | 30 | ns |
| twhF | Write LOW to HF Flag LOW | － | 17 | － | 25 | － | 30 | － | 35 | － | 40 | － | 45 | ns |
| tRHF | Read HIGH to $\overline{\text { FF }}$ Flag HIGH | － | 17 | － | 25 | － | 30 | － | 35 | － | 40 | － | 45 | ns |
| tWPF | Write Pulse Width after $\overline{\text { FF }}$ HIGH | 12 | － | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | ns |
| tXOL | Read／Write LOW to XO LOW | － | 12 | － | 15 | － | 20 | － | 25 | － | 30 | － | 35 | ns |
| txor | Read／Write HIGH to $\overline{\text { XO }}$ HIGH | － | 12 | － | 15 | － | 20 | － | 25 | － | 30 | － | 35 | ns |
| txI | $\overline{\mathrm{XI}}$ Pulse Width ${ }^{(2)}$ | 12 | － | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | ns |
| txiR | $\overline{\text { XI Recovery Time }}$ | 8 | － | 10 | － | 10 | － | 10 | － | 10 | － | 10 | － | ns |
| txIs | $\overline{\text { XI Set－up Time }}$ | 8 | － | 10 | － | 10 | － | 10 | － | 10 | － | 15 | － | ns |

NOTES：
1．Timings referenced as in AC Test Conditions．
2．Pulse widths less than minimum are not allowed．
3．Values guaranteed by design，not currently tested．
4．Only applies to read data flow－through mode．

## AC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$（Continued）

（Commercial： $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ；Military： $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ）

| Symbol | Parameters | Military <br> $7203 S / L 40$ <br> 7204S／L40 |  | Com＇I \＆MiI． <br> 7203S／L50 <br> 7204S／L50 <br> 7205L50 <br> 7206L50 |  | Military ${ }^{(2)}$ |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \text { 7203S/L65 } \\ & 7204 \mathrm{~S} / \mathrm{L} 65 \end{aligned}$ | $\begin{aligned} & \text { 7203S/L80 } \\ & 7204 S / L 80 \end{aligned}$ |  | $\begin{aligned} & \hline 7203 \mathrm{~S} / \mathrm{L} 120 \\ & 7204 \mathrm{~S} / \mathrm{L} 120 \end{aligned}$ |  |  |
|  |  | Min． | Max． |  |  | Min． | Max． | Min． | Max． | Min． | Max． |  | Min． | Max． |
| fs | Shift Frequency | － | 20 | － | 15 | － | 12.5 | － | 10 | － | 7 | MHz |
| trc | Read Cycle Time | 50 | － | 65 | － | 80 | － | 100 | － | 140 | － | ns |
| tA | Access Time | － | 40 | － | 50 | － | 65 | － | 80 | － | 120 | ns |
| tRR | Read Recovery Time | 10 | － | 15 | － | 15 | － | 20 | － | 20 | － | ns |
| tRPW | Read Pulse Width ${ }^{(3)}$ | 40 | － | 50 | － | 65 | － | 80 | － | 120 | － | ns |
| tRLZ | Read LOW to Data Bus LOW ${ }^{(4)}$ | 5 | － | 10 | － | 10 | － | 10 | － | 10 | － | ns |
| twLz | Write HIGH to Data Bus Low－Z ${ }^{(4,5)}$ | 10 | － | 15 | － | 15 | － | 20 | － | 20 | － | ns |
| tbv | Data Valid from Read HIGH | 5 | － | 5 | － | 5 | － | 5 | － | 5 | － | ns |
| trhz | Read HIGH to Data Bus High－Z ${ }^{(4)}$ | － | 25 | － | 30 | 二 | 30 | － | 30 | － | 35 | ns |
| twc | Write Cycle Time | 50 | － | 65 | － | 80 | － | 100 | － | 140 | － | ns |
| twPW | Write Pulse Width ${ }^{(3)}$ | 40 | － | 50 | － | 65 | － | 80 | － | 120 | － | ns |
| twr | Write Recovery Time | 10 | － | 15 | － | 15 | － | 20 | － | 20 | － | ns |
| tbs | Data Set－up Time | 20 | － | 30 | － | 30 | － | 40 | － | 40 | － | ns |
| tDH | Data Hold Time | 0 | － | 5 | － | 10 | － | 10 | － | 10 | － | ns |
| tRSC | Reset Cycle Time | 50 | － | 65 | － | 80 | － | 100 | － | 140 | － | ns |
| tRS | Reset Pulse Width ${ }^{(3)}$ | 40 | － | 50 | － | 65 | － | 80 | － | 120 | － | ns |
| trss | Reset Set－up Time ${ }^{(4)}$ | 40 | － | 50 | － | 65 | － | 80 | － | 120 | － | ns |
| trsR | Reset Recovery Time | 10 | － | 15 | － | 15 | － | 20 | － | 20 | － | ns |
| tric | Retransmit Cycle Time | 50 | － | 65 | － | 80 | － | 100 | － | 140 | － | ns |
| trt | Retransmit Pulse Width ${ }^{(3)}$ | 40 | － | 50 | － | 65 | － | 80 | － | 120 | － | ns |
| tris | Retransmit Set－up Time ${ }^{(4)}$ | 40 | － | 50 | － | 65 | － | 80 | － | 120 | － | ns |
| trsR | Retransmit Recovery Time | 10 | － | 15 | － | 15 | － | 20 | － | 20 | － | ns |
| tefl | Reset to $\overline{\mathrm{EF}}$ LOW | － | 50 | － | 65 | － | 80 | － | 100 | － | 140 | ns |
| thFF，tFFH | Reset to $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}} \mathrm{HIGH}$ | － | 50 | － | 65 | － | 80 | － | 100 | － | 140 | ns |
| tRTF | Retransmit LOW to Flags Valid | － | 50 | － | 65 | － | 80 | － | 100 | － | 140 | ns |
| treF | Read LOW to EFF Flag LOW | － | 35 | － | 45 | － | 60 | － | 60 | － | 60 | ns |
| trif | Read HIGH to FFF HIGH | － | 35 | － | 45 | － | 60 | － | 60 | － | 60 | ns |
| trPE | Read Pulse Width after EF HIGH | 40 | － | 50 | 二 | 65 | － | 80 | 二 | 120 | － | ns |
| tweF | Write HIGH to ĒF HIGH | － | 35 | － | 45 | － | 60 | － | 60 | － | 60 | ns |
| twFF | Write LOW to FF LOW | － | 35 | － | 45 | － | 60 | － | 60 | － | 60 | ns |
| twhF | Write LOW to $\overline{\text { HF }}$ LOW | － | 50 | － | 65 | － | 80 | － | 100 | － | 140 | ns |
| tRHF | Read HIGH to $\overline{\text { HF HIGH }}$ | － | 50 | － | 65 | － | 80 | － | 100 | － | 140 | ns |
| tWPF | Write Pulse Width after $\overline{\text { FF HIGH }}$ | 40 | － | 50 | － | 65 | － | 80 | － | 120 | － | ns |
| tXOL | Read／Write LOW to $\overline{\mathrm{XO}}$ LOW | － | 40 | － | 50 | － | 65 | － | 80 | － | 120 | ns |
| tXOH | Read／Write HIGH to $\overline{\mathrm{XO}}$ HIGH | － | 40 | － | 50 | － | 65 | － | 80 | － | 120 | ns |
| t $\times 1$ | $\overline{\overline{X I}}$ Pulse Width ${ }^{(3)}$ | 40 | － | 50 | － | 65 | － | 80 | － | 120 | － | ns |
| txir | $\overline{\mathrm{XI}}$ Recovery Time | 10 | － | 10 | － | 10 | － | 10 | － | 10 | － | ns |
| txis | $\overline{\mathrm{XI}}$ Set－up Time | 15 | － | 15 | － | 15 | － | 15 | － | 15 | － | ns |

1．Timings referenced as in $A C$ Test Conditions．
2．Speed grades 65,80 ，and 120 ns are only available in the ceramic DIP．
3．Pulse widths less than minimum are not allowed．
4．Values guaranteed by design，not currently tested．
5．Only applies to read data flow－through mode．

## AC TEST CONDITIONS

Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load

GND to 3.0 V
5ns
1.5 V
1.5 V

See Figure 1
2661 tbl 07

CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Condition | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| CIN $^{(1)}$ | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| CouT |  |  |  |  |
| NOTES: | Output Capacitance | VouT $=0 \mathrm{~V}$ | 10 | pF |

1. This parameter is sampled and not $100 \%$ tested.
2. With output deselected.

## SIGNAL DESCRIPTIONS

## Inputs:

DATA IN (Do-D8) — Data inputs for 9-bit wide data.

## Controls:

RESET ( $\overline{\mathrm{RS}}$ ) - Reset is accomplished whenever the Reset $(\overline{\mathrm{RS}})$ input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. Both the Read Enable $(\bar{R})$ and Write Enable $(\bar{W})$ inputs must be in the HIGH state during the window shown in Figure 2 (i.e. triss before the rising edge of $\overline{\mathrm{RS}}$ ) and should not change until tRSR after the rising edge of $\overline{R S}$.

WRITE ENABLE $(\bar{W})$-A write cycle is initiated on the falling edge of this input if the Full Flag $(\overline{\mathrm{FF}})$ is not set. Data set-up and hold times must be adhered-to, with respect to the rising edge of the Write Enable ( $\bar{W}$ ). Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be set to LOW, and will remain set until the difference between the write pointer and read pointer is less-than or equal to one-half of the total memory of the device. The Half-Full Flag ( $\overline{\mathrm{HF}}$ ) is reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag ( $\overline{\mathrm{FF}})$ will go LOW on the falling edge of the last write signal, which inhibits further write operations. Upon the completion of a valid read operation, the Full Flag ( $\overline{\mathrm{FF}}$ ) will go HIGH after tRFF, allowing a new valid write to begin. When the FIFO is full, the internal write pointer is blocked from $\bar{W}$, so external changes in $\bar{W}$ will not affect the FIFO when it is full.


OR EQUIVALENT CIRCUIT
Figure 1. Output Load
*Includes jig and scope capacitances.

READENABLE $(\overline{\mathrm{R}})$-A read cycle is initiated on the falling edge of the Read Enable $(\overline{\mathrm{R}})$, provided the Empty Flag( $\overline{\mathrm{EF}}$ ) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable ( $\overline{\mathrm{R}})$ goes HIGH, the Data Outputs (Qo through Q8) will return to a high-impedance condition until the next Read operation. When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, allowing the "final" read cycle but inhibiting further read operations, with the data outputs remaining in a highimpedance state. Once a valid write operation has been accomplished, the Empty Flag (EF) will go HIGH after twEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from $\overline{\mathrm{R}}$ so external changes will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT (푝T) - This is a dualpurpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first device loaded (see Operating Modes). The Single Device Mode is initiated by grounding the Expansion $\ln (\overline{\mathrm{X}})$.

The IDT7203/7204/7205/7206 can be made to retransmit data when the Retransmit Enable Control $(\overline{R T})$ input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. The status of the Flags will change depending on the relative locations of the read and write pointers. Read Enable $(\overline{\mathrm{R}})$ and Write Enable $(\overline{\mathrm{W}})$ must be in the HIGH state during retransmit. This feature is useful when less than 2048/4096/8192/16384 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode.

EXPANSION IN (僄) - This input is a dual-purpose pin. Expansion In $(\overline{\mathrm{Xl}})$ is grounded to indicate an operation in the single device mode. Expansion In (XI) is connected to Expansion Out ( $\overline{\mathrm{XO}})$ of the previous device in the Depth Expansion or Daisy-Chain Mode.

## Outputs:

FULL FLAG ( $\overline{\mathrm{FF}})$ —The Full Flag $(\overline{\mathrm{FF}})$ will go LOW, inhibiting further write operations, when the device is full. If the read pointer is not moved after Reset ( $\overline{\mathrm{RS}}$ ), the Full Flag ( $\overline{\mathrm{FF}}$ ) will go LOW after 2048/4096/8192/16384 writes.

EMPTY FLAG ( $\overline{\mathrm{EF}})$ — The Empty Flag ( $\overline{\mathrm{EF}}$ ) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

EXPANSION OUT/HALF-FULL FLAG ( $\overline{\mathrm{XO}} / \overline{\mathrm{HF}})$ - This is a dual-purpose output. In the single device mode, when Expansion $\ln (\overline{\mathrm{XI}})$ is grounded, this output acts as an indication of a halffull memory.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be set to LOW and will remain set until the difference between the write pointer
and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{\mathrm{HF}})$ is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion In ( $\overline{\mathrm{XI}})$ is connected to Expansion Out ( $\overline{\mathrm{XO}}$ ) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory. There will be an $\overline{X O}$ pulse when the Write pointer reaches the last location of memory, and an additional XO pulse when the Read pointer reaches the last location of memory.

DATA OUTPUTS (Q0-Q8) - Qo-Q8 are data outputs for 9bit wide data. These outputs are in a high-impedance condition whenever Read $(\overline{\mathrm{R}})$ is in a HIGH state.


NOTE:

1. $\bar{W}$ and $\overline{\mathrm{R}}=\mathrm{V}_{\mathrm{I}}$ around the rising edge of $\overline{\mathrm{RS}}$.

Figure 2. Reset


2661 drw 05

Figure 3. Asynchronous Write and Read Operation


Figure 4. Full FlagTiming From Last Write to First Read


Figure 5. Empty Flag Timing From Last Read to First Write


NOTE:

1. $\overline{E F}, \overline{F F}$ and $\overline{\mathrm{HF}}$ may change status during Retransmit, but flags will be valid at tric.

Figure 6. Retransmit


Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse.


Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse.


Figure 9. Half-Full Flag Timing


Figure 10. Expansion Out


Figure 11. Expansion In

## OPERATING MODES:

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. FF is monitored on the device where $\bar{W}$ is used; $\overline{E F}$ is monitored on the device where $\bar{R}$ is used). For additional information, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs.

## Single Device Mode

A single IDT7203/7204/7205/7206 may be used when the application requirements are for 2048/4096/8192/16384 words or less. The IDT7203/7204/7205/7206 is in a Single Device Configuration when the Expansion In ( $\overline{\mathrm{XII}})$ control input is grounded (see Figure 12).

## Depth Expansion

The IDT7203/7204/7205/7206 can easily be adapted to applications when the requirements are for greater than 2048/ 4096/8192/16384 words. Figure 14 demonstrates Depth Expansion using three IDT7203/7204/7205/7206s. Any depth can be attained by adding additional IDT7203/7204/7205/ 7206s. The IDT7203/7204/7205/7206 operates in the Depth Expansion mode when the following conditions are met:

1. The first device must be designated by grounding the First Load ( $\overline{\mathrm{FL}}$ ) control input.
2. All other devices must have $\overline{\mathrm{FL}}$ in the HIGH state.
3. The Expansion Out ( $\overline{\mathrm{XO}}$ ) pin of each device must be tied to the Expansion $\ln (\overline{\mathrm{Xl}})$ pin of the next device. See Figure 14.
4. External logic is needed to generate a composite Full Flag ( $\overline{\text { FF }}$ ) and Empty Flag (EF). This requires the ORing of all $\overline{E F}$ s and ORing of all $\overline{\mathrm{FF}}$ ( i.e. all must be set to generate the correct composite $\overline{\mathrm{FF}}$ or $\overline{\mathrm{EF}}$ ). See Figure 14.
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag ( $\overline{\mathrm{HF}}$ ) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.

## USAGE MODES:

## Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{\mathrm{EF}}, \overline{\mathrm{FF}}$ and HF ) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7203/7204/7205/7206s. Any word width can be attained by adding additional IDT7203/7204/7205/7206s (Figure 13).

## Bidirectional Operation

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7203/7204/7205/7206s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

## Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flowthrough mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in ( $\mathrm{tWEF}+\mathrm{tA}$ ) ns after the rising edge of $\bar{W}$, called the first write edge, and it remains on the bus until the $\overline{\mathrm{R}}$ line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after trHz ns. The EFline would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The $\overline{\mathrm{R}}$ line causes the FF to be deasserted but the $\bar{W}$ line being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of $\bar{W}$, the new word is loaded in the FIFO. The $\bar{W}$ line must be toggled when $\overline{F F}$ is not asserted to write new data in the FIFO and to increment the write pointer.

## Compound Expansion

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).


Figure 12. Block Diagram of $2048 \times 9 / 4096 \times 9 / 8192 \times 9 / 16384 \times 9$ FIFO Used In Single Device Mode


NOTE:

1. Flag detection is accomplished by monitoring the $\overline{\mathrm{FF}}, \overline{\mathrm{EF}}$ and $\overline{\mathrm{HF}}$ signals on either (any) device used in the width expansion configuration. Do not connect any output signals together.

Figure 13. Block Diagram of $2048 \times 18 / 4096 \times 18 / 8192 \times 18 / 16384 \times 18$ FIFO Memory Used in Width Expansion Mode

## TRUTH TABLES

TABLE I - RESET AND RETRANSMIT
SINGLE DEVICE CONFIGURATIONWIDTH EXPANSION MODE

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |  |
| :--- | :---: | :---: | :---: | :--- | :--- | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{HF}}$ |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X |
| Read Write | $\mathbf{1}$ | 1 | 0 | Increment ${ }^{(1)}$ | Increment ${ }^{(1)}$ | X | X | X |

NOTE:
2661 tbl 09

1. Pointer will Increment if flag is HIGH.

## TABLE II - RESET AND FIRST LOAD

DEPTH EXPANSION/COMPOUND EXPANSION MODE

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FL}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ |
| Reset First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Reset all Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | $(1)$ | X | X | X | X |

## NOTES:

1. $\overline{X l}$ is connected to $\overline{X O}$ of previous device. See Figure 14.
2. $\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{FL} / \mathrm{RT}}=$ First Load/Retransmit, $\overline{\mathrm{EF}}=$ Empty Flag Output, $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{\mathrm{XI}}=$ Expansion Input, $\overline{\mathrm{HF}}=$ Half-Full Flag Output


Figure 14. Block Diagram of $6149 \times 9 / 12298 \times 9 / 24596 \times 9 / 49152 \times 9$ FIFO Memory (Depth Expansion)


NOTES:

1. For depth expansion block see section on Depth Expansion and Figure 14.
2. For Flag detection see section on Width Expansion and Figure 13.

Figure 15. Compound FIFO Expansion


Figure 16. Bidirectional FIFO Operation


Figure 17. Read Data Flow-Through Mode


Figure 18. Write Data Flow-Through Mode

## ORDERING INFORMATION



2661 drw 21


## FEATURES:

- $32768 \times 9$ storage capacity
- High-speed: 15ns access time
- Low power consumption
- Active: 660mW (max.)
- Power-down: 44mW (max.)
- Asynchronous and simultaneous read and write
- Fully expandable in both word depth and width
- Pin and functionally compatible with IDT720x family
- Status Flags: Empty, Half-Full, Full
- Retransmit capability
- High-performance CMOS technology
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7207 is a monolithic dual-port memory buffer with
internal pointers that load and empty data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

Data is toggled in and out of the device through the use of the Write $(\bar{W})$ and Read $(\bar{R})$ pins.

The devices 9-bit width provides a bit for a control or parity at the user's option. It also features a Retransmit ( $\overline{\mathrm{RT}}$ ) capability that allows the read pointer to be reset to its initial position when $\overline{\mathrm{RT}}$ is pulsed LOW. A Half-Full Flag is available in the single device and width expansion modes.

The IDT7207 is fabricated using IDT's high-speed CMOS technology. It is designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing, rate buffering, and other applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS



3140 drw 02
DIP TOP VIEW

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal <br> Voltage with <br> Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
3140 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicatedin the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


PLCC/LCC
TOP VIEW

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCCM | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| VCCC | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{VIH}^{(1)}$ | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{VIH}^{(1)}$ | Input High Voltage <br> Military | 2.2 | - | - | V |
| $\mathrm{VIL}^{(1)}$ | Input Low Voltage <br> Commercial and <br> Military | - | - | 0.8 | V |

NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS FOR THE 7207
(Commercial: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | $\begin{gathered} \text { IDT7207 } \\ \text { Commercial } \\ \mathrm{t}_{\mathrm{A}}=15,20,25,35,50 \mathrm{~ns} \end{gathered}$ |  |  | $\begin{aligned} & \text { IDT7207 } \\ & \text { Military } \\ t_{A}= & 20,30,50 \mathrm{~ns} \end{aligned}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{ILI}^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -1 | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{LOO}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic " 1 " Voltage $\mathrm{loH}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| VoL | Output Logic " 0 " Voltage IOL $=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| Icc1 ${ }^{(3)}$ | Active Power Supply Current | - | - | $120^{(4)}$ | - | - | $150^{(4)}$ | mA |
| Icce ${ }^{(3)}$ | Standby Current ( $\left.\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V}_{1} \mathrm{H}\right)$ | - | - | 12 | - | - | 25 | mA |
| Icc3(L) ${ }^{(3)}$ | Power Down Current (All Input = Vcc-0.2V) | - | - | 8 | - | - | 12 | mA |

1. Measurements with $0.4 \leq \mathrm{V}$ IN $\leq \mathrm{Vcc}$.
2. $R \geq \mathrm{VIH}, 0.4 \leq \operatorname{VOUT} \leq \mathrm{Vcc}$.
3. Icc measurements are made with outputs open (only capacitive loading).
4. Tested at $f=20 \mathrm{MHz}$.

## AC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

（Commercial： $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ；Military： $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ）

| Symbol | Parameters | Com＇l |  | $\begin{array}{\|c\|} \hline \text { Com'l \& Mil. } \\ \hline 7207 \mathrm{~L} 20 \\ \hline \end{array}$ |  | $\begin{array}{\|c\|} \hline \text { Com'l } \\ \hline \text { 7207L25 } \\ \hline \end{array}$ |  | M207L30 |  | Com＇l |  | $\begin{array}{\|c\|} \hline \text { Com'I \& Mil. } \\ \hline 7207 \text { L50 } \\ \hline \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | Min． | Max． | Min． | Max． | Min． | Max． | Min． | Max． | Min． | Max． | Min． | Max． |  |
| fS | Shift Frequency | － | 40 | － | 33.3 | － | 28.5 | － | 25 | － | 22.2 | － | 15 | MHz |
| tRC | Read Cycle Time | 25 | － | 30 | － | 35 | － | 40 | － | 45 | － | 65 | － | ns |
| tA | Access Time | － | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | 50 | ns |
| tRR | Read Recovery Time | 10 | － | 10 | － | 10 | － | 10 | － | 10 | － | 15 | － | ns |
| tRPW | Read Pulse Width ${ }^{(2)}$ | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | 50 | － | ns |
| tRLZ | Read LOW to Data Bus LOW ${ }^{(3)}$ | 5 | － | 5 | － | 5 | － | 5 | － | 5 | － | 10 | － | ns |
| tWLZ | Write HIGH to Data Bus Low－Z ${ }^{(3,4)}$ | 5 | － | 5 | － | 5 | － | 5 | － | 10 | － | 15 | － | ns |
| tDV | Data Valid from Read HIGH | 5 | － | 5 | 二 | 5 | － | 5 | － | 5 | － | 5 | － | ns |
| tRHZ | Read HIGH to Data Bus High－Z ${ }^{(3)}$ | － | 15 | － | 15 | － | 18 | － | 20 | － | 20 | － | 30 | ns |
| tWC | Write Cycle Time | 25 | － | 30 | － | 35 | － | 40 | － | 45 | － | 65 | － | ns |
| tWPW | Write Pulse Width ${ }^{(2)}$ | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | 50 | － | ns |
| tWR | Write Recovery Time | 10 | － | 10 | － | 10 | － | 10 | － | 10 | － | 15 | － | ns |
| tDS | Data Set－up Time | 11 | － | 12 | － | 15 | － | 18 | － | 18 | － | 30 | － | ns |
| tDH | Data Hold Time | 0 | － | 0 | － | 0 | － | 0 | － | 0 | － | 5 | － | ns |
| tRSC | Reset Cycle Time | 25 | － | 30 | － | 35 | － | 40 | － | 45 | － | 65 | － | ns |
| tRS | Reset Pulse Width ${ }^{(2)}$ | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | 50 | － | ns |
| tRSS | Reset Set－up Time ${ }^{(3)}$ | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | 50 | － | ns |
| tRTR | Reset Recovery Time | 10 | － | 10 | － | 10 | － | 10 | － | 10 | － | 15 | － | ns |
| tRTC | Retransmit Cycle Time | 25 | － | 30 | 二 | 35 | － | 40 | － | 45 | － | 65 | － | ns |
| tRT | Retransmit Puise Width ${ }^{(2)}$ | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | 50 | 二 | ns |
| tRTS | Retransmit Set－up Time ${ }^{(3)}$ | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | 50 | － | ns |
| tRSR | Retransmit Recovery Time | 10 | － | 10 | － | 10 | － | 10 | － | 10 | － | 15 | － | ns |
| tEFL | Reset to EF LOW | － | 25 | － | 30 | － | 35 | － | 40 | － | 45 | － | 65 | ns |
| tHFH，tFFH | Reset to HF and FF HIGH | － | 25 | － | 30 | － | 35 | － | 40 | － | 45 | － | 65 | ns |
| tRTF | Retransmit LOW to Flags Valid | － | 25 | － | 30 | － | 35 | － | 40 | － | 45 | － | 65 | ns |
| tREF | Read LOW to EF LOW | － | 15 | － | 20 | － | 25 | － | 30 | － | 30 | － | 45 | ns |
| tRFF | Read HIGH to FF HIGH | － | 15 | － | 20 | － | 25 | － | 30 | － | 30 | － | 45 | ns |
| tRPE | Read Pulse Width after EF HIGH | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | 50 | － | ns |
| tWEF | Write HIGH to EF HIGH | － | 15 | － | 20 | － | 25 | － | 30 | － | 30 | － | 45 | ns |
| tWFF | Write LOW to FF LOW | － | 15 | － | 20 | － | 25 | － | 30 | － | 30 | － | 45 | ns |
| tWHF | Write LOW to HF Flag LOW | － | 25 | － | 30 | － | 35 | － | 40 | － | 45 | － | 65 | ns |
| tRHF | Read HIGH to HF Flag HIGH | － | 25 | － | 30 | － | 35 | － | 40 | － | 45 | － | 65 | ns |
| tWPF | Write Pulse Width after FF HIGH | 15 | － | 20 | － | 25 | － | 30 | － | 35 | 二 | 50 | － | ns |
| tXOL | Read／Write LOW to XO LOW | － | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | 50 | ns |
| $\pm \mathrm{XOH}$ | Read／Write HIGH to XO HIGH | － | 15 | － | 20 | － | 25 | － | 30 | － | 35 | － | 50 | ns |
| tXI | XI Pulse Width ${ }^{(2)}$ | 15 | － | 20 | － | 25 | － | 30 | 二 | 35 | － | 50 | － | ns ． |
| tXIR | XI Recovery Time | 10 | － | 10 | － | 10 | － | 10 | － | 10 | － | 10 | － | ns |
| tXIS | XI Set－up Time | 10 | － | 10 | － | 10 | － | 10 | － | 15 | － | 15 | － | ns |

NOTES：
1．Timings referenced as in AC Test Conditions．
2．Pulse widths less than minimum are not allowed．
3．Values guaranteed by design，not currently tested．
4．Only applies to read data flow－through mode．

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Condition | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN $^{(1)}$ | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| CoUT $^{(1,2)}$ | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 10 | pF |
| NOTES: | 3140 tb 08 |  |  |  |

1. This parameter is sampled and not $100 \%$ tested.
2. With output deselected.

## SIGNAL DESCRIPTIONS

## Inputs:

DATA IN (D0-D8) - Data inputs for 9-bit wide data.

## Controls:

RESET ( $\overline{\mathrm{RS}}$ ) - Reset is accomplished whenever the Reset $(\overline{\mathrm{RS}})$ input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. Both the Read Enable $(\overline{\mathrm{R}})$ and Write Enable ( $\overline{\mathrm{W}}$ ) inputs must be in the HIGH state during the window shown in Figure 2 (i.e. thss before the rising edge of $\overline{R S}$ ) and should not change until trsR after the rising edge of $\overline{\mathrm{RS}}$.

WRITE ENABLE $(\bar{W})-A$ write cycle is initiated on the falling edge of this input if the Full Flag (㢄) is not set. Data set-up and hold times must be adhered-to, with respect to the rising edge of the Write Enable $(\overline{\mathrm{W}}$ ). Data is stored in the RAM array sequentially and independently of any on-going read operation.

Afterhalf of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be set to LOW, and will remain set until the difference between the write pointer and read pointer is less-than or equal to one-half of the total memory of the device. The Half-Full Flag ( $\overline{\mathrm{HF}}$ ) is reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (所) will go LOW on the falling edge of the last write signal, which inhibits further write operations. Upon the completion of a valid read operation, the Full Flag (FF) will go HIGH after tRFF, allowing a new valid write to begin. When the FIFO is full, the internal write pointer is blocked from $\bar{W}$, so external changes in $\bar{W}$ will notaffect the FIFO when it is full.


OR EQUIVALENT CIRCUIT
3140 drw 04
Figure 1. Output Load
*Includes jig and scope capacitances.

READ ENABLE $(\overline{\mathrm{R}})$-A read cycle is initiated on the falling edge of the Read Enable $(\overline{\mathrm{R}})$, provided the Empty Flag ( $\overline{\mathrm{EF}}$ ) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable ( $\overline{\mathrm{R}})$ goes HIGH, the Data Outputs ( Q o through Q8) will return to a high-impedance condition until the next Read operation. When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, allowing the "final" read cycle but inhibiting further read operations, with the data outputs remaining in a highimpedance state. Once a valid write operation has been accomplished, the Empty Flag (EF) will go HIGH after twEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from $\overline{\mathrm{R}}$ so external changes will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT $(\overline{\mathrm{F}} / \overline{\mathrm{RT}})$ - This is a dualpurpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first device loaded (see Operating Modes). The Single Device Mode is initiated by grounding the Expansion In (XI).

The IDT7207 can be made to retransmit data when the Retransmit Enable Control ( $\overline{\mathrm{RT}}$ ) input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. The status of the Flags will change depending on the relative locations of the read and write pointers. Read Enable $(\overline{\mathrm{R}})$ and Write Enable $(\overline{\mathrm{W}})$ must be in the HIGH state during retransmit. This feature is useful when less than 32,768 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode.

EXPANSION IN ( $\overline{(X)}$ - This input is a dual-purpose pin. Expansion $\operatorname{In}(\overline{\mathrm{XI}})$ is grounded to indicate an operation in the single device mode. Expansion $\ln (\overline{\mathrm{XI}})$ is connected to Expansion Out $(\overline{\mathrm{XO}})$ of the previous device in the Depth Expansion or Daisy-Chain Mode.

## Outputs:

FULL FLAG $(\overline{F F})$ —The Full Flag $(\overline{\mathrm{FF}})$ will go LOW, inhibiting further write operations, when the device is full. If the read pointer is not moved after Reset ( $\overline{\mathrm{RS}}$ ), the Full Flag ( $\overline{\mathrm{FF}}$ ) will go LOW after 32,768 writes.

EMPTY FLAG ( $\overline{E F}$ ) - The Empty Flag ( $\overline{\mathrm{EF}}$ ) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

EXPANSION OUT/HALF-FULL FLAG ( $\overline{X O} / \overline{\mathrm{H}} \overline{\mathrm{F}})$-This is a dual-purpose output. In the single device mode, when Expansion $\operatorname{In}(\overline{\mathrm{XI}})$ is grounded, this output acts as an indication of a halffull memory.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be set to LOW
and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{\mathrm{HF}}$ ) is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion In ( $\overline{\mathrm{XI}})$ is connected to Expansion Out ( $\overline{\mathrm{XO}})$ of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory. There will be an $\overline{\mathrm{XO}}$ pulse when the Write pointer reaches the last location of memory, and an additional $\overline{X O}$ pulse when the Read pointer reaches the last location of memory.

DATA OUTPUTS (Q0-Q8) - Qo-Q8 are data outputs for 9bit wide data. These outputs are in a high-impedance condition whenever Read $(\bar{R})$ is in a HIGH state.


3140 dwo 05
NOTE:

1. $\bar{W}$ and $\bar{R}=V_{I H}$ around the rising edge of $\overline{\mathrm{R}}$.

Figure 2. Reset


Figure 3. Asynchronous Write and Read Operation


Figure 4. Full FlagTiming From Last Write to First Read


Figure 5. Empty Flag Timing From Last Read to First Write


NOTE:

1. $\overline{E F}, \overline{F F}$ and $\overline{H F}$ may change status during Retransmit, but flags will be valid at tRTC.

Figure 6. Retransmit


Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse.


Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse.


Figure 9. Half-Full Flag Timing


Figure 10. Expansion Out


Figure 11. Expansion In

## OPERATING MODES:

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. FF is monitored on the device where $\bar{W}$ is used; $\bar{E} F$ is monitored on the device where $\bar{R}$ is used). For additional information, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs.

## Single Device Mode

A single IDT7207 may be used when the application requirements are for 32,768 words or less. The IDT7207 is in a Single Device Configuration when the Expansion In (要) control input is grounded (see Figure 12).

## Depth Expansion

The IDT7207 can easily be adapted to applications when the requirements are for greater than 32,768 words. Figure 14 demonstrates Depth Expansion using three IDT7207s. Any depth can be attained by adding additional IDT7207s. The IDT7207 operates in the Depth Expansion mode when the following conditions are met:

1. The first device must be designated by grounding the First Load ( $\overline{\mathrm{FL}}$ ) control input.
2. All other devices must have $\overline{\mathrm{FL}}$ in the HIGH state.
3. The Expansion Out ( $\overline{\mathrm{XO}}$ ) pin of each device must be tied to the Expansion $\ln (\overline{\mathrm{XI}})$ pin of the next device. See Figure 14.
4. External logic is needed to generate a composite Full Flag
 $\overline{\text { EFs }}$ and ORing of all $\overline{\mathrm{FF}}$ S (i.e. all must be set to generate the correct composite $\overline{\mathrm{FF}}$ or EF ). See Figure 14.
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag ( $\overline{\mathrm{HF})}$ ) are not available in the Depth Expansion Mode.

For additional information, referto Tech Note 9: Cascading FIFOs or FIFO Modules.

## USAGE MODES:

## Width Expansion <br> Word width may be increased simply by connecting the

corresponding input control signals of multiple devices. Status flags ( $\overline{\mathrm{EF}}, \overline{\mathrm{FF}}$ and $\overline{\mathrm{HF}}$ ) can be detected from any one device. Figure 13 demonstrates an 18 -bit word width by using two IDT7207s. Any word width can be attained by adding additional IDT7207s (Figure 13).

## Bidirectional Operation

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7207s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

## Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flowthrough mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in ( $\mathrm{tWEF}+\mathrm{tA}$ ) ns after the rising edge of $\bar{W}$, called the first write edge, and it remains on the bus until the $\overline{\mathrm{R}}$ line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after tRHz ns. The EFline would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The $\overline{\mathrm{R}}$ line causes the $\overline{F F}$ to be deasserted but the $\bar{W}$ line being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of $\bar{W}$, the new word is loaded in the FIFO. The $\bar{W}$ line must be toggled when FF is not asserted to write new data in the FIFO and to increment the write pointer.

## Compound Expansion

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).


Figure 12. Block Diagram of $32,768 \times 9$ FIFO Used in Single Device Mode


NOTE:

1. Flag detection is accomplished by monitoring the $\overline{\mathrm{FF}}, \overline{\mathrm{EF}}$ and $\overline{\mathrm{HF}}$ signals on either (any) device used in the width expansion configuration. Do not connect any output signals together.

Figure 13. Block Diagram of $32,768 \times 18$ FIFO Memory Used in Width Expansion Mode

## TRUTH TABLES

TABLE I - RESET AND RETRANSMIT
SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |  |
| :--- | :---: | :---: | :---: | :--- | :--- | :--- | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{HF}}$ |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X |
| Read Write | $\mathbf{1}$ | 1 | 0 | Increment ${ }^{(1)}$ | Increment ${ }^{(1)}$ | X | X | X |

NOTE:
3140 tbl 09

1. Pointer will Increment if flag is HIGH.

## TABLE II - RESET AND FIRST LOAD

DEPTH EXPANSION/COMPOUND EXPANSION MODE

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FL}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ |
| Reset First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Reset all Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | $(1)$ | X | X | X | X |

## NOTES:

1. $\overline{X I}$ is connected to $\overline{X O}$ of previous device. See Figure 14.
2. $\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{FU} / \mathrm{RT}}=$ First Load/Retransmit, $\overline{\mathrm{EF}}=$ Empty Flag Output, $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{\mathrm{XI}}=$ Expansion Input, $\overline{\mathrm{FF}}=$ Half-Full Flag Output


Figure 14. Block Diagram of $98,304 \times 9$ FIFO Memory (Depth Expansion)


Figure 15. Compound FIFO Expansion


Figure 16. Bidirectional FIFO Operation

DATA IN


Figure 17. Read Data Flow-Through Mode


Figure 18. Write Data Flow-Through Mode

## ORDERING INFORMATION

| IDT | XXXX | X | XX | X | X |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Devic Type | Power | Speed | Package | Process/ Temperature Range Range |  |
|  |  |  |  |  | $\left\{\begin{array}{l} \text { Blank } \\ \text { B } \end{array}\right.$ | $\begin{aligned} & \text { Commercial }\left(0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right) \\ & \text { Military }\left(-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}\right) \\ & \text { Compliant to MIL-STD- } 883 \text {, Class B } \end{aligned}$ |
|  |  |  |  |  | $\left\lvert\, \begin{aligned} & P \\ & D \\ & J \\ & L\end{aligned}\right.$ | Plastic DIP <br> Ceramic DIP <br> Plastic Leaded Chip Carrier <br> Leadless Chip Carrier (Military only) |
|  |  |  |  |  | \| $\begin{aligned} & 15 \\ & 20 \\ & 25 \\ & 30 \\ & 35 \\ & 50\end{aligned}$ |  |
|  |  |  |  |  | - L | Low Power |
|  |  |  |  |  | - 7207 | 32,768 9 FIFO 3140 dm 22 |

## FEATURES:

- 3.3V family uses $70 \%$ less power than the 5 Volt 7201/ 02/03/04 family
- $512 \times 9$ organization (72V01)
- $1024 \times 9$ organization (72V02)
- $2048 \times 9$ organization (72V03)
- $4096 \times 9$ organization (72V04)
- Functionally compatible with $720 x$ family
- 25 ns access time
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Status Flags: Empty, Half-Full, Full
- Auto-retransmit capability
- Available in 32 -pin PLCC and 28 -pin SOIC Package (to be determined)


## DESCRIPTION:

The IDT72V01/72V02/72V03/72V04 are dual-port FIFO memories that operate at a power supply voltage (Vcc) between 3.0 V and 3.6 V . Their architecture, functional operation and pin assignments are identical to those of the IDT7201/

7202/7203/7204. These devices load and empty data on a first-in/first-out basis. They use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write $(\overline{\mathrm{W}})$ andRead $(\overline{\mathrm{R}})$ pins. The devices have a maximum data access time as fast as 25 ns .

The devices utilize a 9 -bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. They also feature a Retransmit ( $\overline{\mathrm{RT}}$ ) capability that allows for reset of the read pointer to its initial position when RT is pulsed low to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

The IDT72V01/72V02/72V03/72V04 is fabricated using IDT's high-speed CMOS technology. It has been designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

## FUNCTIONAL BLOCK DIAGRAM



3033 drw 01

## PIN CONFIGURATIONS



SMALL OUTLINE PACKAGE TO BE DETERMINED

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | mA |

## NOTE:

3033 tb 01

1. Stresses greater than those listed underABSOLUTEMAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Condition | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 8 | pF |
| CoUT | Output Capacitance | VoUT $=0 \mathrm{~V}$ | 8 | pF |

## NOTE:

3033 tbl 02

1. This parameter is sampled and not $100 \%$ tested.


PLCC TOP VIEW

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Rating | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 3.0 | 3.3 | 3.6 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{VIH}^{(1)}$ | Input High Voltage | 2.0 | - | $\mathrm{Vcc}+0.5$ | V |
| $\mathrm{VIL}^{(2)}$ | Input Low Voltage | - | - | 0.8 | V |

## NOTES:

3033 tbl 03

1. $\mathrm{VIH}=2.6 \mathrm{~V}$ for $\overline{\mathrm{X}}$ input (commercial).
2. 1.5 V undershoots are allowed for 10 ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VCC}=3.3 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | $\begin{gathered} \text { IDT72V01/72V02/ } \\ 72 \mathrm{~V} 03 / 72 \mathrm{~V} 04 \\ \text { Commercial } \\ \mathrm{ta}=25 \mathrm{~ns} \\ \hline \end{gathered}$ |  |  | IDT72V01/72V02/ 72V03/72V04 Commercial tA $=\mathbf{3 5} \mathrm{ns}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| ILI ${ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -1 | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{LLO}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage $10 \mathrm{H}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| Vol | Output Logic " 0 " Voltage loL $=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{lcc}^{(3,4)}$ | Active Power Supply Current | - | 35 | 50 | - | 35 | 50 | mA |
| $\mathrm{IcCa}^{(3)}$ | Standby Current ( $\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V} / \mathrm{H})$ | - | 5 | 8 | - | 5 | 8 | mA |
| Icc3(L) ${ }^{(3)}$ | Power Down Current (All Input = Vcc-0.2V) | - | - | 0.3 | - | - | 0.3 | mA |

NOTES:

1. Measurements with $0.4 \leq \mathrm{V} \mathbb{N} \leq \mathrm{VCC}$.
2. $\bar{R} \geq \mathrm{VIH}, 0.4 \leq$ Vout $\leq \mathrm{Vcc}$.
3. Icc measurements are made with outputs open (only capacitive loading).
4. Tested at $f=20 \mathrm{MHz}$.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VcC}=3.3 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )


| tRS | Reset Pulse Width ${ }^{(2)}$ | 25 | - | 35 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRSS | Reset Set-up Time ${ }^{(3)}$ | 25 | - | 35 | - | ns |
| tRSR | Reset Recovery Time | 10 | - | 10 | - | ns |
| tric | Retransmit Cycle Time | 35 | - | 45 | - | ns |
| tRT | Retransmit Pulse Width ${ }^{(2)}$ | 25 | - | 35 | - | ns |
| tRTS | Retransmit Set-up Time ${ }^{(3)}$ | 25 | - | 35 | - | ns |
| tRTR | Retransmit Recovery Time | 10 | - | 10 | - | ns |
| tEFL | Reset to Empty Flag LOW | - | 35 | - | 45 | ns |
| tHFF,FFH | Reset to Half-Full and Full Flag HJGH | - | 35 | - | 45 | ns |
| trif | Retransmit LOW to Flags Valid | - | 35 | - | 45 | ns |
| tREF | Read LOW to Empty Flag LOW | - | 25 | - | 30 | ns |
| tRFF | Read HIGH to Full Flag HIGH | - | 25 | - | 30 | ns |
| tRPE | Read Pulse Width after EF HIGH | 25 | - | 35 | - | ns |
| tWEF | Write HIGH to Empty Flag HIGH | - | 25 | - | 30 | ns |
| tWFF | Write LOW to Full Flag LOW | - | 25 | - | 30 | ns |
| tWHF | Write LOW to Half-Full Flag LOW | - | 35 | - | 45 | ns |
| tRHF | Read HIGH to Half-Full Flag HIGH | - | 35 | - | 45 | ns |
| tWPF | Write Pulse Width after FFF HIGH | 25 | - | 35 | - | ns |
| txol | Read/Write to XO LOW | - | 25 | - | 35 | ns |
| tXOH | Read/Write to $\overline{\mathrm{XO}} \mathrm{HIGH}$ | - | 25 | - | 35 | ns |
| txI | $\overline{\text { XI Pulse Width }}{ }^{(2)}$ | 25 | - | 35 | - | ns |
| tXIR | $\overline{\mathrm{XI}}$ Recovery Time | 10 | - | 10 | - | ns |
| txis | $\overline{\text { XI }}$ Set-up Time | 10 | - | 10 | - | ns |

NOTES:

1. Timings referenced as in $A C$ Test Conditions.
2. Values guaranteed by design, not currently tested.
3. Pulse widths less than minimum value are not allowed.
4. Only applies to read data flow-through mode.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

3033 tbl 06

## SIGNAL DESCRIPTIONS

## INPUTS:

DATA IN (Do - D8)
Data inputs for 9-bit wide data.

## CONTROLS:

## RESET ( $\overline{\mathrm{RS}})$

Reset is accomplished whenever the Reset ( $\overline{\mathrm{RS}}$ ) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read Enable ( $\overline{\mathrm{R}}$ ) and Write Enable $(\overline{\mathrm{W}})$ inputs must be in the HIGH state during the window shown in Figure 2, (i.e., tRSS before the rising edge of RS) and should not change until trsR after the rising edge of $\overline{\mathrm{RS}}$. Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be reset to HIGH after Reset ( $\overline{\mathrm{RS}}$ ).

## WRITE ENABLE ( $\bar{W}$ )

A write cycle is initiated on the falling edge of this input if the Full Flag (FF) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable $(\bar{W})$. Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be set to LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{\mathrm{HF}})$ is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (FF) will go LOW, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag (FF) will go HIGH after tRFF, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from $\bar{W}$, so external changes in $\bar{W}$ will not affect the FIFO when it is full.

## READ ENABLE ( $\overline{\mathrm{R}}$ )

A read cycle is initiated on the falling edge of the Read Enable $(\overline{\mathrm{R}})$ provided the Empty Flag ( $\overline{\mathrm{EF}}$ ) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable ( $\overline{\mathrm{R}}$ ) goes HIGH, the Data Outputs ( $\mathrm{Q} 0-\mathrm{Q}$ ) will return to a high impedance


Figure 1. Output Load

* Includes scope and jig capacitances.
condition until the next Read operation. When all data has been read from the FIFO, the Empty Flag (EF) will go LOW, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a HIGH impedance state. Once a valid write operation has been accomplished, the Empty Flag ( $\overline{\mathrm{EF}}$ ) will go HIGH after twEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from $\overline{\mathrm{R}}$ so external changes in $\overline{\mathrm{R}}$ will not affect the FIFO when it is empty.


## FIRST LOAD/RETRANSMIT (ㅍ/RT)

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the restransmit input. The Single Device Mode is initiated by grounding the Expansion $\ln (\overline{\mathrm{XI}})$.

The IDT72V01/72V02/72V03/72V04 can be made to retransmit data when the Retransmit Enable control ( $\overline{\mathrm{RT}}$ ) input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable ( $\overline{\mathrm{R}}$ ) and Write Enable $(\overline{\mathrm{W}})$ must be in the HIGH state during retransmit. This feature is useful when less than 512/1024/2048/4096 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag (HF), depending on the relative locations of the read and write pointers.

## EXPANSION IN (文)

This input is a dual-purpose pin. Expansion $\ln (\overline{\mathrm{XI}})$ is grounded to indicate an operation in the single device mode. Expansion In $(\overline{\mathrm{XII}})$ is connected to Expansion Out ( $\overline{\mathrm{XO}})$ of the previous device in the Depth Expansion or Daisy Chain Mode.

## OUTPUTS:

## FULL FLAG (FF)

The Full Flag (扉) will go LOW, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset ( $\overline{\mathrm{RS}}$ ), the Full-Flag ( $\overline{\mathrm{FF}}$ ) will go LOW after 512/1024/2048/4096 writes to the IDT72V01/72V02/ 72V03/72V04.

## EMPTY FLAG (EF)

The Empty Flag ( $\overline{\mathrm{EF}}$ ) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

EXPANSION OUT/HALF-FULL FLAG ( $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ )
This is a dual-purpose output. In the single device mode, when Expansion $\operatorname{In}(\overline{\mathrm{II}})$ is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled and at the falling edge of
the next write operation, the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be set LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{\mathrm{FF}}$ ) is then reset by using rising edge of the read operation.

In the Depth Expansion Mode, Expansion In ( $\overline{\mathrm{XI}})$ is connected to Expansion Out ( $\overline{\mathrm{XO}}$ ) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.


Figure 2. Reset
NOTES:

1. $\overline{E F}, \overline{F F}, \overline{H F}$ may change status during Reset, but flags will be valid at tasc.
2. $\bar{W}$ and $\bar{R}=V_{I H}$ around the rising edge of $\overline{\mathrm{RS}}$.


3033 drw 05
Figure 3. Asynchronous Write and Read Operation


Figure 4. Full Flag From Last Write to First Read


3033 drw 07
Figure 5. Empty Flag From Last Read to First Write



3033 drw 09
Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse


3033 drw 10
Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse


Figure 9. Half-Full Flag Timing


Figure 10. Expansion Out
3033 drw 12


Figure 11. Expansion In

## OPERATING MODES:

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. $\overline{\mathrm{FF}}$ is monitored on the device where $\bar{W}$ is used; $\overline{\mathrm{EF}}$ is monitored on the device where $\overline{\mathrm{R}}$ is used). For additional information, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note

## 6: Designing with FIFOs.

## Single Device Mode

A single IDT72V01/72V02/72V03/72V04 may be used when the application requirements are for $512 / 1024 / 2048 /$ 4096 words or less. IDT72V01/72V02/72V03/72V04 is in a Single Device Configuration when the Expansion In ( $\overline{\mathrm{XI}})$ control input is grounded (see Figure 12).

## Depth Expansion

The IDT72V01/72V02/72V03/72V04 caneasily be adapted to applications when the requirements are for greater than 512/1,024/2,048/4,096 words. Figure 14 demonstrates Depth Expansion using three IDT72V01/72V02/72V03/72V04s. Any depth can be attained by adding additional IDT72V01/72V02/ $72 \mathrm{~V} 03 / 72 \mathrm{~V} 04 \mathrm{~s}$. The IDT72V01/72V02/72V03/72V04 operates in the Depth Expansion mode when the following conditions are met:

1. The first device must be designated by grounding the First Load ( $\overline{\mathrm{FL}}$ ) control input.
2. All other devices must have $\overline{\mathrm{FL}}$ in the HIGH state.
3. The Expansion Out $(\overline{\mathrm{XO}})$ pin of each device must be tied to the Expansion $\ln (\overline{\mathrm{Xl}})$ pin of the next device. See Figure 14.
4. External logic is needed to generate a composite Full Flag $(\overline{\mathrm{FF}})$ and Empty Flag $(\overline{\mathrm{EF}})$. This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite $\overline{\mathrm{FF}}$ or $\overline{\mathrm{EF}}$ ). See Figure 14.
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag $(\overline{\mathrm{HF}})$ are not available in the Depth Expansion Mode.
For additional information, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.

## USAGE MODES:

## Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{\mathrm{EF}}, \overline{\mathrm{FF}}$ and $\overline{\mathrm{HF}}$ ) can be detected from any one device.

Figure 13 demonstrates an 18-bit word width by using two IDT72V01/72V02/72V03/72V04s. Any word width can be attained by adding additional IDT72V01/72V02/72V03/72V04s (Figure 13).

## Bidirectional Operation

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT72V01/72V02/72V03/72V04s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

## Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flowthrough mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (twEF + tA) ns after the rising edge of $\bar{W}$, called the first write edge, and it remains on the bus until the $\overline{\mathrm{R}}$ line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after trhz ns. The $\overline{E F}$ line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The $\bar{R}$ line causes the $\overline{F F}$ to be deasserted but the $\bar{W}$ line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of $\bar{W}$, the new word is loaded in the FIFO. The $\bar{W}$ line must be toggled when $\overline{\mathrm{FF}}$ is not asserted to write new data in the FIFO and to increment the write pointer.

## Compound Expansion

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).


Figure 12. Block Diagram of Single $1024 \times 9$ FIFO


## TABLE I-RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{HF}}$ |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | $\overline{\mathrm{X}}$ | X | X |
| Read Write | $\mathbf{1}$ | 1 | 0 | Increment ${ }^{(1)}$ | Increment $^{(1)}$ | X | X | X |

NOTE:

1. Pointer will increment if flag is HIGH.

## TABLE II—RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FL}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ |
| Reset First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Reset All Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | $(1)$ | X | X | X | X |

## NOTE:

3033 tbl 08

1. $\overline{X I}$ is connected to $\overline{X O}$ of previous device. See Figure 14. $\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit, $\overline{\mathrm{EF}}=$ Empty Flag Output, $\overline{\mathrm{FF}}=\mathrm{Flag}$ Full Output, $\overline{\mathrm{XI}}=$ Expansion Input, $\overline{\mathrm{HF}}=$ Half-Full Flag Output


Figure 14. Block Diagram of $3072 \times 9$ FIFO Memory (Depth Expansion)


Figure 15. Compound FIFO Expansion

## NOTES:

1. For depth expansion block see section on Depth Expansion and Figure 14.
2. For Flag detection see section on Width Expansion and Figure 13.


Figure 16. Bidirectional FIFO Mode


3033 drw 19
Figure 17. Read Data Flow-Through Mode


Figure 18. Write Data Flow-Through Mode

## ORDERING INFORMATION



Integrated Device Technology, Inc.

BUS-MATCHING
IDT72510
BIDIRECTIONAL FIFO
IDT72520
$512 \times 18$-BIT - $1024 \times 9$-BIT
$1024 \times 18-$ BIT $-2048 \times 9$-BIT

## FEATURES:

- Two side-by-side FIFO memory arrays for bidirectional data transfers
- $512 \times 18$-Bit $-1024 \times 9$-Bit (IDT72510)
- $1024 \times 18$-Bit $-2048 \times 9$-Bit (IDT72520)
- 18-bit data bus on Port A side and 9-bit data bus on Port B side
- Can be configured for 18-to-9-bit, 36-to-9-bit, or 36-to-18bit communication
- Fast 25 ns access time
- Fully programmable standard microprocessor interface
- Built-in bypass path for direct data transfer between two ports
- Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO
- Two programmable flags, Almost-Empty and Almost-Full for each FIFO
- Programmable flag offset can be set to any depth in the FIFO
- Any of the eight internal flags can be assigned to four external flag pins
- Flexible reread/rewrite capabilities.
- On-chip parity checking and generation
- Standard DMA control pins for data exchange with peripherals
- IDT72510 and IDT72520 available in the the 52-pin PLCC package


## DESCRIPTION:

The IDT72510 and IDT72520 are highly integrated firstin, first-out memories that enhance processor-to-processor and processor-to-peripheral communications. IDT BiFIFOs integrate two side-by-side memory arrays for data transfers in two directions.

The BiFIFOs have two ports, A and B , that both have standard microprocessor interfaces. All BiFIFO operations are controlled from the 18 -bit wide Port A . The BiFIFOs incorporate bus matching logic to convert the 18 -bit wide memory data paths to the 9 -bit wide Port B data bus. The BiFIFO s have a bypass path that allows the device connected to Port A to pass messages directly to the Port B device.

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.

The IDT BiFIFOs have programmable flags. Each FIFO memory array has four internal flags, Empty, Almost-Empty, Almost-Full and Full, for a total of eight internal flags. The Almost-Empty and Almost-Full flag offsets can be set to any depth through the Configuration Registers. These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through one Configuration Register.

Port B has parity, reread/rewrite and DMA functions. Parity generation and checking can be done by the BiFIFO on data passing through Port B. The Reread and Rewrite con-

SIMPLIFIED BLOCK DIAGRAM

trols will read or write Port B data blocks multiple times. The BiFIFOs have three pins, REQ, ACK and CLK, to control DMA transfers from Port $B$ devices.

## PIN CONFIGURATION



## PIN DESCRIPTIONS

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| DA0-DA15 | Data A | 1/O | Data inputs and outputs for 16 bits of the 18-bit Port A bus. |
| DA16-DA17 | Parity A | 1/O | DA16 is the parity bit for DA0-DA7. DA17 is the parity bit for DA8DA15. DA16 and DA17 can be used as two extra data bits if the parity generate function is disabled. |
| $\overline{\mathrm{CS}} \mathrm{A}$ | Chip Select A | 1 | Port A is accessed when Chip Select A is LOW. |
| $\overline{\mathrm{DS}} \mathrm{A}$ | Data Strobe A | I | Data is written into Port A on the rising edge of Data Strobe when Chip Select is LOW. Data is read out of Port A on the falling edge of Data Strobe when Chip Select is LOW. |
| $\mathrm{R} / \bar{W} A$ | Read/Write A | 1 | This pin controls the read or write direction of Port A. When $\overline{\mathrm{CS}} \mathrm{A}$ is LOW and R $\bar{W} A$ is HIGH, data is read from Port $A$ on the falling edge of $\overline{D S} A$. When $\overline{C S A} A$ is LOW and $R \bar{W} A$ is LOW, data is written into Port $A$ on the rising edge of $\overline{D S A}$. |
| A0, A1 | Addresses | 1 | When Chip Select $A$ is asserted, A0, A1, and Read/Write A are used to select one of six internal resources. |
| DB0-DB7 | Data B | $1 / 0$ | Data inputs and outputs for 8 bits of the 9 -bit Port B bus. |
| DB8 | Parity B | $1 / 0$ | DB8 is the parity bit for DB0-DB7. DB8 can be used as a data bit if the parity generate function is disabled. |
| $\overline{\mathrm{R}} \mathrm{B}$ ( $\overline{\mathrm{DS}} \mathrm{B}$ ) | Read B | I or O | If Port $B$ is programmed to processor mode, this pin functions as an input. If Port $B$ is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface $(\overline{\mathrm{R}} \mathrm{B})$ or as part of a Motorola-style interface ( $\overline{\mathrm{DS}} \mathrm{B}$ ). As an Intel-style interface, data is read from Port $B$ on a falling edge of $\bar{R} B$. As a Motorola-style interface, data is read on the falling edge of $\overline{\mathrm{DS}} \mathrm{B}$ or written on the rising edge of $\overline{\mathrm{DS}} \mathrm{B}$ through Port B . The Default is Intelstyle processor mode ( $\overline{\mathrm{R}} \mathrm{B}$ as an input). |
| $\bar{W} B(R / \bar{W} B)$ | Write B | 1 or 0 | If Port $B$ is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface ( $\bar{W} B$ ) or as part of a Motorola-style interface ( $\mathrm{R} \overline{\mathrm{W}} B$ ). As an Intel style interface, data is written to Port $B$ on a rising edge of $\bar{W} B$. As a Motorola-style interface, data is read ( $\mathrm{R} \overline{\mathrm{W}} \mathrm{B}=\mathrm{HIGH}$ ) or written ( $R /$ $\bar{W} B=L O W$ ) to Port B in conjunction with a Data Strobe B falling or rising edge. The Default is Intel-style processor mode ( $\bar{W} B$ as input). |
| $\overline{\mathrm{RER}}$ | Reread | I | Loads A-to-B FIFO Read Pointer with the value of the Reread Pointer when LOW. |
| REW | Rewrite | I | Loads B-to-A FIFO Write Pointer with the value of the Rewrite Pointer when LOW. |
| LDRER | Load Reread | I | Loads the Reread Pointer with the value of the A-to-B FIFO Read Pointer when HIGH. This signal is accessible through the Command Register. |
| LDREW | Load Rewrite | 1 | Loads the Rewrite Pointer with the value of the B-to-A FIFO Write Pointer when HIGH. This signal is accessible through the Command Register. |
| REQ | Request | I | When Port $B$ is programmed in peripheral mode, asserting this pin begins a data transfer. Request can be programmed either active HIGH or active LOW. |

PIN DESCRIPTIONS

| Symbol | Name | I/O | Description |
| :--- | :--- | :---: | :--- |
| ACK | Acknowledge | O | When Port B is programmed in peripheral mode, Acknowledge is <br> asserted in response to a Request signal. This confirms that a data <br> transfer may begin. Acknowledge can be programmed either active <br> HIGH or active LOW. |
| CLK | Clock | I | This pin is used to generate timing for ACK, $\bar{R} B, \bar{W} B$, <br> $\overline{D S B}$ and R/WB when Port B is in the peripheral mode. |
| FLGA-FLGD | Flags | O | These four outputs pins can be assigned to any one of the eight <br> internal flags in the BiFIFO. Each of the two internal FIFOs (A-to-B <br> and B-to-A) has four internal flags: Empty, Almost-Empty, Almost- <br> Full, and Full. If parity checking is enabled, the FLGA pin can also <br> be assigned as a parity error output. |
| $\overline{\text { RS }}$ | Reset | I | A LOW on this pin will perform a reset of all BiFIFO functions. <br> Software reset can be achieved through command register. |
| VCC | Power | Ground | There are two +5V power pins on all four devices. |
| GND | There are four ground pins |  |  |

：

0

NOTES：
（＊）Can be programmed either active high or active low in internal configuration registers
（ $\dagger$ ）Accessible through internal registers．
$(\dagger \dagger)$ Can be programmed through an internal configuration register to be either an input or an output．

## FUNCTIONAL DESCRIPTION

IDT's BiFIFO family is versatile for both multiprocessor and peripheral applications. Data can be sent through both FIFO memories concurrently, thus freeing both processors from laborious direct memory access (DMA) protocols and frequent interrupts.

Two full 18 -bit wide FIFOs are integrated into the IDT BiFIFO, making simultaneous data exchange possible. Each FIFO is monitored by separate internal read and write pointers, so communication is not only bidirectional, it is also totally independent in each direction. The processor connected to Port A of the BiFIFO can send or receive messages directly to the Port B device using the BiFIFO's 9 -bit bypass path.

The BiFIFOs can be used in three different bus configurations: 18 bits to 9 bits, 36 bits to 9 bits and 36 bits to 18 bits. One BiFIFO can be used for the 18- to 9 -bit configuration, and two BiFIFOs are required for 36 - to 9 -bit or 36 - to 18 -bit configurations. Bits 11 and 12 of Configuration Register 5 determine the BiFIFO configuration (see Table 11 for Configuration Register 5 format).

The microprocessor or microcontroller connected to Port A controls all operations of the BiFIFOs. Thus, all Port A interface pins are inputs driven by the controlling processor. Port B can be programmed to interface either with a second processor or a peripheral device. When Port $B$ is programmed in processor interface mode, the Port B interface pins are inputs driven by the second processor. If a peripheral device is connected to the BiFIFOs, Port B is programmed to peripheral interface mode and the interface pins are outputs.

## 18- to 9-bit Configurations

A single BiFIFO can be configured to connect an 18-bit processor to another 9-bit processor or a 9-bit peripheral. Bits 11 and 12 of Configuration Register 5 should be set to 00 for a stand-alone configuration. Figures 1 and 2 show the BiFIFO in 18- to 9 -bit configurations for processor and peripheral interface modes respectively.

## 36- to 9-bit Configurations

Two BiFIFOs can be hooked together to create a 36 -bit to 9 -bit configuration. This means that a 36 -bit processor can

## 36-BIT PROCESSOR to 18-BIT PROCESSOR CONFIGURATION



Figure 1. 36- to 18-Bit Processor Interface Configuration
NOTE:

1. Upper BiFIFO only is used in 18- to 9-bit configuration. Note that Cnt/ $A$ refers to $\overline{\mathrm{CS}} A, A 1, A 0, R \bar{W} A$ and $\overline{\mathrm{DS}} \mathrm{A} ; C_{n t /} B$ refers to $\mathrm{R} \overline{\mathrm{N} B}$ and $\overline{\mathrm{DS}} \mathrm{B}$ or $\overline{\mathrm{R}} \mathrm{B}$ and $\bar{W} B$.

## 36-BIT PROCESSOR to 18 -BIT PERIPHERAL CONFIGURATION



Figure 2. 36- to $\mathbf{1 8}$-Bit Peripheral Interface Configuration
NOTE:

1. Upper BiFIFO only is used in 18 - to 9 -bit configuration. Note that Cntl $A$ refers to $\overline{C_{S}} A, A 1, A 0, R \bar{W} A$ and $\overline{\mathrm{DS}} A ; C n t / B$ refers to $R \bar{W} B$ and $\overline{\mathrm{DS}} B$ or $\overline{\mathrm{R}} \mathrm{B}$ and $\bar{W} B$.
talk to a 9-bit processor or a 9-bit peripheral. Both BiFIFOs are programmed simultaneously through Port A by placing one command word on the most significant 16 data bits and one command word on the least significant 16 data bits (parity bits should be ignored).

One BiFIFO must be programmed as the master device and the other BiFIFO is the slave device. Bits 11 and 12 of Configuration Register 5 are set to 10 for the slave device and 11 for the master device. The first two 9 -bit words on Port B are read from or written to the slave device and the next two 9 -bit words go to the master device.

When both BiFIFOs are in peripheral interface mode, the Port B interface pins of the master device are outputs and this BiFIFO controls the bus. The Port B interface pins of the slave device are inputs driven by the master BiFIFO. Two BiFIFOs are connected in Figure 4 to create a 36 - to 9 -bit peripheral interface.

The two BiFIFOs shown in Figure 3 are configured to connect a 36 -bit processor to a 9 -bit processor.

## 36- to 18-bit Configurations

In a 36 - to 18 -bit configuration, two BiFIFOs operate in parallel. Both BiFIFOs are programmed simultaneously, 16 data bits to each device with the 4 parity bits ignored.

Both BiFIFOs must be programmed into stand-alone mode for a 36 -bit processor to communicate with an 18-bit processor or an 18 -bit peripheral. This means that bits 11 and 12 of

Configuration Register 5 must be set to 00.
This configuration can be extended to wider bus widths ( 54 - to 27 -bits, 72 - to 36 -bits, ...) by adding more BiFIFOs to the configuration. Figures 1 and 2 show multiple BiFIFOs configured for processor and peripheral interface modes respectively.

## Processor Interface Mode

When a microprocessor or microcontroller is connected to Port B, all BiFIFOs in the configuration must be programmed to processor interface mode. In this mode, all Port B interface controls are inputs. Both REQ and CLK pins should be pulled LOW to ensure that the set-up and hold time requirements for these pins are met during reset. Figures 1 and 3 show BiFIFOs in processor interface mode.

## Peripheral Interface Mode

If Port B is connected to a peripheral controller, all BiFIFOs in the configuration must be programmed in the peripheral interface mode. To assure fixed high states for $\overline{R_{B}}$ and $\bar{W} B$ before they are programmed into an output, both pins should be pulled-up to Vcc with 10 K resistors.

If the BiFIFOs are in stand-alone configuration mode (18-to 9 -bit, 36 - to 18 -bit, ...), then the Port B interface pins are all outputs. Of course, only one set of Port B interface pins should be used to control a single peripheral device, while the other interface pins are all ignored. Figure 2 shows stand-
alone configuration BiFIFOs connected to a peripheral.
In a 36- to 9-bit configuration, the master device controls the bus. The Port B interface pins of the master device are outputs and the interface pins of the slave device are inputs. A 36- to 9 -bit configuration of two BiFIFOs connected to a peripheral is shown in Figure 4.

## Port A Interface

The BiFIFO is straightforward to use in microprocessorbased systems because each BiFIFO port has a standard microprocessor control set. Port $A$ has access to six re-
sources: the $A \rightarrow B$ FIFO, the $B \rightarrow A$ FIFO, the 9-bit direct data bus (bypass path), the configuration registers, status and command registers. The Port A Address and Read/Write pins determine the resource being accessed as shown in Table 1. Data Strobe is used to move data in and out of the BiFIFO.

When either of the internal FiFOs are accessed 18 bits of data are transferred across Port A. Since the bypass path is only 9 bits wide, the least significant byte with parity (Da0-Da7, DA16) is used on Port A. All of the registers are 16 bits wide which means only the data bits (Da0-DA15) are passed by Port A.

## 36-BIT PROCESSOR to 9-BIT PROCESSOR CONFIGURATION



Figure 3. 36- to 9-Bit Processor Interface Configuration

## NOTE:

1. Cnt/ $A$ refers to $\overline{C S A}, A_{1}, A 0, R / \bar{W} A$ and $\overline{\mathrm{DS}} A ; C n t / B$ refers to $R / \bar{W} B$ and $\overline{\mathrm{DS}} \mathrm{B}$ or $\overline{\mathrm{R}} \mathrm{B}$ and $\bar{W} B$.

## 36-BIT PROCESSOR to 9-BIT PERIPHERAL CONFIGURATION



Figure 4. 36- to 9-Bit Peripheral Interface Configuration
NOTE:

1. Cnt/ $A$ refers to $\overline{C S} A, A_{1}, A 0, R \bar{W} A$ and $\overline{\mathrm{DS}} A ;$ Cnt/ $B$ refers to $R \bar{W} B$ and $\overline{\mathrm{DS}} B$ or $\overline{\mathrm{R}} \mathrm{B}$ and $\overline{\mathrm{W}} B$.

## PORT A RESOURCES

| $\overline{\mathrm{CS}}$ | $\mathrm{A}_{1}$ | $\mathrm{~A}_{0}$ | Read | Write |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | B $\rightarrow$ A FIFO | $\mathrm{A} \rightarrow$ B FIFO |
| 0 | 0 | 1 | 9-bit Bypass Path | 9-bit Bypass Path |
| 0 | 1 | 0 | Configuration <br> Registers | Configuration <br> Registers |
| 0 | 1 | 1 | Status Register | Command Register |
| 1 | X | X | Disabled | Disabled |

2669 tbl 03
Table 1. Accessing Port A Resources Using CSA, A0, and A1

## Bypass Path

The bypass path acts as a bidirectional bus transceiver directly between Port A and Port B. The direct connection requires that the Port A interface pins are inputs and the Port B interface pins are outputs. The bypass path is 9 bits wide in an 18 - to 9 -bit configuration or in a 36 - to 9 -bit configuration. Only in the 36 - to 18 -bit configuration is the bypass path 18 bits wide.

During bypass operations, the BiFIFOs must be programmed into peripheral interface mode. Bit 10 of Configuration Register 5 (see Table 11) is set to 1 for peripheral interface mode. In a 36- to 9 -bit configuration, both Port B data buses will be active. Data written into Port A will appear on both master and slave Port B buses concurrently. To avoid Port B bus contention, the data on DAO-DA7 and DA16 of both BiFIFOs should be exactly the same. Data read from Port A will appear on pins DA0-DA7 and DA16 of both BiFIFOs within the same 36bit word.

## Command Register

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.

The Command Register is written by setting $\overline{\mathrm{CS}} \mathrm{A}=0, \mathrm{~A}_{1}=$ $1, \mathrm{~A} 0=1$. Commands written into the BiFIFO have a 4 -bit opcode (bit 8 - bit 11) and a 3-bit operand (bit $0-$ bit 2 ) as shown in Figure 5. The commands can be used to reset the BiFIFO, to select the Configuration Register, to perform intelligent reread/rewrite, to set the Port B DMA direction, to set the Status Register format, to modify the Port B Read and Write Pointers, and to clear Port B parity errors. The command opcodes are shown in Table 2.

The reset command initializes different portions of the BiFIFO depending on the command operand. Table 3 shows the reset command operands.

The Configuration Register address is set directly by the command operands shown in Table 4.

Intelligent reread/rewrite is performed by changing the Port $B$ Read Pointer with the Reread Pointer or by changing the

## COMMAND OPERATIONS

| Command <br> Opcode | Function |
| :--- | :--- |
| 0000 | Reset BiFIFO (see Table 3) |
| 0001 | Select Configuration Register (see Table 4) |
| 0010 | Load Reread Pointer with Read Pointer Value |
| 0011 | Load Rewrite Pointer with Write Pointer Value |
| 0100 | Load Read Pointer with Reread Pointer Value |
| 0101 | Load Write Pointer with Rewrite Pointer Value |
| 0110 | Set DMA Transfer Direction (see Table 5) |
| 0111 | Set Status Register Format (see Table 6) |
| 1000 | Increment in byte for A $\rightarrow$ B FIFO Read Pointer <br> (Port B) |
| 1001 | Increment in byte for B $\rightarrow$ A FIFO Write Pointer <br> (Port B) |
| 1010 | Clear Write Parity Error Flag |
| 1011 | Clear Read Parity Error Flag |

Table 2. Functions Performed by Port A Commands
Port B Write Pointer with the Rewrite Pointer. No command operands are required to perform a reread/rewrite operation.

When Port B of the BiFIFO is in peripheral mode, the DMA direction is controlled by the Command Register. Table 5 shows the Port B read/write DMA direction operands.

The BiFIFO supports two Status Register formats. Status Registerformat 1 gives all the internal flag status, while Status Register format 0 provides the data in the Odd Byte Register. Table 6 gives the operands for selecting the appropriate Status Register format. See Table 8 for the details of the two Status Register formats.

Two commands are provided to increment the Port B Read and Write Pointers in case reread/rewrite is performed. Incrementing the pointers guarantees that pointers will be on a word boundary when an odd number of bytes is transmitted through Port $B$. Nooperands are requiredfor these commands.

When parity check errors occur on Port B, a clear parity error command is needed to remove the parity error. There are no operands for these commands.

## Reset

The IDT72510 and IDT72520 have a hardware reset pin ( $\overline{\mathrm{RS}}$ ) that resets all BiFIFO functions. A hardware reset requires the following four conditions: $\overline{\text { RB }}$ B and $\overline{\text { W }}$ B must be HIGH, $\overline{\text { RER }}$ and $\overline{R E W}$ must be HIGH, LDRER and LDREW must be LOW, and $\overline{\mathrm{DS}} \mathrm{A}$ must be HIGH (Figure 9). After a hardware reset, the BiFIFO is in the following state: Configuration Registers $0-3$ are $\mathbf{0 0 0 0} \mathbf{H}$, Configuration Register 4 is set to

## COMMAND FORMAT



Figure 5. Format for Commands Written into Port A

## RESET COMMAND FUNCTIONS

| Reset <br> Operands | Function |
| :---: | :--- |
| 000 | No Operation |
| 001 | Reset B $\rightarrow$ A FIFO (Read, Write, and Rewrite <br> Pointers $=0$ ) |
| 010 | Reset A $\rightarrow$ B FIFO (Read, Write, and Reread <br> Pointers $=0$ ) |
| 011 | Reset B $\rightarrow$ A and A $\rightarrow$ B FIFO |
| 100 | Reset Internal DMA Request Circuitry |
| 101 | No Operation |
| 110 | No Operation |
| 111 | Reset All |

Table 3. Reset Command Functions
$\mathbf{6 4 2 0} \mathrm{H}$, and Configuration Registers 5 and 7 are 0000 H . Additionally, Status Register format 0 is selected, all the pointers including the Reread and Rewrite Pointers are set to 0 , the odd byte register valid bit is cleared, the DMA direction is set to $\mathrm{B} \rightarrow \mathrm{A}$ write, the internal DMA request circuitry is cleared (set to its initial state), and all parity errors are cleared.
$A$ software reset command can reset $A \rightarrow B$ pointers and the $B \rightarrow A$ pointers to 0 independently or together. The request (REQ) DMA circuitry can also be reset independently. A software Reset All command resets all the pointers, the DMA request circuitry, and sets all the Configuration Registers to their default condition. Note that a hardware reset is NOT the same as a software Reset All command. Table 7 shows the BiFIFO state after the different hardware and software resets.

## SELECT CONFIGURATION REGISTER COMMAND FUNCTIONS

| Operands | Function |
| :---: | :--- |
| 000 | Select Configuration Register 0 |
| 001 | Select Configuration Register 1 |
| 010 | Select Configuration Register 2 |
| 011 | Select Configuration Register 3 |
| 100 | Select Configuration Register 4 |
| 101 | Select Configuration Register 5 |
| 110 | Select Configuration Register 6 |
| 111 | Select Configuration Register 7 |

2669 tbl 07
Table 4. Select Configuration Register Command Functions.

## DMA DIRECTION COMMAND FUNCTIONS

| Operands | Function |
| :---: | :--- |
| $\mathrm{XX0}$ | Write B $\rightarrow \mathrm{A}$ FIFO |
| $\mathrm{XX1}$ | Read $\mathrm{A} \rightarrow \mathrm{B}$ FIFO |

2669 tb 08
Table 5. Set DMA Direction Command Functions. Command Only Operates in Peripheral Interface Mode

## STATUS REGISTER FORMAT COMMAND FUNCTIONS

| Operands | Function |
| :---: | :--- |
| XX0 | Status Register Format 0 |
| $\mathrm{XX1}$ | Status Register Format 1 |

Table 6. Command Functions to Set the Status Register Format

## STATE AFTER RESET

|  | Hardware Reset | Software Reset |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ( $\overline{\mathrm{RS}}$ asserted) | $B \rightarrow A(001)$ | $A \rightarrow B$ (010) | $\begin{gathered} \mathrm{B} \rightarrow \mathrm{~A} \text { and } \\ \mathrm{A} \rightarrow \mathrm{~B}(011) \end{gathered}$ | Internal Request (100) | All (111) |
| Configuration Registers 0-3 | 0000H | - | - | - | - | 0000H |
| Configuration Register 4 | 6420 H | - | - | - | - | 6420 H |
| Configuration Register 5 | 0000H | - | - | - | - | 0000H |
| Configuration Register 7 | 0000H | - | - | - | - | 0000 H |
| Status Register format | 0 | - | - | - | - | - |
| $\mathrm{B} \rightarrow \mathrm{A}$ Read, Write, Rewrite Pointers | 0 | 0 | - | 0 | - | 0 |
| A $\rightarrow$ B Read, Write, Reread Pointers | 0 | - | 0 | 0 | - | 0 |
| Odd byte register valid bit | clear | clear | - | clear | - | clear |
| DMA direction | $\mathrm{B} \rightarrow \mathrm{A}$ write | - | - | - | - | - |
| DMA internal request | clear | - | - | - | clear | clear |
| Parity errors | clear | - | - | 二 | - | - |

Table 7. The BiFIFO State After a Reset Command

## Status Register

The Status Register reports the state of the programmable flags, the DMA read/write direction, the Odd Byte Register valid bit, and parity errors. The Status Register is read by setting $\overline{\mathrm{CS}}_{\mathrm{A}}=0, \mathrm{~A}_{1}=1, \mathrm{~A}_{0}=1$ (see Table 1).

There are two Status Register formats that are set by a Status Register format command. Format 0 stores the Odd Byte Register data in the lower eight bits of the Status Register, while format 1 reports the flag states and the DMA $\mathrm{read} / \mathrm{write}$ direction in the lower eight bits. The upper eight bits are identical for both formats. The flag states, the parity errors, the Odd Byte Register valid bit, and the Status Register format are all in the upper eight bits of the Status Register. See Table 8 for both Status Register formats.

## Configuration Registers

The eight Configuration Register formats are shown in Table 9. Configuration Registers 0-3 contain the programmable flag offsets for the Almost Empty and Almost Fulliflags. These offsets are set to 0 when a hardware reset or a software reset all is applied. Note that Table 9 shows that Configuration Registers $0-3$ are 10 bits wide to accommodate the 1024 locations in each FIFO memory of the IDT72520. Only 9 least significant bits are used for the 512 locations of the IDT72510; the most significant bit, bit 9 , must be set to 0 .

Configuration Register 4 is used to assign the internal flags to the external flag pins (FLGA-FLGD). Each external flag pin is assigned an internal flag based on the four bit codes shown in Table 10. The default condition for Configuration Register 4 is 6420 H as shown in Table 7. The default flag assignments are: $F L G D$ is assigned $B \rightarrow A \overline{\text { Full }}, F L G c$ is assigned $B \rightarrow A \overline{\text { Empty }}$, $F L G B$ is assigned $A \rightarrow B$ Full, FLGA is assigned $A \rightarrow B$ Empty.

## STATUS REGISTER FORMAT 0

| Bit | Signal |
| :---: | :---: |
| 0 | Odd Byte Register |
| 1 |  |
| 2 |  |
| 3 |  |
| 4 |  |
| 5 |  |
| 6 |  |
| 7 |  |
| 8 | Valid Bit |
| 9 | Write Parity Error |
| 10 | Read Parity Error |
| 11 | Status Register Format $=0$ |
| 12 | $A \rightarrow B$ Full Flag |
| 13 | A $\rightarrow$ B Almost-Full Flag |
| 14 | $\mathrm{B} \rightarrow \mathrm{A}$ Empty Flag |
| 15 | B $\rightarrow$ A Almost-Empty Flag |

Configuration Register 5 is a general control register. The format of Configuration Register 5 is shown in Table 11. Bit 0 sets the Intel-style interface ( $\overline{\mathrm{R}} \mathrm{B}, \overline{\mathrm{W}} \mathrm{B}$ ) or Motorola-style interface ( $\overline{\mathrm{DS}} \mathrm{B}, \mathrm{R} \overline{W_{B}}$ ) for Port B . Bit 1 changes the byte order for data coming through Port B. Bits 2 and 3 redefine Full and Empty Flags for reread/rewrite data protection.

Bits 4-9 control the DMA interface and are only applicable in peripheral interface mode. In processor interface mode, these bits are don't care states. Bits 4 and 5 set the polarity of the DMA control pins REQ and ACK, respectively. An internal clock controls all DMA operations. This internal clock is derived from the external clock (CLK). Bit 9 determines the internal clock frequency: the internal clock $=$ CLK or the internal clock $=$ CLK divided by 2 . Bit 8 sets whether $\overline{\mathrm{R}} \mathrm{B}, \bar{W}_{\mathrm{B}}$, and $\overline{\mathrm{DS}} \mathrm{B}$ are asserted for either one or two internal clocks. Bits 6 and 7 set the number of internal clocks between REQ assertion and ACK assertion. The timing can be from 2 to 5 cycles as shown in Figure 17.

Bit 10 controls Port B processor or peripheral interface mode. In processormode, the Port B control pins ( $\overline{\mathrm{R}}, \overline{\mathrm{W}}, \overline{\mathrm{DS}} \mathrm{B}$, $\mathrm{R} \overline{\mathrm{W}} \mathrm{B}$ ) are inputs and the DMA controls are ignored. In peripheral mode, the Port B control pins are outputs and the DMA controls are active.

Bits 11 and 12 set the width expansion mode. For 18 - to 9 -bit configurations or 36 -to 18 -bit configurations, the BiFIFO should be set in stand-alone mode. For a 36 - to 9 -bit configuration, one BiFIFO must be in slave mode and the other BiFIFO must be in master mode. The master BiFIFO allows the first two bytes transferred across Port B to go to the slave BiFIFO, then the next two bytes go to the masterBiFIFO.

Configuration Register 7 controls the parity functions of Port B as shown in Table 12. Either parity generation or parity

## STATUS REGISTER FORMAT 1

| Bit | Signal |
| :--- | :--- |
| 0 | Reserved |
| 1 | Reserved |
| 2 | Reserved |
| 3 | DMA Direction |
| 4 | A $\rightarrow$ B Empty Flag |
| 5 | A $\rightarrow$ B Almost-Empty Flag |
| 6 | B $\rightarrow$ A Full Flag |
| 7 | B $\rightarrow$ A Almost-Full Flag |
| 8 | Valid Bit |
| 9 | Write Parity Error |
| 10 | Read Parity Error |
| 11 | Status Register Format $=1$ |
| 12 | A $\rightarrow$ B Full Flag |
| 13 | A $\rightarrow$ B Almost-Full Flag |
| 14 | B $\rightarrow$ A Empty Flag |
| 15 | B $\rightarrow$ A Almost-Empty Flag |

Table 8. The Two Status Register Formats

CONFIGURATION REGISTER FORMATS


1. Bit 9 of Configuration Registers $0-3$ must be set to 0 on the IDT72510.

Table 9. The BiFIFO Configuration Register Formats
checking is enabled for data read and written through Port B. Bit 8 controls parity checking and generation for $B \rightarrow A$ write data. Bit 9 controls parity checking and generation for $A \rightarrow B$ read data. Bit 10 controls whether the parity is odd or even. Bit 11 is used to assign the internal parity checking error to the FLGA pin. When the parity error is assigned to FLGA, the Configuration Register 4 flag assignment for FLGA is ignored.

## Programmable Flags

The IDT BIFIFO has eight internal flags; four of these flags have programmable offsets, the other four are empty or full. Associated with each FIFO memory array are four internal flags, Empty, Almost-Empty, Almost-Full and Full, for the total of eight internal flags. The Almost-Empty and Almost-Full offsets can be set to any depth through the Configuration Registers 0-3 (see Table 9). The offset (ordepth) of FIFO RAM array is based on the unit of an 18 -bit word. The flags are asserted at the depths shown in Table 13. After a hardware reset or a software reset all, the almost flag offsets are set to 0. Even though the offsets are equivalent, the Empty and Almost-Empty flags have different timing which means that the flags are not coincident. Similarly, the Full and Almost-Full flags are not coincident because of timing.

These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through Configuration Register 4 (see Table 10). For the specific flag timings, see Figures 20-23.

The current state of all eight flags is available in the Status Register in Status Registerformat 1. In Status Registerformat 0 , only four flags can be found in the Status Register (see Table 8).

## EXTERNAL FLAG ASSIGNMENT CODES

| Assignment <br> Code | Internal Flag Assigned to Flag Pin |
| :--- | :--- |
| 0000 | $\mathrm{~A} \rightarrow \mathrm{~B} \overline{\text { Empty }}$ |
| 0001 | $\mathrm{~A} \rightarrow \mathrm{~B} \overline{\text { Almost-Empty }}$ |
| 0010 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Full |
| 0011 | $\mathrm{~A} \rightarrow \mathrm{~B} \overline{\text { Almost-Full }}$ |
| 0100 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Empty |
| 0101 | $\mathrm{~B} \rightarrow \mathrm{~A} \overline{\text { Almost-Empty }}$ |
| 0110 | $\mathrm{~B} \rightarrow \mathrm{~A} \overline{\text { Full }}$ |
| 0111 | $\mathrm{~B} \rightarrow \mathrm{~A} \overline{\text { Almost-Full }}$ |
| 1000 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Empty |
| 1001 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Almost-Empty |
| 1010 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Full |
| 1011 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Almost-Full |
| 1100 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Empty |
| 1101 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Almost-Empty |
| 1110 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Full |
| 1111 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Almost-Full |

2669 tbl 14
Table 10. Configuration Register 4 Internal Flag Assignments to External Flag Pins.

## Port B Interface

Port B also has parity, reread/rewrite and DMA functions. Port $B$ can be configured to interface to either Intel-style ( $\overline{\mathrm{R}} \mathrm{B}$, $\overline{\mathrm{W}} \mathrm{B}$ ) or Motorola-style ( $\overline{\mathrm{DS}} \mathrm{B}, \mathrm{R} / \bar{W}_{B}$ ) devices in Configuration Register 5 (see Table 11). Port B can also be configured to talk to a processor or a peripheral device through Configuration Register 5. In processor interface mode, the Port B interface controls are inputs. In peripheral interface mode, the Port B interface controls are outputs. After a hardware reset or a software Reset All command, Port B defaults to an Intel-style processor interface; the controls are inputs.

Two 9-bit words are put together to create each 18-bit word stored in the internal FIFOs. The first 9 -bit word written to Port B goes into the Odd Byte Register shown in the detailed block
diagram. The Odd Byte Register valid bit (Bit 8) in the Status Register is 1 when this first 9 -bit word is written. The data bits from Port B (Dbo-DB7) are also stored in the lower 8 bits of the Status Register when Status Register format 0 is selected (see Table 8). The second write on Port B moves the 9-bits from Port B and the 9 -bits in the Odd Byte Register into the $B \rightarrow A$ FIFO and advances the $B \rightarrow A$ Write Pointer. The Status Register valid bit is set to 0 after the second write.

When Port B reads data from the $\mathrm{A} \rightarrow \mathrm{B} \mathrm{FIFO}$, two buffers choose which 9 of the 18 memory bits are sent to Port B. These buffers alternate between the upper 9 bits (Da8-DA15, Da17) and the lower 9 bits (Dao-Da7, Da16). The $A \rightarrow B$ Read Pointer is advanced after every two Port B reads.

The BiFIFO can be set to order the 9 -bit data so the first 9 -

## CONFIGURATION REGISTER 5 FORMAT

| Bit | Function |  |  |
| :---: | :---: | :---: | :---: |
| 0 | Select Port B Interface $\bar{R}_{B} \& \bar{W}_{B}$ or $\overline{\mathrm{DS}}_{B} \& R \bar{W}_{B}$ | 0 | Pins are $\overline{\mathrm{R}}_{\mathrm{B}}$ and $\bar{W}_{\mathrm{B}}$ (Intel-style interface) |
|  |  | 1 | Pins are $\overline{\mathrm{DS}} \mathrm{B}$ and $\mathrm{R} / \bar{W}_{\mathrm{B}}$ (Motorola-style interface) |
| 1 | Byte Order of 18-bit Word | 0 | Lower byte Da7-DA0 and parity Da16 are read or written first on Port B |
|  |  | 1 | Upper byte DA15-DA8 and parity DA17 are read or written first on Port B |
| 2 | Full Flag Definition | 0 | Full Flag is asserted when write pointer meets read pointer |
|  |  | 1 | Full Flag is asserted when write pointer meets reread pointer |
| 3 | . Empty Flag Definition | 0 | Empty Flag is asserted when read pointer meets write pointer |
|  |  | 1 | Empty Flag is asserted when read pointer meets rewrite pointer |
| 4 | REQ Pin Polarity | 0 | REQ pin active HIGH |
|  |  | 1 | REQ pin active LOW |
| 5 | ACK Pin Polarity | 0 | ACK pin active LOW |
|  |  | 1 | ACK pin active HIGH |
| 7-6 | REQ / ACK Timing | 00 | 2 internal clocks between REQ assertion and ACK assertion |
|  |  | 01 | 3 internal clocks between REQ assertion and ACK assertion |
|  |  | 10 | 4 internal clocks between REQ assertion and ACK assertion |
|  |  | 11 | 5 internal clocks between REQ assertion and ACK assertion |
| 8 | Port B Read and Write <br> Timing Control for Peripheral Mode | 0 | $\overline{\mathrm{R}}_{\mathrm{B}}, \bar{W}_{\mathrm{W}}$, and $\overline{\mathrm{DS}}_{\mathrm{B}}$ are asserted for 1 internal clock |
|  |  | 1 | $\overline{\mathrm{R}}_{\mathrm{B}}, \bar{W}_{\mathrm{B}}$, and $\overline{\mathrm{DS}}_{\mathrm{B}}$ are asserted for 2 internal clocks |
| 9 | Internal Clock Frequency Control | 0 | internal clock = CLK |
|  |  | 1 | internal clock $=$ CLK divided by 2 |
| 10 | Port B Interface Mode Control | 0 | Processor interface mode (Port B controls are inputs) |
|  |  | 1 | Peripheral interface mode (Port B controls are outputs) |
| 12-11 | Width Expansion <br> Mode Control | 00 | Stand-alone mode (18- to 9-bits, 36- to 18-bits) |
|  |  | 01 | Reserved |
|  |  | 10 | Slave width expansion mode (36- to 9-bits) |
|  |  | 11 | Master width expansion mode (36- to 9-bits) |
| 13 | Unused |  |  |
| 14 | Unused |  |  |
| 15 | Unused |  |  |

Table 11. BiFIFO Configuration Register 5 Format

## CONFIGURATION REGISTER 7 FORMAT



Table 12. BiFIFO Configuration Register 7 Format
bits goto the LSB (Da0-DA7, DA16) or the MSB (DA8-DA15, Da17) of Port A. This data ordering is controlled by bit 1 of Configuration Register 5 (see Table 11).

## DMA Control Interface

The BiFIFO has DMA control to simplify data transfers with peripherals. For the BiFIFO DMA controls (REQ, ACK and CLK) to operate, the BiFIFO must be in peripheral interface mode (Configuration Register 5, Table 11).

DMA timing is controlled by the external clock input, CLK. An internal clock is derived from this CLK signal to generate the $\overline{\mathrm{R}}, \bar{W}_{\mathrm{B}}, \overline{\mathrm{DS}} \mathrm{B}$ and $\mathrm{R} \overline{\mathrm{W}_{\mathrm{B}}}$ output signals. The internal clock also determines the timing between REQ assertion and ACK assertion. Bit 9 of Configuration Register 5 determines whether the internal clock is the same as CLK or whether the internal clock is CLK divided by 2.

Bit 8 of Configuration Register 5 sets whether $\bar{R} B, \bar{W} B$ and $\overline{\mathrm{DS}} \mathrm{B}$ are asserted for 1 or 2 internal clocks. Bits 6 and 7 of Configuration Register 5 set the number of clocks between REQ assertion and ACK assertion. The clocks between REQ assertion and ACK assertion can be 2, 3, 4 or 5.

Bits 4 and 5 of Configuration Register 5 set the polarity of the REQ and ACK pins, respectively.

A DMA transfer command sets the Port B read/write direction (see Table 5). The timing diagram for DMA transfers is shown in Figure 17. The basic DMA transfer starts with REQ
assertion. After 2 to 5 internal clocks, ACK is asserted by the BiFIFO. ACK will not be asserted if a read is attempted on an Empty A $\rightarrow$ B FIFO or if a write is attempted on a Full $B \rightarrow A$ FIFO. If the BiFIFO is in Motorola-style interface mode, $\mathrm{R} \overline{\mathrm{W}_{B}}$ is set at the same time that ACK is asserted. One internal clock later, $\overline{\mathrm{DS}} \mathrm{B}$ is asserted. If the BiFIFO is in Intel-style interface mode, either $\bar{R} B$ or $\bar{W} B$ is asserted one internal clock after ACK assertion. These read/write controls stay asserted for 1 or 2 internal clocks, then $\mathrm{ACK}, \overline{\mathrm{DS}} \mathrm{B}, \overline{\mathrm{R}} \mathrm{B}$ and $\overline{\mathrm{W}}$ в are made inactive. This completes the transfer of one 9-bit word.

On the next rising edge of CLK, REQ is sampled. If REQ is still asserted, another DMA transfer starts with the assertion of ACK. Data transfers will continue as long as REQ is asserted.

## Parity Checking and Generation

Parity generation or checking is performed by the BiFIFO on data passing through Port B. Parity can either be odd or even as determined by Bit 10 of Configuration Register 7 .

When parity checking is enabled, DB8 is treated as a data bit. DB8 data will be passed to DA16 (bypass operation) or stored in the RAM array (FIFO operation) forB->A operation; similarly, DA16 or parity bits from the RAM array will be passed to DB8 for $A->B$ operations. $A->B$ read parity errors and $B->A$ write parity errors are shown in Bit 9 and 10 in the Status Register. If an external parity error signal is required, a logical OR of the

## INTERNAL FLAG TRUTH TABLE

| Number of Words in FIFO |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| From | To | Empty Flag | Almost-Empty Flag | Almost-Full Flag | Full Flag |
| 0 | 0 | Asserted | Asserted | Not Asserted | Not Asserted |
| 1 | n | Not Asserted | Asserted | Not Asserted | Not Asserted |
| $\mathrm{n}+1$ | $\mathrm{D}-(\mathrm{m}+1)$ | Not Asserted | Not Asserted | Not Asserted | Not Asserted |
| $\mathrm{D}-\mathrm{m}$ | $\mathrm{D}-1$ | Not Asserted | Not Asserted | Asserted | Not Asserted |
| D | D | Not Asserted | Not Asserted | Asserted | Asserted |

NOTE:
2669 tbl 17

1. BiFIFO flags can be assigned to external flag pins to be observed. $D=F I F O$ depth (IDT72510 $=512$, IDT72520 $=1024$ ) $n=$ Almost-Empty flag offset, $m=$ Almost-Full flag offset.

Table 13. Internal Flag Truth Table.
two parity error bits is brought out to FLGA pin by setting Bit 11 of Configuration Register 7.

Parity generation creates the ninth bit. This ninth bit is placed on DB8 for $A->B$ read operation, and on DA16 or RAM array for $B->A$ write operation.

It is recommended that if the parity pins (Db8, DA16, and DA17) are not used, they should be pulled down with 10 K resistors for noise immunity.

## Intelligent Reread/Rewrite

Intelligent reread/rewrite is a method the BiFIFO uses to help assure data integrity. Port B of the BiFIFO has two extra pointers, the Reread Pointer and the Rewrite Pointer. The Reread Pointer is associated with the $A->B$ FIFO Read Pointer, while the Rewrite Pointer is associated with the $B->A$ FIFO Write Pointer. The Reread Pointer holds the start address of a data block in the A->B FIFO RAM, and the Read Pointer is the current address of the same FIFO RAM array. By loading the Read Pointer with the value held in the Reread Pointer (RER asserted), reads will start over at the beginning of the data block. In order to mark the beginning of a data block, the Reread Pointer should be loaded with the Read

## REREAD OPERATIONS ${ }^{(1,2)}$



## NOTES:

1. If bit 2 is set to 1 ,

Empty flag asserted if Read = Write
Full flag asserted if Reread + FIFO size = Write
2. If bit 2 is set to 0 ,

Empty flag asserted if Read = Write
Full flag asserted if Read + FIFO size = Write

Pointer value (LDRER asserted) before the first read is performed on this data block. Figure 6 shows a Reread operation.

Similarly, the Rewrite Pointer holds the start address of a data block in the B->A FIFO RAM, while the Write Pointer is the current address within the RAM array. The operation of the REW and LDREW is identical to the RER and LDRER discussed above. Figure 7 shows a Rewrite operation.

For the reread data protection, Bit 2 of Configuration Register 5 can be set to 1 to prevent the data block form being overwritten. In this way, the assertion of A->B full flag will occur when the write pointer meets the reread pointer instead of the read pointer as in the normal definition. For the rewrite data protection, Bit 3 of Configuration Register 5 can be set to 1 to prevent the data block from being read. In this case, the assertion of $B->A$ empty flag will occur when the read pointer meets the rewrite pointer instead of the write pointer.

In conclusion, Bit 2 and 3 of Configuration Register 5 are used to redefine Full \& Empty flags for data block partition. Although it can serve the purpose of data protection, the setting of these 2 bits is independent of the functions caused by RER/REW, or LDRER/LDREW assertions.

## REWRITE OPERATIONS ${ }^{(3,4)}$



NOTES:

1. If bit 3 is set to 1 ,

Empty flag asserted if Read = Rewrite Full flag asserted if Read + FIFO size $=$ Write
2. If bit 3 is set to 0 ,

Empty flag asserted if Read = Write
Full flag asserted if Read + FIFO size $=$ Write

Figure 6. BiFIFO Reread Operations
Figure 7. BiFIFO Rewrite Operations

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :--- | :---: |
| VTERM | Terminal <br> Voltage with <br> Respect to <br> Ground | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | mA |

NOTE:
2669 tbl 18

1. Stresses greater thanthoselistedunder ABSOLUTEMAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.

## RECOMMENDED DC OPERATING

 CONDITIONS| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VcC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input HIGH <br> Voltage | 2.0 | - | - | V |
| VIL(1) | Input LOW Voltage | - | - | 0.8 | V |

NOTE:
2669 tbl 19

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72510L IDT72520L Commercial$t_{A}=25,35,50 \mathrm{~ns}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $1 \mathrm{IL}{ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | $\mu \mathrm{A}$ |
| loL ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage I OuT = -1mA | 2.4 | - | - | V |
| Vol | Output Logic "0" Voltage lout = 4mA | - | - | 0.4 | V |
| Icc1 ${ }^{(3)}$ | Average Vcc Power Supply Current | - | 150 | 220 | mA |
| Icce ${ }^{(3)}$ | Average Standby Current ( $\overline{\mathrm{R}} \mathrm{B}=\overline{\mathrm{W}} \mathrm{B}=\overline{\mathrm{DS}} \mathrm{A}=$ VIH) | - | 16 | 30 | mA |

## NOTES:

1. Measurements with $0.4 \mathrm{~V} \leq \mathrm{VIN} \leq \mathrm{VCC}, \mathrm{DSA}=\mathrm{DSB} \geq \mathrm{VIH}$.
2. Measurements with $0.4 \mathrm{~V} \leq$ VOUT $\leq \mathrm{VCC}, \mathrm{DSA}=\mathrm{DSB} \geq \mathrm{VIH}$.
3. Measurements are made with outputs open. Tested at $f=20 \mathrm{MHz}$.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $3 n \mathrm{~s}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 8 |

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{CIN}^{(2)}$ | Input Capacitance | VIN $=0 \mathrm{~V}$ | 8 | pF |
| COUT $^{(1,2)}$ | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 12 | pF |

NOTES:

1. With output deselected.
D.U.T.


2669 drw 10

Figure 8. Output Load

[^5]
## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  |  |  |  |  | Unit | Timing <br> Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IDT72510L25 IDT72520L25 |  | IDT72510L35 IDT72520L35 |  | IDT72510L50 <br> IDT72520L50 |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| RESET TIMING (Port A and Port B) |  |  |  |  |  |  |  |  |  |
| tRSC | Reset cycle time | 35 | - | 45 | - | 65 | - | ns | 9 |
| tRS | Reset pulse width | 25 | - | 35 | - | 50 | - | ns | 9 |
| tRSS | Reset set-up time | 25 | - | 35 | - | 50 | - | ns | 9 |
| tRSR | Reset recovery time | 10 | - | 10 | - | 15 | - | ns | 9 |
| trsf | Flag reset pulse width | - | 35 | - | 45 | - | 65 | ns | 9 |
| PORT A TIMING |  |  |  |  |  |  |  |  |  |
| taA | Port A access time | - | 25 | - | 35 | - | 50 | ns | 12, 14, 15 |
| talz | Read or write pulse LOW to data bus at Low-Z | 5 | - | 5 | - | 5 | - | ns | 12, 15, 16 |
| tahz | Read or write pulse HIGH to data bus at High-Z | - | 15 | - | 20 | - | 30 | ns | 12, 14, 15, 16 |
| tadv | Data valid from read pulse HIGH | 5 | - | 5 | - | 5 | - | ns | 12, 14, 16 |
| tanc | Read cycle time | 35 | - | 45 | - | 65 | - | ns | 12 |
| tarpw | Read pulse width | 25 | - | 35 | - | 50 | - | ns | 12, 14, 15 |
| taRR | Read recovery time | 10 | - | 10 | - | 15 | - | ns | 12 |
| tas | $\overline{\mathrm{CS}} \mathrm{A}, \mathrm{A} 0, \mathrm{~A} 1, \mathrm{R} \bar{W}_{\mathrm{A}}$ setup time | 5 | - | 5 | - | 5 | - | ns | 10, 12, 16 |
| tan | $\overline{\mathrm{CS}} \mathrm{A}, \mathrm{A} 0, \mathrm{~A} 1, \mathrm{R} / \bar{W}_{\mathrm{A}}$ hold time | 5 | - | 5 | - | 5 | - | ns | 10, 12 |
| tads | Data set-up time | 15 | - | 18 | - | 30 | - | ns | 11, 12, 14, 15 |
| tadi ${ }^{(1)}$ | Data hold time | 0 | - | 0 | - | 5 | - | ns | 11, 12, 14, 15 |
| tawc | Write cycle time | 35 | - | 45 | - | 65 | - | ns | 12 |
| tawpw | Write pulse width | 25 | - | 35 | - | 50 | - | ns | 11, 12, 14 |
| tawr | Write recovery time | 10 | - | 10 | - | 15 | - | ns | 12 |
| tawrcom | Write recovery time after a command | 25 | - | 35 | - | 50 | - | ns | 11 |

## NOTE:

2669 tol 23

1. The minimum data hold time is 5 ns ( 10 ns for the 80 ns speed grade) when writing to the Command or Configuration registers.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  |  |  |  |  | Unit | Timing Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IDT72510L25 IDT72520L25 |  | IDT72510L35 IDT72520L35 |  | IDT72510L50 IDT72520L50 |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |


| PORT B PROCESSOR INTERFACE TIMING |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| tbA1 | Port B access time with <br> no parity | - | 25 | - | 35 | - | 50 | ns | $13,14,15$ |
| tbA2 | Port B access time with <br> parity | - | 30 | - | 42 | - | 60 | ns | $13,14,15$ |
| tbLZ | Read or write pulse <br> LOW to data bus at <br> Low-Z | 5 | - | 5 | - | 5 | - | ns | $13,14,15$ |
| tbHZ | Read or write pulse <br>  <br> HIGH to data bus at | - | 15 | - | 20 | - | 30 | ns | $13,14,15$ |
| High-Z |  |  |  |  |  |  |  |  |  |

PORT B PERIPHERAL INTERFACE TIMING

| tba1 | Port B access time with no parity | - | 25 | - | 40 | - | 55 | ns | 17 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tba2 | Port B access time with parity | - | 30 | - | 42 | - | 60 | ns | 17 |
| tbcкс | Clock cycle time | 15 | - | 20 | - | 25 | - | ns | 17 |
| tbckh | Clock pulse HIGH time | 6 | - | 6 | - | 10 | - | ns | 17 |
| tbckL | Clock pulse LOW time | 6 | - | 6 | - | 10 | - | ns | 17 |
| tbreas | Request set-up time | 5 | - | 5 | - | 10 | - | ns | 17 |
| tbrequ | Request hold time | 5 | - | 5 | - | 5 | - | ns | 17 |
| tbackl | Delay from a rising clock edge to ACK switching | - | 15 | - | 18 | - | 25 | ns | 17 |

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commerclal |  |  |  |  |  | Unit | Timing <br> Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IDT72510L25 <br> IDT72520L25 |  | IDT72510L35 <br> IDT72520L35 |  | IDT72510L50 IDT72520L50 |  |  |  |
| PORT B RETRANSMIT and PARITY TIMING |  |  |  |  |  |  |  |  |  |
| tbDSBH | $\overline{R E R}, \overline{R E W}$, LDRER, LDREW set-up and recovery time | 10 | - | 10 | 一 | 15 | - | ns | 9, 18 |
| tbPER | Parity error time | 20 | - | 25 | - | 30 | - | ns | 19 |
| BYPASS TIMING |  |  |  |  |  |  |  |  |  |
| tBYA | Bypass access time | - | 15 | - | 20 | - | 30 | ns | 16 |
| tBYD | Bypass delay | - | 10 | - | 15 | - | 20 | ns | 16 |
| tabydy | Bypass data valid time from $\overline{\mathrm{D}} \mathrm{A}$ | 15 | - | 15 | - | 15 | - | ns | 16 |
| tberybv ${ }^{(3)}$ | Bypass data valid time from $\overline{\mathrm{DS}} \mathrm{B}$ | 3 | - | 3 | - | 3 | - | ns | 16 |
| FLAG TIMING |  |  |  |  |  |  |  |  |  |
| tref | Read clock edge to Empty Flag asserted | - | 25 | - | 35 | - | 45 | ns | 14, 15, 20, 22 |
| tWEF | Write clock edge to Empty Flag not asserted | - | 25 | - | 35 | - | 45 | ns | 14, 15, 20, 22 |
| tRFF | Read clock edge to Full Flag not asserted | - | 25 | - | 35 | - | 45 | ns | 14, 15, 21, 23 |
| twFF | Write clock edge to Full Flag asserted | - | 25 | - | 35 | - | 45 | ns | 14, 15, 21, 23 |
| traef | Read clock edge to Almost-Empty Flag asserted | - | 40 | - | 50 | - | 60 | ns | 20, 22 |
| twaEf | Write clock edge to Almost-Empty Flag not asserted | - | 40 | - | 50 | - | 60 | ns | 20,22 |
| tRAFF | Read clock edge to Almost-Full Flag not asserted | - | 40 | - | 50 | - | 60 | ns | 21, 23 |
| twaff | Write clock edge to Almost-Full Flag asserted | - | 40 | - | 50 | - | 60 | ns | 21, 23 |

## NOTES:

1. Read and Write are intemal signals derived froms $\overline{\mathrm{BS}}, \overline{\mathrm{NA}}, \overline{\mathrm{DS}}, \mathrm{R} \overline{W_{B}}, \bar{R}_{\mathrm{B}}$, and $\bar{W}_{\mathrm{B}}$.
2. Although the flags, Empty, Almost-Empty, Almost-Full, and Full Flags are intemal flags, the timing given is for those assigned to external pins.
3. Values guaranteed by design, not currently tested.


Figure 9. Hardware Reset Timing for IDT72510/520


Figure 10. Basic Port A Control Signal Timing (Applies to All Port A Timing)


Figure 11. Port A Command Timing (Write)

## WRITE



## READ



Figure 12. Read and Write Timing for Port $A$

## WRITE



NOTES:

1. tbDS 1 and tbDH 1 are with parity checking or if parity is ignored, tbDS 2 and tbDH 2 are with parity generation.
2. $\mathrm{RB}=1$


NOTES:

1. tbA1 is with parity checking or if parity is ignored, tbA2 is with parity generation.
2. $R B=1$

Figure 13. Port B Read and Write Timing. Processor Interface Mode Only

## AÆB FIFO WRITE FLOW-THROUGH



NOTES:

1. Assume the flag pin is programmed active LOW.
2. tbA1 is with parity checking or if parity is ignored, tbA2 is with parity generation.
3. $R W A=0$

BEA FIFO READ FLOW-THROUGH


NOTES:

1. Assume the flag pin is programmed active LOW.
2. tbDS 1 \& tbDH 1 are with parity checking or if parity is ignored, tbDS 2 \& tbDH2 is with parity generation.
3. $\mathrm{R} W \mathrm{NA}=1$

Figure 14. Port A Read and Write Flow-Through Timing. Processor Interface Mode Only

## BÆA FIFO WRITE FLOW-THROUGH



1. Assume the flag pin is programmed active LOW.
2. $\mathrm{tbDS} 1 \& \mathrm{tbDH} 1$ are with parity checking or if parity is ignored, tbDS 2 \& tbDH 2 are with parity generation.
3. $R / W A=1$

## AÆB FIFO READ FLOW-THROUGH



Figure 15. Port B Read and Write Flow-Through Timing

## BÆA READ BYPASS



## NOTES:

1. Once the bypass starts, any data changes on Port $B$ bus (Byte 0 ÆByte
1) will be passed to Port A bus.
2. $W B=1$.

## AÆE WRITE BYPASS



NOTES:

1. Once the bypass starts, any data changes on Port A bus (Byte 0 ÆByte
1) will be passed to Port B bus.
2. $\mathrm{RB}=1$.

Figure 16. Bypass Path Timing. BiFIFO Must be in Peripheral Interface Mode

## SINGLE WORD DMA TRANSFER



1. tbA1, tbDS1 and tbDH1 are with parity checking or if parity is ignored, tbA2
\& tbDS2 and tbDH2 are with parity.


Figure 17. Port B Read and Write DMA Timing. Peripheral Interface Mode Only


Figure 18. Port B Reread and Rewrite Timing for Intelligent Retransmit

## SET PARITY ERROR: FLGA IS ASSIGNED AS

## THE PARITY ERROR PIN



## CLEAR PARITY ERROR: COMMAND WRIT-

## TEN INTO PORT A CLEARS PARITY ERROR

ON FLGA PIN


NOTE:

1. FLGA is the only pin that can be assigned as a parity error output.

Figure 19. Port B Parity Error Timing


Figure 20. Empty and Almost-Empty Flag Timing for BFA FIFO. ( $\mathrm{n}=$ Programmed Offset)

## NOTES:

1. BFEA FIFO is initially empty.
2. Assume the flag pins are programmed active LOW.
3. For stand-alone mode only; in a 36- to 9-bit configuration, Port B reads must be doubled.
4. $R N A=1$


Figure 21. Full and Almost-Full Flag Timing for BFEA FIFO. (m = Programmed Offset)

## NOTES:

1. BEEA FIFO initially contains $D-(M+1)$ data words. $D=512$ for IDT 72510 ; $D=1024$ for IDT72520.
2. Assume the flag pins are programmed active LOW
3. For stand-alone mode only; in a 36 - to 9 -bit configuration, Port B reads must be doubled.
4. $R W A=1$


Figure 22. Empty and Almost-Empty Flag Timing for AAEB FIFO. ( $\mathrm{n}=$ Programmed Offiset)
NOTES:

1. A压B FIFO is initially empty.
2. Assume the flag pins are programmed active LOW.
3. For stand-alone mode only; in a 36- to 9 -bit configuration, Port B reads must be doubled.
4. $R / W A=1$


Figure 23. Full and Almost-Full Flag Timing for AFEB FIFO. ( $\mathrm{m}=$ Programmed Offset)

NOTES:

1. A\&AB FIFO initially contains $\mathrm{D}-(\mathrm{M}+1)$ data words. $\mathrm{D}=512$ for IDT 72510; D = 1024 for IDT72520.
2. Assume the flag pins are programmed active LOW.
3. For stand-alone mode only; in a 36 - to 9 -bit configuration, Port B reads must be doubled.
4. $R W A=0$


2669 drw 26

## FEATURES:

- Two side-by-side FIFO memory arrays for bidirectional data transfers
- $512 \times 18$-Bit $-512 \times 18$-Bit (IDT72511)
- $1024 \times 18$-Bit - $1024 \times 18$-Bit (IDT72521)
- 18-bit data buses on Port A side and Port B side
- Can be configured for 18-to-18-bit or 36-to-36-bit communication
- Fast 35 ns access time
- Fully programmable standard microprocessor interface
- Built-in bypass path for direct data transfer between two ports
- Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO
- Two programmable flags, Almost-Empty and Almost-Full for each FIFO
- Programmable flag offset can be set to any depth in the FIFO
- Any of the eight flags can be assigned to four external flag pins
- Flexible reread/rewrite capabilities
- Six general-purpose programmable I/O pins
- Standard DMA control pins for data exchange with peripherals
- 68-pin PGA and PLCC packages


## DESCRIPTION:

The IDT72511 and IDT72521 are highly integrated first-in, first-out memories that enhance processor-to-processor and processor-to-peripheral communications. IDT BiFIFOs integrate two side-by-side memory arrays for data transfers in two directions.

The BiFIFOs have two ports, A and B , that both have standard microprocessor interfaces. All BiFIFO operations are controlled from the 18 -bit wide Port A. Port B is also 18 bits wide and can be connected to another processor or a peripheral controller. The BiFIFOs have a 9-bit bypass path that allows the device connected to Port A to pass messages directly to the Port $B$ device.

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.

The IDT BiFIFO has programmable flags. Each FIFO memory array has four internal flags, Empty, Almost-Empty, Almost-Full and Full, for a total of eight internal flags. The Almost-Empty and Almost-Full flag offsets can be set to any depth through the Configuration Registers. These eight internal flags can be assigned to any of four external flag pins (FLGa-FLGD) through one Configuration Register.

Port B has programmable I/O, reread/rewrite and DMA functions. Six programmable I/O pins are manipulated through

## SIMPLIFIED BLOCK DIAGRAM


The IDT logo is a registered trademark of Integrated Device Techology, Inc. 2668 drw 01
two Configuration Registers. The Reread and Rewrite controls
will read or write Port B data blocks multiple times. The BiFIFO has three pins, REQ, ACK and CLK, to control DMA transfers from Port $B$ devices.

## PIN CONFIGURATIONS




## PIN DESCRIPTION

| Symbol | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| Da0-Da17 | Data A | 1/O | Data inputs and outputs for the 18-bit Port A bus. |
| $\overline{\mathrm{CS}}$ A | Chip Select A | 1 | Port A is accessed when Chip Select A is LOW. |
| $\overline{\mathrm{DS}} \mathrm{A}$ | Data Strobe A | 1 | Data is written into Port A on the rising edge of Data Strobe when Chip Select is LOW. Data is read out of Port A on the falling edge of Data Strobe when Chip Select is LOW. |
| $\mathrm{R} / \bar{W}_{A}$ | Read/Write A | 1 | This pin controls the read or write direction of Port A. When $\overline{C S}_{A}$ is LOW and R/ $\bar{W}_{A}$ is HIGH, data is read from Port $A$ on the falling edge of $\overline{D S} A$ When $\overline{C S} A$ is LOW and $\mathrm{R} / \bar{W}_{A}$ is LOW, data is written into Port $A$ on the rising edge of $\overline{D S} A$. |
| A0, A1 | Addresses | 1 | When Chip Select $A$ is asserted, A0, A1, and Read/Write A are used to select one of six internal resources. |
| Dbo-Db17 | Data B | 1/O | Data inputs and outputs for the 18-bit Port B bus. |
| $\overline{\mathrm{R}} \mathrm{B}$ ( $\overline{\mathrm{DS}} \mathrm{B})$ | Read B | 1 or 0 | If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface ( $\overline{\mathrm{RB}}$ ) or as part of a Motorola-style interface ( $\overline{\mathrm{DS}}_{\mathrm{B}}$ ). As an Intel-style interface, data is read from Port B on a falling edge of $\bar{R} B$. As a Motorola-style interface, data is read on the falling edge of $\overline{\mathrm{DSB}}$ or written on the rising edge of $\overline{\mathrm{DS}} \mathrm{B}$ through Port B . The default is Intel-style processor mode. ( $\overline{\mathrm{R}} \mathrm{B}$ as an input). |
| $\bar{W}_{B}\left(\mathrm{R} / \bar{W}_{B}\right)$ | Write B | 1 or 0 | If Port $B$ is programmed to processor mode, this pin functions as an input. If Port $B$ is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface ( $\overline{\mathrm{W}} \mathrm{B}$ ) or as part of a Motorola-style interface ( $\mathrm{R} / \mathrm{W}_{\mathrm{W}}$ ). As an Intel-style interface, data is written to Port $B$ on a rising edge of $\bar{W} B$. As a Motorola-style interface, data is read $\left(\mathrm{R} / \bar{W}_{B}=\mathrm{HIGH}\right)$ or written $(\mathrm{R} / \overline{\mathrm{W}} \mathrm{B}=\mathrm{LOW})$ to Port B in conjunction with a Data Strobe B falling or rising edge. The default is Intel-style processor mode (WB as an input.) |
| RER | Reread | 1 | Loads $\mathrm{A} \rightarrow \mathrm{B}$ FIFO Read Pointer with the value of the Reread Pointer when LOW. |
| $\overline{\text { REW }}$ | Rewrite | 1 | Loads B $\rightarrow$ A FIFO Write Pointer with the value of the Rewrite Pointer when LOW. |
| LDRER | Load Reread | 1 | Loads the Reread Pointer with the value of the A $\rightarrow$ B FIFO Read Pointer when HIGH. |
| LDREW | Load Rewrite | 1 | Loads the Rewrite Pointer with the value of the B $\rightarrow$ A FIFO Write Pointer when HIGH. |
| REQ | Request | 1 | When Port B is programmed in peripheral mode, asserting this pin begins a data transfer. Request can be programmed either active HIGH or active LOW. |
| ACK | Acknowledge | 0 | When Port B is programmed in peripheral mode, Acknowledge is asserted in response to a Request signal. This confirms that a data transfer may begin. Acknowledge can be programmed either active HIGH or active LOW. |
| CLK | Clock | 1 | This pin is used to generate timing for $A C K, \bar{R}_{B}, \bar{W}_{B}, \overline{D S}_{B}$ and $R \bar{W}_{B}$ when Port $B$ is in the peripheral mode. |
| $\begin{aligned} & \text { FLGA- } \\ & \text { FLGD } \end{aligned}$ | Flags | 0 | These four outputs pins can be assigned any one of the eight internal flags in the BiFIFO. Each of the two internal FIFOs ( $\mathrm{A} \rightarrow \mathrm{B}$ and $\mathrm{B} \rightarrow \mathrm{A}$ ) has four internal flags: Empty, Almost-Empty, Almost-Full and Full. |
| $\mathrm{PIO} 0-\mathrm{PIO} 5$ | Programmable Inputs/ Outputs | 1/0 | Six general purpose I/O pins. The input or output direction of each pin can be set independently. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | A LOW on this pin will perform a reset of all BiFIFO functions. |
| Vcc | Power |  | There are two +5 V power pins. |
| GND | Ground |  | There are five Ground pins at 0V. |

## DETAILED BLOCK DIAGRAM



## FUNCTIONAL DESCRIPTION

IDT's BiFIFO family is versatile for both multiprocessor and peripheral applications. Data can be sent through both FIFO memories concurrently, thus freeing both processors from laborious direct memory access (DMA) protocols and frequent interrupts.

Two full 18 -bit wide FIFOs are integrated into the IDT BiFIFO, making simultaneous data exchange possible. Each FIFO is monitored by separate internal read and write pointers, so communication is not only bidirectional, it is also totally independent in each direction. The processor connected to Port A of the BiFIFO can send or receive messages directly to the Port B device using the BiFIFO's 9-bit bypass path.

The BiFIFO can be used in different bus configurations: 18 bits to 18 bits and 36 bits to 36 bits. One BiFIFO can be used for the 18 - to 18 -bit configuration, and two BiFIFOs are required for 36 - to 36 -bit configuration. This configuration can be extended to wider bus widths (54- to 54 -bits, 72 - to 72 -bits, ...) by adding more BiFIFOs to the configuration.

The microprocessor or microcontroller connected to Port A controls all operations of the BiFIFO. Thus, all Port A interface pins are inputs driven by the controlling processor. Port B can be programmed to interface either with a second processor or a peripheral device. When Port $B$ is programmed in processor interface mode, the Port B interface pins are inputs driven by the second processor. If a peripheral device
is connected to the BiFIFO, Port B is programmed to peripheral interface mode and the interface pins are outputs.

## 18- to 18-bit Configurations

A single BiFIFO can be configured to connect an 18-bit processor to another 18 -bit processor or an 18-bit peripheral. The upper BiFIFO shown in each of the Figures 1 and 2 can be used in 18- to 18 -bit configurations for processor and peripheral interface modes respectively.

## 36- to 36-bit Configurations

In a 36- to 36 -bit configuration, two BiFIFOs operate in parallel. Both BiFIFOs are programmed simultaneously, 18 data bits to each device. Figures 1 and 2 show multiple BiFIFOs configured for processor and peripheral interface modes respectively.

## Processor Interface Mode

When a microprocessor or microcontroller is connected to Port B, all BiFIFOs in the configuration must be programmed to processor interface mode. In this mode, all Port B interface controls are inputs. Both REQ and CLK pins should be pulled LOW to ensure that the setup and hold time requirements for these pins are met during reset. Figure 1 shows the BiFIFO in processor interface mode.


Figure 1. 36-Bit Processor to 36-Bit Processor Configuration

## NOTE:

1. 36 - to 36 -bit processor interface configuration. Upper BiFIFO only is used in 18- to 18-bit configuration. Note that Cntl $A$ refers to $\overline{\mathrm{CS}} \mathrm{A}, \mathrm{A} 1, \mathrm{~A}, \mathrm{R} /$ $\underline{\bar{W}} A$, and $\overline{\mathrm{DS}} A ; C n t / B$ refers to $\mathrm{R} / \underline{\mathrm{W}} B$ and $\overline{\mathrm{DS}} B$ or $\underline{\bar{R} B}$ and $\underline{\bar{W}} B$.

## Peripheral Interface Mode

If Port B is connected to a peripheral controller, all BiFIFOs in the configuration must be programmed in peripheral interface mode. In this mode, all the Port B interface pins are all outputs. To assure fixed high states for $\overline{\mathrm{R}} \mathrm{B}$ and $\overline{\text { Wes before they are programmed into an output, these two }}$ pins should be pulled up to Vcc with 10K resistors. Of course, only one set of Port B interface pins should be used to control a single peripheral device, while the other interface pins are all ignored. Figure 2 shows a BiFIFO configuration connected to a peripheral.

## Port A Interface

The BiFIFO is straightforward to use in microprocessorbased systems because each BiFIFO port has a standard microprocessor control set. Port A has access to six resources: the $A \rightarrow B$ FIFO, the $B \rightarrow A$ FIFO, the 9 -bit direct data bus (bypass path), the configuration registers, status and command registers. The Port A Address and Read/Write pins determine the resource being accessed as shown in Table 1. Data Strobe is used to move data in and out of the BiFIFO.

When either of the internal FIFOs are accessed, 18 bits of data are transferred across Port A. Since the bypass path is only 9 bits wide, the least significant byte (Dao-Da7, DA16) is used on Port A. All of the registers are 16 bits wide which means only the data bits (Da0-Da15) are passed by Port A.

## Bypass Path

The bypass path acts as a bidirectional bus transceiver directly between Port A and Port B. The direct connection requires that the Port A interface pins are inputs and the Port $B$ interface pins are outputs. The bypass path is 9 bits wide in an 18 - to 18 -bit configuration or 18 bits wide in a 36 - to 36 bit configuration.

During bypass operations, the BiFIFOs must be programmed into peripheral interface mode. Bit 10 of Configuration Register 5 (see Table 10) is set to 1 for peripheral interface mode.

## Command Register

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.


Figure 2. 36-Bit Processor to 36-Bit Peripheral Configuration

## NOTE:

1. 36 - to 36 -bit peripheral interface configuration. Upper BiFIFO only is used in 18- to 18-bit configuration. Note that Cnt/ $A$ refers to $\overline{\operatorname{CS}} A, A 1, A 0, R /$ $\underline{W} A$, and $\overline{\overline{D S}} A ; C n t l B$ refers to $R / \underline{W} B$ and $\overline{\overline{D S}} B$ or $\underline{\bar{R} B}$ and $\underline{\bar{W}} B$.

The Command Register is written by setting CSA $=0, A 1=$ 1, $\mathrm{A} 0=1$. Commands written into the BiFIFO have a 4-bit opcode (bit8 - bit 11) and a 3-bit operand (bit 0 - bit 2) as shown in Figure 3. The commands can be used to reset the BiFIFO, to select the Configuration Register, to perform intelligent reread/rewrite, to set the Port B DMA direction, to set the Status Register format, and to modify the Port B Read and Write Pointers. The command opcodes are shown in Table 2.

The reset command initializes different portions of the BiFIFO depending on the command operand. Table 3 shows the reset command operands.

The configuration Register address is set directly by the
command operands shown in Table 4.
Intelligent reread/rewrite is performed by interchanging the Port B Read Pointer with the Reread Pointer or by interchanging the Port B Write Pointer with the Rewrite Pointer. No command operands are required to perform a reread/ rewrite operation.

When Port B of the BiFIFO is in peripheral mode, the DMA direction is controlled by the Command Register. Table 5 shows the Port B read/write DMA direction operands.

Two commands are provided to increment the Port B Read and Write Pointers. No operands are required for these commands.

## COMMAND FORMAT



Figure 3. Format for Commands Written into Port A

## Reset

The IDT72511 and IDT72521 have a hardware reset pin (BS) that resets all BiFIFO functions. A hardware reset requires the following four conditions: Rв and Wb must be HIGH, RER and REW must be HIGH, LDRER and LDREW must be LOW, and DSA must be HIGH (Figure 9). After a hardware reset, the BiFIFO is in the following state: Configuration Registers $0-3$ are 0000 H , Configuration Register 4 is set to $\mathbf{6 4 2 0 H}$, and Configuration Registers 5, 6 and 7 are 0000H. Additionally, all the pointers including the Reread and Rewrite Pointers are set to 0 , the DMA direction is set to $B \rightarrow A$ write, and the internal DMA request circuitry is cleared (set to its initial state).

A software reset command can reset $A \rightarrow B$ pointers and the $B \rightarrow A$ pointers to $\mathbf{0}$ independently or together. The internal

## PORT A RESOURCE SELECTION

| $\overline{\mathrm{CS}}$ | A 1 | A 0 | Read | Write |
| :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | 0 | B $\rightarrow$ A FIFO | A $\rightarrow$ B FIFO |
| 0 | 0 | 1 | 9-bit Bypass Path | 9-bit Bypass Path |
| 0 | 1 | 0 | Configuration <br> Registers | Configuration <br> Registers |
| 0 | 1 | 1 | Status Register | Command <br> Register |
| 1 | X | X | Disabled | Disabled |

Table 1. Accessing Port A Resources Using CSA, A0 and A1

## COMMAND OPERATIONS

| Command <br> Opcode | Function |
| :---: | :--- |
| 0000 | Reset BiFIFO (see Table 3) |
| 0001 | Select Configuration Register (see Table 4) |
| 0010 | Load Reread Pointer with Read Pointer Value |
| 0011 | Load Rewrite Pointer with Write Pointer Value |
| 0100 | Load Read Pointer with Reread Pointer Value |
| 0101 | Load Write Pointer with Rewrite Pointer Value |
| 0110 | Set DMA Transfer Direction (see Table 5) |
| 0111 | Reserved |
| 1000 | Increment A $\rightarrow$ B FIFO Read Pointer (Port B) |
| 1001 | Increment B $\rightarrow$ A FIFO Write Pointer (Port B) |
| 1010 | Reserved |
| 1011 | Reserved |

Table 2. Functions Performed by Port A Commands
request DMA circuitry can also be reset independently. A software Reset All command resets all the pointers, the DMA request circuitry, and sets all the Configuration Registers to their default condition. Note that a hardware reset is NOT the same as a software Reset All command. Table 6 shows the BiFIFO state after the different hardware and software resets

## Status Register

The Status Register reports the state of the programmable flags and the DMA read/write direction. The Status Register is read by setting CSA $=0, A 1=1, A 0=1$ (see Table 1). See Table 7 for the Status Register format.

## Configuration Registers

The eight Configuration Register formats are shown in

## RESET COMMAND FUNCTIONS

| Reset <br> Operands | Function |
| :---: | :--- |
| 000 | No Operation |
| 001 | Reset B $\rightarrow$ A FIFO (Read, Write, and Rewrite <br> Pointers $=0$ ) |
| 010 | Reset A $\rightarrow$ B FIFO (Read, Write, and Reread <br> Pointers $=0$ ) |
| 011 | Reset B $\rightarrow$ A and A $\rightarrow$ B FIFO |
| 100 | Reset Internal DMA Request Circuitry |
| 101 | No Operation |
| 110 | No Operation |
| 111 | Reset All |

2668 tbl 04
Table 3. Reset Command Functions

## SELECT CONFIGURATION REGISTER/ COMMAND FUNCTIONS

| Operands | Function |
| :---: | :--- |
| 000 | Select Configuration Register 0 |
| 001 | Select Configuration Register 1 |
| 010 | Select Configuration Register 2 |
| 011 | Select Configuration Register 3 |
| 100 | Select Configuration Register 4 |
| 101 | Select Configuration Register 5 |
| 110 | Select Configuration Register 6 |
| 111 | Select Configuration Register 7 |

Table 4. Select Configuration Register Functions.
DMA DIRECTION COMMAND FUNCTIONS

| Operands | Function |
| :---: | :--- |
| $X X 0$ | Write $B \rightarrow$ A FIFO |
| $X X 1$ | Read $A \rightarrow B$ FIFO |

2668 tbl 07
Table 5. Set DMA Direction Command Functions. Command Only Operates in Peripheral Interface Mode

## STATE AFTER RESET

|  | Hardware Reset (RS asserted) | Software Reset |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{B} \rightarrow \mathrm{A}(001)$ | $\mathrm{A} \rightarrow \mathrm{B}(010)$ | $\begin{aligned} & B \rightarrow A \text { and } \\ & A \rightarrow B(011) \end{aligned}$ | Internal Request (100) | All(111) |
| Configuration Registers 0-3 | 0000H | - | - | - | - | 0000H |
| Configuration Register 4 | 6420 H | - | - | - | - | 6420 H |
| Configuration Register 5 | 0000H | - | - | - | - | 0000H |
| Configuration Register 6-7 | 0000H | - | - | - | - | 0000H |
| Status Register format | 0 | - | - | - | - | - |
| $B \rightarrow A$ Read, Write, Rewrite Pointers | 0 | 0 | - | 0 | - | 0 |
| $A \rightarrow B$ Read, Write, Reread Pointers | 0 | - | 0 | 0 | - | 0 |
| DMA direction | $\mathrm{B} \rightarrow \mathrm{A}$ write | - | - | - | - | - |
| DMA internal request | clear | - | - | - | clear | clear |

Table 6. The BiFIFO State After a Reset Command

Table 8. Configuration Registers 0-3contain the programmable flag offsets for the Almost-Empty and Almost-Fullflags. These offsets are set to 0 when a hardware reset or a software Reset All is applied. Note that Table 8 shows that Configuration Registers 0-3 are 10 bits wide to accommodate the 1024 locations in each FIFO memory of the IDT7252/520. Only 9 least significant bits are used for the 512 locations of the IDT7251/510; the most significant bit, bit 9 , must be set to 0 .

Configuration Register 4 is used to assign the internal flags to the external flag pins (FLGA-FLGD). Each external flag pin is assigned an internal flag based on the four bit codes shown in Table 9. The default condition for Configuration Register 4 is 6420 H as shown in Table 6. The default flag assignments are: $F L G D$ is assigned $B \rightarrow A$ Full, $F L G c$ is assigned $B \rightarrow A$ Empty, FLGB is assigned $A \rightarrow B$ Full, FLGA is assigned $A \rightarrow B$ Empty.

Configuration Register 5 is a general control register. The format of Configuration Register 5 is shown in Table 10.

Bit 0 sets the Intel-style interface ( $\overline{\mathrm{R}}, \overline{\mathrm{W}}$ ) or Motorola-style interface ( $\overline{\mathrm{DS}} \mathrm{B}, \mathrm{R} \overline{\mathrm{N}} \mathrm{B}$ ) for Port B . Bits 2 and 3 redefine Full and Empty Flags for reread/rewrite data protection.

Bits 4-9 control the DMA interface and are only applicable in peripheral interface mode. In processor interface mode, these bits are don't care states. Bits 4 and 5 set the polarity of the DMA control pins REQ and ACK respectively. An internal clock controls all DMA operations. This internal clock is derived from the external clock (CLK). Bit 9 determines the internal clock frequency: the internal clock $=$ CLK or the internal clock $=$ CLK divided by 2 . Bit 8 sets whether $\overline{\mathrm{R}} \mathrm{B}, \overline{\mathrm{W}} \mathrm{B}$, and $\overline{\mathrm{DS}} \mathrm{B}$ are asserted for either one or two internal clocks. Bits 6 and 7 set the number of internal clocks between REQ assertion and ACK assertion. The timing can be from 2 to 5 cycles as shown in Figure 17.

Bit 10 controls Port B processor or peripheral interface mode. In processor mode, the Port B control pins ( $\overline{\mathrm{R}} \mathrm{B}, \bar{W}_{B}$, $\overline{\mathrm{DS}} \mathrm{B}, \mathrm{R} / \overline{\mathrm{W}} \mathrm{B})$ are inputs and the DMA controls are ignored. In peripheral mode, the Port B control pins are outputs and the DMA controls are active.

Six PIO pins can be programmed as an input or output by the corresponding mask bits in Configuration Register 7. The format of Configuration Register 7 is shown in Figure 5. Each bit of the register set the I/O direction independently. A logic 1 indicates that the corresponding PIO pin is an output, while a logic 0 indicates that the PIO pin is an input. This I/O mask register can be read or written.

A programmed output PIOi pin ( $\mathrm{i}=0,1, \ldots 5$ ) displays the data latched in Bitiof ConfigurationRegister 6 . A programmed input PIOi pin allows Port A bus to sample the data on Dai by reading Configuration Register 6.

## STATUS REGISTER FORMAT

| Bit |  |
| :---: | :--- |
| 0 | Reserved |
| 1 | Reserved |
| 2 | Reserved |
| 3 | DMA Direction |
| 4 | A $\rightarrow$ B Empty Flag |
| 5 | A $\rightarrow$ B Almost-Empty Flag |
| 6 | B $\rightarrow$ A Full Flag |
| 7 | B $\rightarrow$ A Almost-Full Flag |
| 8 | Reserved |
| 9 | Reserved |
| 10 | Reserved |
| 11 | Reserved |
| 12 | A $\rightarrow$ B Full Flag |
| 13 | A $\rightarrow$ B Almost-Full Flag |
| 14 | B $\rightarrow$ A Empty Flag |
| 15 | B $\rightarrow$ A Almost-Empty Flag |

Table 7. The Status Register Format

## CONFIGURATION REGISTER FORMATS



## NOTE:

1. Bit 9 of Configuration Registers $0-3$ must be set to 0 on the IDT72511.

Table 8. The BiFIFO Configuration Register Formats

## Programmable Flags

The IDT BiFIFO has eight internal flags. Associated with each FIFO memory array are four internal flags, Empty, Almost-Empty, Almost-Full and Full, for the total of eight internal flags. The Almost-Empty and Almost-Full offsets can be set to any depth through the Configuration Registers 0-3 (see Table 8). The flags are asserted at the depths shown in Table 11. After a hardware reset or a software Reset All, the almost flag offsets are set to 0 . Even though the offsets are equivalent, the Empty and Almost-Empty flags have different timing which means that the flags are not coincident. Similarly, the Full and Almost-Full flags are not coincident after reset because of timing.

These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through Configuration Register 4 (see Table 9). For the specific flag timings, see Figures 20-23.

The current state of all eight flags is available in the Status Register.

EXTERNAL FLAG ASSIGNMENT CODES

| Assignment <br> Code | Internal Flag Assigned to Flag Pin |
| :--- | :--- |
| 0000 | $\mathrm{~A} \rightarrow \mathrm{~B} \overline{\text { Empty }}$ |
| 0001 | $\mathrm{~A} \rightarrow \mathrm{~B} \overline{\text { Almost-Empty }}$ |
| 0010 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Full |
| 0011 | $\mathrm{~A} \rightarrow \mathrm{~B} \overline{\text { Almost-Full }}$ |
| 0100 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Empty |
| 0101 | $\mathrm{~B} \rightarrow \mathrm{~A} \overline{\text { Almost-Empty }}$ |
| 0110 | $\mathrm{~B} \rightarrow \mathrm{~A} \overline{\text { Full }}$ |
| 0111 | $\mathrm{~B} \rightarrow \mathrm{~A} \overline{\text { Almost-Full }}$ |
| 1000 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Empty |
| 1001 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Almost-Empty |
| 1010 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Full |
| 1011 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Almost-Full |
| 1100 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Empty |
| 1101 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Almost-Empty |
| 1110 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Full |
| 1111 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Almost-Full |

Table 9. Configuration Register 4 Internal Flag Assignments to External Flag Pins

## CONFIGURATION REGISTER 5 FORMAT



Table 10. BiFIFO Configuration Register 5 Format

## CONFIGURATION REGISTER 6 FORMAT

| 15 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused | PIO 5 | PIO 4 | PIO 3 | PIO 2 | PIO 1 | PIO |  |

Figure 4. BiFIFO Configuration Register 6 Format for Programmable I/O Data

## CONFIGURATION REGISTER 7 FORMAT



Figure 5. BiFIFO Configuration Register 7 Format for Programmable I/O Direction Mask

## Port B Interface

Port B has reread/rewrite and DMA functions. Port B can be configured to interface to either Intel-style ( $\overline{\mathrm{R}} \mathrm{B}, \overline{\mathrm{W}} \mathrm{B}$ ) or Motorola-style ( $\overline{\mathrm{DS}} \mathrm{B}, \mathrm{R} / \overline{\mathrm{W}} \mathrm{B}$ ) devices in Configuration Register 5 (see Table 10). Port B can also be configured to talk to a processor or a peripheral device through Configuration Register 5. In processor interface mode, the Port B interface controls are inputs. In peripheral interface mode, the Port B interface controls are outputs. After a hardware reset or a software Reset All command, Port B defaults to an Intel-style processor interface; the controls are inputs.

## DMA Control Interface

The BiFIFO has DMA control to simplify data transfers with peripherals. For the BiFIFO DMA controls (REQ, ACK and CLK) to operate, the BiFIFO must be in peripheral interface mode (Configuration Register 5, Table 10).

DMA timing is controlled by the external clock input, CLK. An internal clock is derived from this CLK signal to generate the $\overline{\mathrm{R}}, \overline{\mathrm{W}} \mathrm{B}, \overline{\mathrm{DS}} \mathrm{B}$ and $\mathrm{R} \overline{W_{B}}$ output signals. The internal clock also determines the timing between REQ assertion and ACK assertion. Bit 9 of Configuration Register 5 determines whether the internal clock is the same as CLK or whether the internal clock is CLK divided by 2.

Bit 8 of Configuration Register 5 set whether $\overline{\mathrm{R}}, \overline{\mathrm{W}} \mathrm{B}$ and $\overline{\mathrm{DS}} \mathrm{B}$ are asserted for 1 or 2 internal clocks. Bits 6 and 7 of Configuration Register 5 set the number of clocks between REQ assertion and ACK assertion. The clocks between REQ assertion and ACK assertion can be 2, 3, 4 or 5.

Bits 4 and 5 of Configuration Register 5 set the polarity of the REQ and ACK pins respectively.

A DMA transfer command sets the Port B read/write direction (see Table 5). The timing diagram for DMA transfers is shown in Figure 17. The basic DMA transfer starts with REQ assertion. After 2 to 5 internal clocks, ACK is asserted by the BiFIFO. ACK will not be asserted if a read is attempted on an empty $\mathrm{A} \rightarrow \mathrm{B}$ FIFO or if a write is attempted on a full $\mathrm{B} \rightarrow \mathrm{A}$ FIFO. If the BiFIFO is in Motorola-style interface mode, $\mathrm{R} / \bar{W}_{B}$ is set
at the same time that ACK is asserted. One internal clock later, $\overline{\mathrm{DS}} \mathrm{B}$ is asserted. If the BiFIFO is in Intel-style interface mode, either $\bar{R}_{B}$ or $\bar{W}_{B}$ is asserted one internal clock after ACK assertion. These read/write controls stay asserted for 1 or 2 internal clocks, then $\mathrm{ACK}, \overline{\mathrm{DS}} \mathrm{B}, \overline{\mathrm{R}} \mathrm{B}$ and $\overline{\mathrm{W}} \mathrm{B}$ are made inactive. This completes the transfer of one 9 -bit word.

On the next rising edge of CLK, REQ is sampled. If REQ is still asserted, another DMA transfer starts with the assertion of ACK. Data transfers will continue as long as REQ is asserted.

## Intelligent Reread/Rewrite

Intelligent reread/rewrite is a method the BiFIFO uses to help assure data integrity. Port B of the BiFIFO has two extra pointers, the Reread Pointer and the Rewrite Pointer.The Reread Pointer is associated with the A->B FIFO Read Pointer, while the Rewrite Pointer is associated with the B->A FIFO Write Pointer. The Reread Pointer holds the start address of a data block in the A->B FIFO RAM, and the Read Pointer is the current address of the same FIFO RAM array. By loading the Read Pointer with the value held in the Reread Pointer (RER asserted), reads will start over at the beginning of the data block. In order to mark the beginning of a data block, the Reread Pointer should be loaded with the Read Pointer value (LDRER asserted) before the first read is performed on this data block. Figure 6 shows a Reread operation.

Similarly, the Rewrite Pointer holds the start address of a data block in the B->A FIFO RAM, while the Write Pointer is the current address within the RAM array. The operation of the REW and LDREW is identical to the RER and LDRER discussed above. Figure 7 shows a Rewrite operation.

For the reread data protection, Bit 2 of Configuration Register 5 can be set to 1 to prevent the data block from being overwritten. In this way, the assertion of A->B fullflag will occur when the write pointer meets the reread pointer instead of the read pointer as in the normal definition. For the rewrite data protection, Bit 3 of Configuration Register 5 can be set to 1 to

## INTERNAL FLAG TRUTH TABLE

| Number of Words in FIFO |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| From | To | Empty Flag | Almost-Empty Flag | Almost-Full Flag | Full Flag |
| 0 | 0 | Asserted | Asserted | Not Asserted | Not Asserted |
| 1 | $n$ | Not Asserted | Asserted | Not Asserted | Not Asserted |
| $n+1$ | $D-(m+1)$ | Not Asserted | Not Asserted | Not Asserted | Not Asserted |
| $D-m$ | $D-1$ | Not Asserted | Not Asserted | Asserted | Not Asserted |
| $D$ | $D$ | Not Asserted | Not Asserted | Asserted | Asserted |

NOTE:
2668 tbl 15

1. BiFIFO flags must be assigned to extemal flag pins to be observed. $D=$ FIFO depth (IDT72511 = 512, IDT72521 = 1024), $n=$ Almost-Empty flag offset, $m=$ Almost-Full flag offset.

Table 11. Internal Flag Truth Table
prevent the data block from being read. In this case the assertion of B->A empty flag will occur when the read pointer meets the rewrite pointer instead of the write pointer.

In conclusion, Bit 2 and 3 of Configuration Register 5 are used to redefine Full \& Empty flags for data block partition. Although it can serve the purpose of data protection, the setting of these 2 bits is independent of the functions caused by RER/REW, or LDRER/LDREW assertions.

## Programmable Input/Output

The BiFIFO has six programmable $\mathrm{I} / 0$ pins (PIOo-PIO5) which are controlled by Port A through Configuration Registers 6 and 7. Data from the programmable I/O pins is mapped directly to the six least significant bits of Configuration Regis-

## REREAD OPERATIONS ${ }^{(1,2)}$



Read
Pointer

2668 drw 08

## NOTES:

1. If bit $\mathbf{2}$ is set to $\mathbf{1}$,

Empty flag asserted if Read = Write
Full flag asserted if Reread + FIFO size $=$ Write
2. If bit 2 is set to 0 ,

Empty flag asserted if Read = Write
Full flag asserted if Read + FIFO size $=$ Write
Figure 6. BiFIFO Reread Operations
ter 6 . Figure 4 shows the format of Configuration Register 6. This data is read or written by Port A on the data pins (DAo- DA5). A programmed output PIOi pin ( $\mathrm{i}=0,1, \ldots, 5$ ) displays the data latched in Bit i of Configuration Register 6. A programmed input PIOi pin allows Port A bus to sample its data on DAi by reading ConfigurationRegister6. The read and write timing for the programmable I/O pins is shown in Figure 19. The direction of each programmable I/O pin can be set independently by programming the mask in Configuration Register 7. Each P10 pin has a corresponding input/output direction mask bit in Configuration Register 7. Figure 5 shows the format of Configuration Register 7. Setting a mask bit to a logic 1 makes the corresponding I/O pin an output. Mask bits set to logic 0 force the corresponding I/O pin to an input.

## REWRITE OPERATIONS ${ }^{(3,4)}$



NOTES:
2668 drw 09

1. If bit 3 is set to 1 ,

Empty flag asserted if Read = Rewrite Full flag asserted if Read + FIFO size $=$ Write
2. If bit 3 is set to 0 ,

Empty flag asserted if Read = Write
Full flag asserted if Read + FIFO size $=$ Write

Figure 7. BiFIFO Rewrite Operations

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> With Respect To <br> Ground | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2668 tы 16

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCCM | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| Vccc | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input HIGH Voltage <br> Commercial | 2.0 | - | - | V |
| VIH | Input HIGH Voltage <br> Military | 2.2 | - | - | V |
| VIL(1) | Input LOW Voltage <br> Commercial and <br> Military | - | - | 0.8 | V |

## NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS
(Commercial: Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72511L <br> IDT72521L <br> Commercial $t \mathrm{~A}=\mathbf{2 5}, \mathbf{3 5}, 50 \mathrm{~ns}$ |  |  | IDT72521L Military$t \mathrm{t}=40,50 \mathrm{~ns}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. |  | Max. |  |
| I LL ${ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| IoL ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage Iout $=-1 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| VoL | Output Logic "0" Voltage lout = 4mA | - | - | 0.4 | - | - | 0.4 | V |
| ICC1 ${ }^{(3)(4)}$ | Average VCC Power Supply Current | - | 150 | 230 | - | 180 | 250 | mA |
| ICC2 ${ }^{(3)}$ | Average Standby Current ( $\overline{\mathrm{R}} \mathrm{B}=\overline{\mathrm{W}}_{\mathrm{B}}=\overline{\mathrm{DS}} \mathrm{A}=$ VIH) | - | 16 | 30 | - | 24 | 50 | mA |

NOTES:
2668 tbl 18

1. Measurements with $0.4 \mathrm{~V} \leq \mathrm{VIN}_{\mathrm{N}} \leq \mathrm{Vcc}, \overline{\mathrm{DS}}=\overline{\mathrm{DS}} \mathrm{B} \geq \mathrm{V}_{\mathrm{I}}$
2. Measurements with $0.4 \mathrm{~V} \leq \mathrm{Vout}_{\leq \mathrm{Vcc}}, \overline{\mathrm{DS}} \mathrm{A}=\overline{\mathrm{DS}} \mathrm{B} \geq \mathrm{V}_{\mathrm{H}}$
3. Measurements are made with outputs open.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $3 n \mathrm{~s}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 8 |

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN $^{(2)}$ | Input Capacitance | VIN $=0 \mathrm{~V}$ | 8 | pF |
| Cout ${ }^{(1,2)}$ | Output Capacitance | Vout $=0 \mathrm{~V}$ | 12 | pF |

## NOTES:

2668 tbl 20

1. With output deselected.
2. Characterized values, not currently tested.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  |  |  | Military |  | Com'l \& MiI. ${ }^{(2)}$ |  | Unit | Timing Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IDT72511L25 IDT72521L25 |  | IDT72511L35 IDT72521L35 |  | IDT72521L40 |  | IDT72511L50 <br> IDT72521L50 |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| RESET TIMING (Port A and Port B) |  |  |  |  |  |  |  |  |  |  |  |
| tRSC | Reset cycle time | 35 | - | 45 | - | 50 | - | 65 | - | ns | 9 |
| tRS | Reset pulse width | 25 | - | 35 | - | 40 | - | 50 | - | ns | 9 |
| trss | Reset set-up time | 25 | - | 35 | - | 40 | - | 50 | - | ns | 9 |
| tRSR | Reset recovery time | 10 | - | 10 | - | 10 | - | 15 | - | ns | 9 |
| tRSF | Reset to flag time | - | 35 | - | 45 | - | 50 | - | 65 | ns | 9 |
| PORT A TIMING |  |  |  |  |  |  |  |  |  |  |  |
| taA | Port A access time | - | 25 | - | 35 | - | 40 | - | 50 | ns | 12, 14, 15 |
| taLz | Read or write pulse LOW to data bus at Low-Z | 5 | - | 5 | - | 5 | - | 5 | - | ns | 12, 15, 16 |
| taHz | Read or write pulse HIGH to data bus at High- Z | - | 15 | - | 20 | - | 25 | - | 30 | ns | 12, 14, 15, 16 |
| tadv | Data valid from read pulse HIGH | 5 | - | 5 | - | 5 | - | 5 | - | ns | 12, 14, 16 |
| tanc | Read cycle time | 35 | - | 45 | - | 50 | - | 65 | - | ns | 12 |
| tarPW | Read pulse width | 25 | - | 35 | - | 40 | - | 50 | - | ns | 12, 14, 15 |
| taRR | Read recovery time | 10 | - | 10 | - | 10 | - | 15 | - | ns | 12 |
| taS | $\overline{\mathrm{CS}}_{\mathrm{A}}, \mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{R} \bar{W}_{\mathrm{A}}$ setup time | 5 | - | 5 | - | 5 | - | 5 | - | ns | 10, 12, 16 |
| тан | $\overline{\mathrm{CS}}_{\mathrm{A}}, \mathrm{A} 0, \mathrm{~A}_{1}, \mathrm{R} / \bar{W}_{\mathrm{A}}$ hold time | 5 | - | 5 | - | 5 | - | 5 | - | ns | 10, 12 |
| tads | Data set-up time | 15 | - | 18 | - | 20 | - | 30 | - | ns | 11, 12, 14, 15 |
| tadH ${ }^{(1)}$ | Data hold time | 0 | 一 | 2 | - | 5 | - | 5 | - | ns | 11, 12, 14, 15 |
| tawc | Write cycle time | 35 | - | 45 | - | 50 | - | 65 | - | ns | 12 |
| tawpw | Write pulse width | 25 | - | 35 | - | 40 | - | 50 | - | ns | 11, 12, 14 |
| tawn | Write recovery time | 10 | - | 10 | - | 10 | - | 15 | - | ns | 12. |
| tawrcom | Write recovery time after a command | 25 | - | 35 | - | 40 | - | 50 | - | ns | 11 |

## NOTE:

1. The minimum data hold time is 5 ns ( 10 ns for the 80 ns speed grade) when writing to the Command or Configuration registers.
2. IDT72511 not available in military.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  |  |  | Military |  | Com'l \& Mil. ${ }^{(1)}$ |  | Unit | Timing Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IDT72511L25 IDT72521L25 |  | IDT72511L35 IDT72521L35 |  | JDT72521L40 |  | IDT72511L50 IDT72521L50 |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| PORT B PROCESSOR INTERFACE TIMING |  |  |  |  |  |  |  |  |  |  |  |
| tbA | Port B access time | - | 25 | - | 35 | - | 40 | - | 50 | ns | 13, 14, 15 |
| tblz | Read or write pulse LOW to data bus at Low-Z | 5 | - | 5 | - | 5 | - | 5 | - | ns | 13, 14, 15 |
| tbrz | Read or write pulse HIGH to data bus at High-Z | - | 15 | - | 20 | - | 25 | - | 30 | ns | 14, 13, 15 |
| tbov | Data valid from read pulse HIGH | 5 | - | 5 | - | 5 | - | 5 | - | ns | 13, 14, 15, 16 |
| tbrc | Read cycle time | 35 | - | 45 | - | 50 | - | 65 | - | ns | 13 |
| tbrPW | Read pulse width | 25 | - | 35 | - | 40 | - | 50 | - | ns | 13 |
| tbrR | Read recovery time | 10 | - | 10 | - | 10 | - | 15 | - | ns | 13 |
| tbs | $\mathrm{R} / \bar{W}_{B}$ set-up time | 5 | - | 5 | - | 5 | - | 5 | - | ns | 13 |
| tbH | $\mathrm{R} / \bar{W}_{\mathrm{W}}$ hold time | 5 | - | 5 | - | 5 | - | 5 | - | ns | 13 |
| tbDS | Data set-up time | 15 | - | 18 | - | 20 | - | 30 | - | ns | 13, 14, 15 |
| tbDH | Data hold time | 0 | - | 2 | - | 5 | - | 5 | - | ns | 13, 14, 15 |
| tbwc | Write cycle time | 35 | - | 45 | - | 50 | - | 65 | - | ns | 13 |
| tbwPW | Write pulse width | 25 | - | 35 | - | 40 | - | 50 | - | ns | 13, 15 |
| tbwr | Write recovery time | 10 | - | 10 | - | 10 | - | 15 | - | ns | 13 |

PORT B PERIPHERAL INTERFACE TIMING

| tba | Port B access time | - | 25 | - | 40 | - | 45 | - | 55 | ns | 17 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tbckc | Clock cycle time | 15 | - | 20 | - | 20 | - | 25 | - | ns | 17 |
| tbckh | Clock pulse HIGH time | 6 | - | 6 | - | 8 | - | 10 | - | ns | 17 |
| tbckl | Clock pulse LOW time | 6 | - | 6 | - | 8 | - | 10 | - | ns | 17 |
| tbreas | Request set-up time | 5 | - | 5 | - | 5 | - | 10 | - | ns | 17 |
| tbrear | Request hold time | 5 | - | 5 | - | 5 | - | 5 | - | ns | 17 |
| tbackL | Delay from a rising clock edge to ACK switching | - | 15 | - | 18 | - | 20 | - | 25 | ns | 17 |

NÖTE:

1. IDT72511 not available in military.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  |  |  | Military |  | Com'I \& Mil. ${ }^{(4)}$ |  | Unit | Timing <br> Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IDT72511L25 IDT72521L25 |  | IDT72511L35 IDT72521L35 |  | IDT72521L40 |  | IDT72511L50 IDT72521L50 |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| PORT B RETRANSMIT TIMING |  |  |  |  |  |  |  |  |  |  |  |
| tboseh | $\overline{R E R}, \overline{R E W}$, LDRER, LDREW set-up and recovery time | 10 | - | 10 | - | 10 | - | 15 | - | ns | 9, 18 |
| PROGRAMMABLE I/O TIMING |  |  |  |  |  |  |  |  |  |  |  |
| tPIOA | Programmable I/O access time |  | 20 | - | 25 | - | 25 | - | 30 | ns | 19 |
| tPIOS | Programmable I/O setup time | 8 | - | 10 | - | 10 | - | 15 | - | ns | 19 |
| tPIOH | Programmable I/O hold time. | 8 | - | 10 | - | 10 | - | 15 | - | ns | 19 |
| BYPASS TIMING |  |  |  |  |  |  |  |  |  |  |  |
| tBYa | Bypass access time | - | 18 | - | 20 | - | 25 | - | 30 | ns | 16 |
| tBYD | Bypass delay | - | 10 | - | 15 | - | 20 | - | 20 | ns | 16 |
| tabydV | Bypass data valid time from $\overline{D S} A$ | 15 | - | 15 | - | 15 | - | 15 | - | ns | 16 |
| tbBYDV ${ }^{(3)}$ | Bypass data valid time from $\overline{\mathrm{DS}} \mathrm{B}$ | 3 | - | 3 | - | 3 | - | 3 | - | ns | 16 |
| FLAG TIMING ${ }^{(1)}{ }^{(2)}$ |  |  |  |  |  |  |  |  |  |  |  |
| tref | Read clock edge to Empty Flag asserted | - | 25 | - | 35 | - | 40 | - | 45 | ns | 14, 15, 20, 22 |
| twef | Write clock edge to Empty Flag not asserted | - | 25 | - | 35 | - | 40 | - | 45 | ns | 14, 15, 20, 22 |
| trff | Read clock edge to Full Flag not asserted | - | 25 | - | 35 | - | 40 | - | 45 | ns | 14, 15, 21, 23 |
| tWFF | Write clock edge to Full Flag asserted | - | 25 | - | 35 | - | 40 | - | 45 | ns | 14, 15, 21, 23 |
| traEF | Read clock edge to Almost-Empty Flag asserted | - | 40 | - | 50 | - | 55 | - | 60 | ns | 20, 22 |
| twaEF | Write clock edge to Almost-Empty Flag not asserted | - | 40 | - | 50 |  | 55 | - | 60 | ns | 20,22 |
| trafF | Read clock edge to Almost-Full Flag not asserted | - | 40 | - | 50 | - | 55 | - | 60 | ns | 21, 23 |
| twaff | Write clock edge to Almost-Full Flag asserted | - | 40 | - | 50 |  | 55 | - | 60 | ns | 21, 23 |

NOTES:
2668 tbl 23

1. Read and write are internal signals derived from $\overline{\mathrm{DS}} \mathrm{A}, \mathrm{R} / \bar{W}_{\mathrm{A}}, \overline{\mathrm{DS}} \mathrm{B}, \overline{\mathrm{R}} \mathrm{W}_{\mathrm{B}}, \overline{\mathrm{R}} \mathrm{B}$, and $\bar{W}_{\mathrm{B}}$.
2. Although the flags, Empty, Almost-Empty, Almost-Full, and Full Flags are internal flags, the timing given is for those assigned to external pins.
3. Values guaranteed by design, not currently tested.
4. IDT72511 not available in military.


Figure 9. Hardware Reset Timing


2668 drw 11

Figure 10. Basic Port A Control Signal Timing (Applies to All Port A Timing)


Figure 11. Port A Command Timing (write).

## WRITE



## READ



Figure 12. Read and Write Timing for Port A

## WRITE



NOTE:

1. $\overline{\mathrm{A}} \mathrm{B}=1$

READ


NOTE:

1. $\bar{W} B=1$

Figure 13. Port B Read and Write Timing, Processor Interface Mode Only

A $\rightarrow$ B FIFO WRITE FLOW-THROUGH


NOTES:

1. Assume the flag pin is programmed active LOW.
2. $R / \bar{W} A=0$


NOTES:

1. Assume the flag pin is programmed active LOW.
2. $\mathrm{R} / \bar{W} \mathrm{~A}=1$

Figure 14. Port A Read and Write Flow-Through Timing, Processor Interface Mode Only

## $\mathrm{A} \rightarrow \mathrm{B}$ FIFO WRITE FLOW-THROUGH


2. $\mathrm{R} / \overline{\mathrm{W}} \mathrm{A}=1$

## $\mathrm{A} \rightarrow \mathrm{B}$ FIFO READ FLOW-THROUGH



1. Assume the flag pin is programmed active LOW.
2. $\mathrm{R} / \overline{\mathrm{W}} \mathrm{A}=0$

Figure 15. Port B Read and Write Flow-Through Timing, Processor Interface Mode Only

## $B \rightarrow A$ READ BYPASS



NOTES:

1. Once the bypass mode starts, any data change on Port B bus (Byte $0 \rightarrow B y t e 1$ ) will be passed to Port $A$ bus.
2. $\bar{W}_{B}=1$

## A $\rightarrow$ B WRITE BYPASS



NOTES:

1. Once the bypass mode starts, any data change on Port A bus (Byte $0 \rightarrow$ Byte 1) will be passed to Port $B$ bus.
2. $\bar{R}_{B}=1$

Figure 16. Bypass Path Timing, BiFIFO Must Be in Peripheral Interface Mode

## SINGLE WORD DMA TRANSFER



## BLOCK DMA TRANSFER



Figure 17. Port B Read and Write DMA timing. Peripheral Interface Mode Only


Figure 18. Port B Reread and Rewrite Timing for Intelligent Reread/Rewrite

## Port A $\rightarrow$ PIO WRITE



PIO $\rightarrow$ Port A READ


Figure 19. Programmable I/O Timing


## NOTES:

1. $B \rightarrow A$ FIFO is initially empty.
2. Assume the flag pins are programmed active LOW.
3. $R \bar{W} A=1$.

Figure 20. Empty and Almost-Empty Flag Timing for $\mathbf{B} \rightarrow \mathbf{A}$ FIFO, ( $\mathbf{n}=$ programmed offset)


NOTES:

1. $B \rightarrow A$ FIFO initially contains $D-(M+1)$ data words. $D=512$ for IDT72511; $D=1024$ for IDT72521.
2. Assume the flag pins are programmed active LOW.
3. $R \bar{W} A=1$.

Figure 21. Full and Almost-Full Flag Timing for $B \rightarrow A$ FIFO, ( $m=$ programmed offset)


NOTES:

1. $A \rightarrow B$ FIFO is initially empty.
2. Assume the flag pins are programmed active LOW.
3. $\mathrm{R} / \overline{\mathrm{W}} \mathrm{A}=1$.

Figure 22. Empty and Almost-Empty Flag Timing for $\mathbf{A} \rightarrow \mathrm{B}$ FIFO, ( $\mathrm{n}=$ programmed offset)


NOTES:

1. B $\rightarrow$ A FIFO initially contains $\mathrm{D}-(\mathrm{M}+1)$ data words. $\mathrm{D}=512$ for IDT72511; $\mathrm{D}=1024$ for IDT72521.
2. Assume the flag pins are programmed active LOW.
3. $\mathrm{R} / \overline{\mathrm{W}} \mathrm{A}=1$.

Figure 23. Full and Almost-Full Flag Timing for $A \rightarrow B$ FIFO, ( $m=$ programmed offset)

## ORDERING INFORMATION



2668 drw 25

* 40 Military Only, IDT72521
* 50 Commercial and Military, IDT72511 available in commercial only

CMOS ASYNCHRONOUS FIFO WITH
IDT72021
RETRANSMIT
IDT72031
$1 \mathrm{~K} \times 9,2 \mathrm{~K} \times 9,4 \mathrm{~K} \times 9$

## FEATURES:

- First-In/First-Out Dual-Port memory
- Bit organization
- IDT72021-1K x 9
- IDT72031-2K x 9
- IDT72041-4K x 9
- Ultra high speed
- IDT72021-25ns access time
- IDT72031-35ns access time
- IDT72041-35ns access time
- Easily expandable in word depth and/or width
- Asynchronous and simultaneous read and write
- Functionally equivalent to IDT7202/03/04 with Output Enable ( $\overline{\mathrm{OE}}$ ) and Almost Empty/Almost Full Flag ( $\overline{\mathrm{AEF}}$ )
- Four status flags: Full, Empty, Half-Full (single device mode), and Almost Empty/Almost Full (7/8 empty or 7/8 full in single device mode)
- Output Enable controls the data output port
- Auto-retransmit capability
- Available in 32-pin DIP and PLCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

IDT72021/031/041s are high-speed, low-power, dual-port memory devices commonly known as FIFOs (First-In/FirstOut). Data can be written into and read from the memory at independent rates. The order of information stored and extracted does not change, but the rate of data entering the FIFO might be different than the rate leaving the FIFO. Unlike a Static RAM, no address information is required because the read and write pointers advance sequentially. The IDT72021/ 031/041s can perform asynchronous and simultaneous read and write operations. There are four status flags, ( $\overline{\mathrm{HF}}, \overline{\mathrm{FF}}, \overline{\mathrm{EF}}$, AEF) to monitor data overflow and underflow. Output Enable $(\overline{\mathrm{OE}})$ is provided to control the flow of data through the output port. Additional key features are Write $(\overline{\mathrm{W}}), \operatorname{Read}(\overline{\mathrm{R}})$, Retransmit (RT), FirstLoad (FL), Expansion In (XI) and Expansion Out (XO). The IDT72021/031/041s are designed for those applications requiring data controf flags and Output Enable ( $\overline{\mathrm{OE}}$ ) in multiprocessing and rate buffer applications.

The IDT72021/031/041s are fabricated using IDT's CMOS technology. Military grade product is manufactured in compliance with the latest version of MIL-STD-883, Class B, for high reliability systems.


2677 drw 01

## PIN CONFIGURATIONS




DIP TOP VIEW


2677 drw 02

## PIN DESCRIPTIONS

| Symbol | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| D0-D8 | Inputs | 1 | Data inputs for 9-bit wide data. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | When $\overline{\mathrm{RS}}$ is set LOW, internal READ and WRITE pointers are set to the first location of the RAM array. $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ go HIGH , and $\overline{\mathrm{AEF}}$ and $\overline{\mathrm{EF}}$ go LOW. A reset is required before an initial WRITE after power-up. $\bar{R}$ and $\bar{W}$ must be HIGH during $\overline{R S}$ cycle. |
| $\bar{W}$ | Write | I | When WRITE is LOW, data can be written into the RAM array sequentially, independent of READ. In order for WRITE to be active, $\overline{\mathrm{FF}}$ must be HIGH. When the FIFO is fuil ( $\overline{\mathrm{FF}}$-LOW), the internal WRITE operation is blocked. |
| $\overline{\mathrm{R}}$ | Read | I | When READ is LOW, data can be read from the RAM array sequentially, independent of WRITE. In order for READ to be active, EF must be HIGH. When the FIFO is empty (EF-LOW), the internal READ operation is blocked. The three-state output buffer is controlled by the read signal and the external output control $(\overline{\mathrm{OE}})$. |
| $\overline{\text { FL/RT }}$ | First Load/ <br> Retransmit | 1 | This is a dual-purpose input. In the single device configuration ( $\overline{\mathrm{XI}}$ grounded), activating retransmit ( $\overline{\mathrm{FL}} / \mathrm{RT}$-LOW) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. $\overline{\mathrm{R}}$ and $\overline{\mathrm{W}}$ must be HIGH before setting FL/쥰 LOW. Retransmit is not compatible with depth expansion. In the depth expansion configuration, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$-LOW indicates the first activated device. |
| $\overline{\mathrm{XI}}$ | Expansion In | 1 | In the single device configuration, $\overline{\mathrm{X}}$ is grounded. In depth expansion or daisy chain expansion, $\overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}}$ (expansion out) of the previous device. |
| $\overline{O E}$ | Output Enable | I | When $\overline{\mathrm{OE}}$ is set HIGH, the data flow through the three-state output buffer is inhibited regardless of an active READ operation. A read operation does increment the read pointer in this situation. When $\overline{\mathrm{OE}}$ is set LOW, Q0-Q8 are still in a HIGH impedance condition if no READ occurs. For a complete READ operation with data appearing on Qo-Q8, both $\overline{\mathrm{R}}$ and $\overline{\mathrm{OE}}$ should be asserted LOW. |
| $\overline{\mathrm{FF}}$ | Full Flag | 0 | When $\overline{F F}$ goes LOW, the device is full and further WRITE operations are inhibited. When $\overline{F F}$ is HIGH, the device is not full. |
| $\overline{E F}$ | Empty Flag | 0 | When $\overline{\mathrm{EF}}$ goes LOW, the device is empty and further READ operations are inhibited. When $\overline{\mathrm{EF}}$ is HIGH, the device is not empty. |
| $\overline{\text { AEF }}$ | Almost-Empty/ Almost-Full Flag | 0 | When $\overline{\text { AEF }}$ is LOW, the device is empty to $1 / 8$ full or $7 / 8$ to completely full. When $\overline{\mathrm{AEF}}$ is HIGH , the device is greater than $1 / 8$ full, but less than $7 / 8$ full. |
| $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ | Expansion Out/ Half-Full Flag | 0 | This is a dual purpose output. In the single device configuration ( $\overline{\mathrm{XI}}$ grounded), the device is more than half full when $\overline{\mathrm{HF}}$ is LOW. In the depth expansion configuration ( XO connected to $\overline{\mathrm{XI}}$ of the next device), a pulse is sent from $\overline{\mathrm{XO}}$ to $\overline{\mathrm{XI}}$ when the last location in the RAM array is filled. |
| Q0-Q8 | Outputs | 0 | Data outputs for 9-bit wide data. |
| 2677 tbl 01 |  |  |  |

STATUS FLAG

| Number of Words in FIFO |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{1 K}$ | $\mathbf{2 K}$ | $\mathbf{4 K}$ | FF | $\overline{\mathrm{AEF}}$ | $\overline{\mathrm{HF}}$ | $\overline{\mathrm{EF}}$ |
| 0 | 0 | 0 | H | L | H | L |
| $1-127$ | $1-255$ | $1-511$ | H | L | H | H |
| $128-512$ | $256-1024$ | $512-2048$ | H | H | H | H |
| $513-896$ | $1025-1792$ | $2049-3584$ | H | H | L | H |
| $897-1023$ | $1793-2047$ | $3585-4095$ | H | L | L | H |
| 1024 | 2048 | 4096 | L | L | L | H |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:

1. Stresses greaterthan thoselisted under ABSOLUTEMAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above thoseindicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.

CAPACITANCE $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter $^{(1)}$ | Condition | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 10 | pF |
| CouT | Output Capacitance | VoUT $=0 \mathrm{~V}$ | 10 | pF |

NOTE:
2677 tbl 03

1. These parameters are sampled and not $100 \%$ tested.

RECOMMENDED DC
OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vccm | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| Vccc | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| VIH | Input High Voltage <br> Military | 2.2 | - | - | V |
| VIL $^{\text {(I }}$ | Input Low Voltage <br> Commercial and <br> Military | - | - | 0.8 | V |
| NOTE: |  |  |  |  |  |

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS — IDT72021

(Commercial: Vcc $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72021 Commercial $t_{A}=25,35 n s$ |  |  | $\begin{gathered} \text { IDT72021 } \\ \text { Military } \\ \text { tA }=30,40 \mathrm{~ns} \end{gathered}$ |  |  | IDT72021 Commercial $\mathrm{tA}_{\mathrm{A}}=50 \mathrm{~ns}$ |  |  | $\begin{gathered} \text { IDT72021 } \\ \text { Military } \\ \text { tA }=50 \mathrm{~ns} \end{gathered}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $1 \mathrm{LI}^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| LLO ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VoH | Output Logic "1" Voltage $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - | V |
| VoL | Output Logic " 0 " Voltage $\mathrm{IOL}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | - | - | 0.4 | - | - | 0.4 | V |
| Icc1 ${ }^{(3,4)}$ | Active Power Supply Current | - | - | 120 | - | - | 140 | - | 50 | 80 | - | 70 | 100 | mA |
| $1 \mathrm{Cc} 2^{(3)}$ | $\begin{aligned} & \text { Standby Current } \\ & (\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{F}} / \overline{\mathrm{RT}}=\mathrm{V} / \mathrm{H}) \end{aligned}$ | - | - | 12 | - | - | 20 | - | 5 | 8 | - | 8 | 15 | mA |
| $\mathrm{ICC3}^{(3)}$ | Power Down Current (All Input = Vcc-0.2V) | - | - | 500 | - | - | 900 | - | - | 500 | - | - | 900 | $\mu \mathrm{A}$ |

DC ELECTRICAL CHARACTERISTICS — IDT72031, IDT72041
(Commercial: VCC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72031 IDT72041 Commercial tA $=35$, 50 ns |  |  | $\begin{aligned} & \text { IDT72031 } \\ & \text { IDT72041 } \\ & \text { Military } \\ & \text { tA }^{2}=40,50 \mathrm{~ns} \end{aligned}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $1 \mathrm{LI}^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| LLO ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage lout $=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| VoL | Output Logic "0" Voltage lout $=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| lcc1 ${ }^{(3,5)}$ | Active Power Supply Current | - | 75 | 120 | - | 100 | 150 | mA |
| $\mathrm{lccc}^{(3)}$ | Standby Current ( $\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V} \mid \mathrm{H}$ ) | - | 8 | 12 | - | 12 | 25 | mA |
| $\mathrm{IcC3}^{(3)}$ | Power Down Current (All Input $=$ Vcc -0.2 V ) | - | - | 2 | - | - | 4 | mA |

NOTES:

1. Measurements with $0.4 \leq \mathrm{VIN} \leq \mathrm{VCC}$.
2. $\overline{\mathrm{R}} \geq \mathrm{V} \mathbb{\mathrm { H }}, 0.4 \leq \mathrm{Vour} \leq \mathrm{Vcc}$.
3. Icc measurements are made with $\overline{\mathrm{OE}}=\mathrm{HIGH}$.
4. Tested at $f=20 \mathrm{MHz}$.
5. Tested at $f=15.3 \mathrm{MHz}$.

## AC ELECTRICAL CHARACTERISTICS - IDT72021 ${ }^{(1)}$

(Commercial: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Com'l |  | Mil. |  | Com'l |  | Mil. |  | Com'I \& Mil. |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 72021L25 |  | 72021L30 |  | 72021 L35 |  | 72021L40 |  | 72021L50 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Shift Frequency | - | 28.5 | - | 25 | - | 22.2 | - | 20 | - | 15 | MHz |
| tre | $\overline{\mathrm{R}}$ Cycle Time | 35 | - | 40 | - | 45 | - | 50 | - | 65 | - | ns |
| tA | Access Time | - | 25 | - | 30 | - | 35 | - | 40 | - | 50 | ns |
| tRR | $\overline{\mathrm{R}}$ Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | 15 | - | ns |
| tRPW | $\overline{\mathrm{R}}$ Pulse Width ${ }^{(2)}$ | 25 | - | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| tRLZ | $\overline{\bar{R}}$ Pulse LOW to Data Bus at Low-Z ${ }^{(3)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 10 | - | ns |
| twLz | $\overline{\text { W }}$ Pulse HIGH to Data Bus at Low-Z ${ }^{(3,4)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tov | Data Valid from $\overline{\mathrm{R}}$ Pulse HIGH | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| trhz | $\overline{\mathrm{R}}$ Pulse HIGH to Data Bus at High-Z ${ }^{(3)}$ | - | 18 | - | 20 | - | 20 | - | 25 | - | 30 | ns |
| twc | $\bar{W}$ Cycle Time | 35 | - | 40 | - | 45 | - | 50 | - | 65 | - | ns |
| twPW | $\overline{\text { W }}$ Pulse Width ${ }^{(2)}$ | 25 | - | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| twR | $\bar{W}$ Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | 15 | - | ns |
| tDs | Data Set-up Time | 15 | - | 18 | - | 18 | - | 20 | - | 30 | - | ns |
| toh | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 5 | - | ns |
| tRSC | $\overline{\mathrm{RS}}$ Cycle Time | 35 | - | 40 | - | 45 | - | 50 | - | 65 | - | ns |
| tRS | $\overline{\text { RS }}$ Pulse Width ${ }^{(2)}$ | 25 | - | 30 | - | 35 | - | 40 | - | 50 | - | ns |


|  |  |  |  |  |  | 35 |  |  |  | 5 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRSS | $\overline{\mathrm{RS}}$ Set-up Time | 25 | - | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| trsR | $\overline{\mathrm{RS}}$ Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | 15 | - | ns |
| tric | $\overline{\text { RT Cycle Time }}$ | 35 | - | 40 | - | 45 | - | 50 | - | 65 | - | ns |
| tRT | $\overline{\text { RT}}$ Pulse Width ${ }^{(2)}$ | 25 | - | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| tRTR | RT Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | 15 | - | ns |
| tRSFt | $\overline{\mathrm{RS}}$ to EF and $\overline{\mathrm{AEF}}$ LOW | - | 35 | - | 40 | - | 45 | - | 50 | - | 65 | ns |
| tRSF2 | $\overline{\mathrm{RS}}$ to $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ HIGH | - | 35 | - | 40 | - | 45 | - | 50 | - | 65 | ns |
| tref | $\overline{\mathrm{R}}$ LOW to EFF LOW | - | 25 | - | 30 | - | 30 | - | 35 | - | 45 | ns |
| tRFF | $\overline{\mathrm{R}} \mathrm{HIGH}$ to $\overline{\mathrm{FF}} \mathrm{HIGH}$ | - | 25 | - | 30 | - | 30 | - | 35 | - | 45 | ns |
| tRPE | $\overline{\mathrm{R}}$ Pulse Width After $\overline{\mathrm{EF}} \mathrm{HIGH}$ | 25 | - | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| twef | $\bar{W}$ HIGH to $\overline{\text { EF }}$ HIGH | - | 25 | - | 30 | - | 30 | - | 35 | - | 45 | ns |
| twfF | $\bar{W}$ LOW to EF LOW | - | 25 | - | 30 | - | 30 | - | 35 | - | 45 | ns |
| twhF | $\bar{W}$ LOW to $\overline{\text { HF }}$ LOW | - | 35 | - | 40 | - | 45 | - | 50 | - | 65 | ns |
| tRHF | $\overline{\mathrm{R}}$ HIGH to $\overline{\mathrm{HF}} \mathrm{HIGH}$ | - | 35 | - | 40 | - | 45 | - | 50 | - | 65 | ns |
| tWPF | $\overline{\text { W }}$ Pulse Width after $\overline{\mathrm{FF}} \mathrm{HIGH}$ | 25 | - | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| tRF | $\overline{\mathrm{R}}$ HIGH to Transitioning $\overline{\mathrm{AEF}}$ | - | 35 | - | 40 | - | 45 | - | 50 | - | 65 | ns |
| twF | $\bar{W}$ LOW to Transitioning $\overline{\mathrm{AEF}}$ | - | 35 | - | 40 | - | 45 | - | 50 | - | 65 | ns |
| toenz | $\overline{\text { OE HIGH to High-Z (Disable) }}{ }^{(3)}$ | 0 | 12 | 0 | 15 | 0 | 17 | 0 | 20 | 0 | 25 | ns |
| toelz |  | 0 | 12 | 0 | 15 | 0 | 17 | 0 | 20 | 0 | 25 | ns |
| taoe | $\overline{\mathrm{OE}}$ LOW Data Valid (Q0-Q8) | - | 15 | - | 18 | - | 20 | - | 25 | - | 30 | ns |

NOTES:

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

## AC ELECTRICAL CHARACTERISTICS — IDT72031, IDT72041 ${ }^{(1)}$

(Commercial: Vcc $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter |  |  |  |  | Com | nd Mil. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { 72031L35 } \\ & \text { 72041L35 } \end{aligned}$ |  | $\begin{aligned} & \text { 72031L40 } \\ & \text { 72041L40 } \end{aligned}$ |  | $\begin{aligned} & \text { 72031L50 } \\ & 72041 \mathrm{~L} 50 \end{aligned}$ |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Shift Frequency | - | 22.2 | - | 20 | - | 15 | MHz |
| tre | $\overline{\mathrm{R}}$ Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| tA | Access Time | - | 35 | - | 40 | - | 50 | ns |
| tRR | $\overline{\mathrm{R}}$ Recovery Time | 10 | - | 10 | - | 15 | - | ns |
| tRPW | $\overline{\mathrm{R}}$ Pulse Width ${ }^{(2)}$ | 35 | - | 40 | - | 50 | - | ns |
| tRLZ | $\overline{\mathrm{R}}$ Pulse LOW to Data Bus at Low-Z ${ }^{(3)}$ | 5 | - | 5 | - | 10 | - | ns |
| twLz | $\overline{\text { W }}$ Pulse HIGH to Data Bus at Low-Z ${ }^{(3,4)}$ | 5 | - | 5 | - | 5 | - | ns |
| tDV | Data Valid from $\overline{\mathrm{R}}$ Pulse HIGH | 5 | - | 5 | - | 5 | - | ns |
| trHz | $\overline{\mathrm{R}}$ Pulse HIGH to Data Bus at High-Z ${ }^{(3)}$ | - | 20 | - | 25 | - | 30 | ns |
| twc | $\overline{\text { W }}$ Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| twPW | $\overline{\text { W }}$ Pulse Width ${ }^{(2)}$ | 35 | - | 40 | - | 50 | - | ns |
| twr | $\bar{W}$ Recovery Time | 10 | - | 10 | - | 15 | - | ns |
| tos | Data Set-up Time | 18 | - | 20 | - | 30 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 5 | - | ns |
| tRSC | RS Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| tRS | $\overline{\mathrm{RS}}$ Pulse Width ${ }^{(2)}$ | 35 | - | 40 | - | 50 | - | ns |
| tRSS | $\overline{\mathrm{RS}}$ Set-up Time | 35 | - | 40 | - | 50 | - | ns |
| tRSR | $\overline{\mathrm{RS}}$ Recovery Time | 10 | - | 10 | - | 15 | - | ns |
| tRTC | $\overline{\mathrm{RT}}$ Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| tRT | $\overline{\text { RT Pulse Width }}{ }^{(2)}$ | 35 | - | 40 | - | 50 | - | ns |
| tRTR | $\overline{\text { RT Recovery Time }}$ | 10 | - | 10 | - | 15 | - | ns |
| tRSF1 | $\overline{\mathrm{RS}}$ to $\overline{\mathrm{EF}}$ and $\overline{\mathrm{AEF}}$ LOW | - | 45 | - | 50 | - | 65 | ns |
| tRSF2 | $\overline{\mathrm{RS}}$ to $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}} \mathrm{HIGH}$ | - | 45 | - | 50 | - | 65 | ns |
| thef | $\overline{\bar{R}}$ LOW to $\overline{\mathrm{EF}}$ LOW | - | 30 | - | 35 | - | 45 | ns |
| trif | $\overline{\mathrm{R}} \mathrm{HIGH}$ to $\overline{\mathrm{FF}} \mathrm{HIGH}$ | - | 30 | - | 35 | - | 45 | ns |
| tRPE | $\overline{\mathrm{R}}$ Pulse Width After $\overline{\mathrm{EF}} \mathrm{HIGH}$ | 35 | - | 40 | - | 50 | - | ns |
| tWEF | $\bar{W}$ HIGH to EF HIGH | - | 30 | - | 35 | - | 45 | ns |
| tWFF | $\bar{W}$ LOW to EFF LOW | - | 30 | - | 35 | - | 45 | ns |
| tWHF | $\bar{W}$ LOW to $\overline{\mathrm{HF}}$ LOW | - | 45 | - | 50 | - | 65 | ns |
| trif | $\overline{\mathrm{R}} \mathrm{HIGH}$ to $\overline{\mathrm{HF}} \mathrm{HIGH}$ | - | 45 | - | 50 | - | 65 | ns |
| tWPF | $\overline{\text { W }}$ Pulse Width after $\overline{\text { FF }}$ HIGH | 35 | - | 40 | - | 50 | - | ns |
| tRF | $\overline{\mathrm{R}} \mathrm{HIGH}$ to Transitioning $\overline{\mathrm{AEF}}$ | - | 45 | - | 50 | - | 65 | ns |
| twF | $\overline{\mathrm{W}}$ LOW to Transitioning $\overline{\mathrm{AEF}}$ | - | 45 | - | 50 | - | 65 | ns |
| toehz | $\overline{\mathrm{OE}}$ HIGH to High-Z (Disable) ${ }^{(3)}$ | 0 | 17 | 0 | 20 | 0 | 25 | ns |
| toelz | $\overline{\mathrm{OE}}$ LOW to Low-Z (Enable) ${ }^{(3)}$ | 0 | 17 | 0 | 20 | 0 | 25 | ns |
| taie | $\overline{\mathrm{OE}}$ LOW Data Valid (Q0-Q8) | - | 20 | - | 25 | - | 30 | ns |

## NOTES:

1. Timings referenced as in $A C$ Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |
| 2677 tol 10 |  |



2677 drw 04
or equivalent circuit
Figure 1. Output Load

* Includes scope and jig capacitances.


2677 drw 05
Figure 2. Reset
NOTES:

1. $\overline{\mathrm{EF}}, \overline{\mathrm{FF}}, \overline{\mathrm{HF}}$, and $\overline{\mathrm{AEF}}$ may change status during Reset, but flags will be valid at trsc.
2. $\overline{\mathrm{W}}$ and $\overline{\mathrm{R}}=\mathrm{V} \mathbf{\mathrm { I }}$ around the rising edge of $\overline{\mathrm{RS}}$.


Figure 3. Asynchronous Write and Read Operation

## NOTE:

1. Assume $\overline{O E}$ is asserted LOW.


Figure 4. Full Flag From Last Write to First Read


Figure 5. Empty Flag From Last Read to First Write
NOTE:

1. Assume $\overline{O E}$ is asserted LOW.


Figure 6. Retransmit


Figure 7. Empty Flag Timing
Figure 9. Almost-Empty/Almost-Full Flag and Half-Full Timings


Figure 8. Full Flag Timing


Figure 9. Almost-Empty/Almost-Full Flag and Half-Full Timings


Figure 10. Output Enable and Read Operation Timings


Figure 11. Expansion Out


Figure 12. Expansion In

## OPERATING CONFIGURATIONS

## SINGLE DEVICE CONFIGURATION

The IDT72021/031/041 is in the Single Device Configuration when the Expansion In ( $\overline{\mathrm{XI}})$ control input is grounded (see Figure 13).


Figure 13. Block Diagram of Single $1 \mathrm{~K} / 2 \mathrm{~K} / 4 \mathrm{~K} \times 9$ FIFO

## WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{\mathrm{EF}}, \overline{\mathrm{FF}}, \overline{\mathrm{HF}}$, and $\overline{\mathrm{AEF}}$ ) can be detected from any one
device. Figure 14 demonstrates an 18-bit word width by using two IDT72021/031/041 devices. Any word width can be attained by adding additional IDT72021/031/041s.


Figure 14. Block Diagram of $1 \mathrm{~K} / 2 \mathrm{~K} / 4 \mathrm{~K} \times 18$ FIFO Memory Used in Width Expansion Configuration
NOTE:

1. Flag detection is accomplished by monitoring the $\overline{F F}, \overline{E F}, \overline{H F}$ and $\overline{A E F}$ signals on either (any) device used in the width expansion configuration. Do not connect any output signals together.

## DEPTH EXPANSION (DAISY CHAIN) MODE

The IDT72021/031/041 can easily be adapted to applications when the requirements are for greater than $1 \mathrm{~K} / 2 \mathrm{~K} / 4 \mathrm{~K}$ words. Figure 15 demonstrates Depth Expansion using three IDT72021/031/041s. Any depth can be attained by adding additional devices. The IDT72021/031/041 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designed by grounding the First Load ( $\overline{\mathrm{FL}})$ control input.
2. All other devices must have $\overline{\mathrm{FL}}$ in the HIGH state.
3. The Expansion Out ( $\overline{\mathrm{XO}})$ pin of each device must be tied to the Expansion In ( $\overline{\mathrm{XI}})$ pin of the next device. See Figure 15.
4. External logic is needed to generate a composite Full Flag ( $\overline{\mathrm{FF}}$ ) and Empty Flag ( $\overline{\mathrm{EF}}$ ). This requires the ORing of all $\overline{E F} s$ and ORing of all $\overline{F F}$ s (i.e. all must be set to generate the correct composite $\overline{\mathrm{FF}}$ or $\overline{\mathrm{EF}}$ ). See Figure 15.
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag ( $\overline{\mathrm{HF}}$ ) are not available in the Depth Expansion Mode. For additional information refer to Tech Note 9: "Cascading FIFOs or FIFO Modules".

## COMPOUND EXPANSION MODE

The two expansion techniques described above can be applied together in a straight forward manner to achieve large FIFO arrays (see Figure 16).

## BIDIRECTIONAL MODE

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT72021/031/041s as shown in Figure 17. Care must be taken to assure that the appropriate flag is monitored by each system (i.e., $\overline{\mathrm{FF}}$ is monitored on the device where $\bar{W}$ is used; $\overline{E F}$ is monitored on the device where $\bar{R}$ is used). Both Depth Expansion and Width Expansion may be used in this mode.

## DATA FLOW-THROUGH MODES

Two types of flow-through modes are permitted: a read flow-through and write flow-through mode. For the read flowthrough mode (Figure 18), the FIFO permits the reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in ( $\mathrm{tWEF}+\mathrm{tA}$ ) ns after the rising edge of $\bar{W}$, called the first write edge. It remains on the bus until the $\bar{R}$ line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after tRHz ns. The EF line would have a pulse showing temporary deassertion and then would be asserted. In the interval of time that $\bar{R}$ was LOW, more words can be written to the FIFO (the subsequent writes after the first write edge will be deassert the Empty Flag); however, the same word (written on the first write edge), presented to the output bus as the read pointer, would not be incremented when $\bar{R}$ was LOW. On toggling $\bar{R}$, the other words that are written to the FIFO will appear on the output bus as in the read cycle timings.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The $\overline{\mathrm{R}}$ line causes the $\overline{F F}$ to be deasserted but the $\bar{W}$ line, being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of $\bar{W}$, the new word is loaded in the FIFO. The $\bar{W}$
line must be toggled when $\overline{F F}$ is not asserted to write new data in the FIFO and to increment the write pointer.

For additional information refer to Tech Note 8: "Operating FIFOs on Full and Empty Boundary Conditions" and Tech Note 6: "Designing with FIFOs".

## TRUTH TABLES

TABLE -RESET AND RETRANSMIT
Single Device Configuration/Width Expansion Mode

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{HF}}$ | $\overline{\text { AEF }}$ |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 | 0 |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X | X |
| Read/Write | 1 | 1 | 0 | Increment ${ }^{(1)}$ | Increment ${ }^{(1)}$ | X | X | X | X |

NOTE:
2677 tbl 11

1. Pointer will increment if flag is HIGH.

## TABLE II—RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FL}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ |
| Reset First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Reset All Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | $(1)$ | X | X | X | X |

## NOTE:

1. $\overline{X I}$ is connected to $\overline{X O}$ of previous device. See Figure 15. $\overline{\mathrm{KS}}=$ Reset Input $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit, $\overline{\mathrm{EF}}=$ Empty Flag Output, $\overline{\mathrm{FF}}=$ Flag Full Output, $\overline{\mathrm{XI}}=$ Expansion Input, $\overline{\mathrm{HF}}=$ Half-Full Flag Output, $\overline{\mathrm{AEF}}=$ Almost Empty/Almost Full Flag.


Figure 15. Block Diagram of $3 \mathrm{~K} / 6 \mathrm{~K} / 12 \mathrm{~K} \times 9$ FIFO Memory (Depth Expansion)
NOTE:

1. IDT only guarantees depth expansion with identical IDT part numbers and speed.


Figure 16. Compound FIFO Expansion

## NOTES:

1. For depth expansion block see section od Depth Expansion and Figure 15.
2. For Flag detection see section on Width Expansion and Figure 14.


Figure 17. Bidirectional FIFO Mode


Figure 18. Read Data Flow-Through Mode
NOTE:

1. Assume $\overline{\mathrm{OE}}$ is asserted LOW.


Figure 19. Write Data Flow-Through Mode
NOTE:

1. Assume $\overline{O E}$ is asserted LOW.

## ORDERING INFORMATION



CMOS PARALLEL-SERIAL FIFO
IDT72103 $2048 \times 9,4096 \times 9$

## FEATURES:

- 35 ns parallel port access time, 45 ns cycle time
- 50 MHz serial input/output frequency
- Serial-to-parallel, parallel-to-serial, serial-to-serial, and parallel-to-parallel operations
- Expandable in both depth and width with no external components
- Flexishiff ${ }^{T M}$ - Sets programmable serial word width from 4 bits to any width with no external components
- Multiple flags: Full, Almost-Full (Full-1/8),Full-MinusOne, Empty, Almost-Empty (Empty $+1 / 8$ ), Empty-Plus One, and Half-Full
- Asynchronous and simultaneous read or write operations
- Dual-Port, zero fall-through time architecture
- Retransmit capability in single-device mode
- Packaged in 40 -pin ceramic and plastic DIP, 44-pin PLCC
- Military product compliant to MIL-STD-883, Class B


## APPLICATIONS:

- High-speed data acquisition systems
- Local area network (LAN) buffer
- High-speed modem data buffer
- Remote telemetry data buffer
- FAX raster video data buffer
- Laser printer engine data buffer
- High-speed parallel bus-to-bus communications
- Magnetic media controllers
- Serial link buffer


## DESCRIPTION:

The IDT72103/72104 are high-speed Parallel-Serial FIFOs to be used with high-performance systems for functions such as serial communications, laser printer engine control and local area networks.

A serial input, a serial output and two 9-bit parallel ports make four modes of data transfer possible: serial-to-parallel, parallel-to-serial, serial-to-serial, and parallel-to-parallel. The IDT72103/72104 are expandable in both depth and width for all of these operational configurations.

FUNCTIONAL BLOCK DIAGRAM


The IDT logo is a registered trademark of Integrated Device Technology,Inc.

## DESCRIPTION (CONTINUED)

The IDT72103/72104 may be configured to handle serial word widths of four or greater using IDT's unique Flexishift feature. Flexishift allows serial width and depth expansion without external components. For example, you may configure a $4 \mathrm{~K} \times 24$ FIFO using three IDT72104s in a serial width expansion configuration.

Seven flags are provided to signal memory status of the FIFO. The flags are $\overline{\mathrm{FF}}$ (Full), $\overline{\mathrm{AF}}$ ( $7 / 8$ full), $\overline{\mathrm{FF}-1}$ (Full-minusone), $\overline{\mathrm{EF}}$ (Empty), $\overline{\mathrm{AE}}$ (1/8 full), $\overline{\mathrm{EF}+1}$ (Empty-plus-one), and $\overline{\mathrm{HF}}$ (Half-full).

## PIN CONFIGURATIONS



Read $(\overline{\mathrm{R}}$ ) and Write $(\overline{\mathrm{W}})$ control pins are provided for asynchronous and simultaneous operations. An output enable ( $\overline{\mathrm{OE}}$ ) control pin is available on the parallel output port for high-impedance control. The depth expansion control pins $\overline{\mathrm{XO}}$ and $\overline{\mathrm{X}}$ are provided to allow cascading for deeper FIFOs.

The IDT72103/72104 are manufacturedusing IDT's CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.


PLCC TOP VIEW

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :---: | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

2753 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $T A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| Cout | Output Capacitance | VoUT $=0 \mathrm{~V}$ | 12 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCCM | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| VCCC | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{VIH}^{\text {SNi }}$ | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{VIH}^{\text {VIL }}$ | Input High Voltage <br> Military | 2.2 | - | - | V |
| Input Low Voltage | - | - | 0.8 | V |  |

NOTE:
2753 tbl 03

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

## PIN DESCRIPTION

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| Do-D8 | Data Inputs <br> Serial Input Word <br> Width Select | I/O | In a parallel input configuration - data inputs for 9-bit wide data. In a serial input configuration - one of the nine output pins is used to select the serial input word width. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | When $\overline{\text { RS }}$ is set low, internal READ and WRITE pointers are set to the first location of the RAM array. $\overline{\mathrm{EF}}, \overline{\mathrm{EF}+1}, \overline{\mathrm{AEF}}$ are all LOW after a reset, while $\overline{\mathrm{FF}}, \overline{\mathrm{FF}} \mathrm{F}, \overline{\mathrm{HF}}$ are HIGH after a reset. |
| $\overline{\text { W }}$ | Write | 1 | A parallel word write cycle is initiated on the falling edge of $\bar{W}$ if the $\overline{F F}$ is high. When the FIFO is full, FF will go low inhibiting further write operations to prevent data overflow. In a serial input configuration, data bits are clocked into the input shift register and the write pointer does not advance until a full parallel word is assembled. One of the pins, Di , is connected to $\overline{\mathrm{W}}$ and advances the write pointer every i-th serial input clock. |
| $\overline{\mathrm{R}}$ | Read | 1 | A read cycle is initiated on the falling edge of $\overline{\mathrm{R}}$ if the $\overline{\mathrm{EF}}$ is HIGH. After all the data from the FIFO has been read $\overline{E F}$ will go LOW inhibiting further read operations. In a serial output configuration, a data word is read from memory into the output shift register. One of the pins, Q j , is connected to $\overline{\mathrm{R}}$ and advances the read pointer every j -th serial output clock. |
| $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ | First Load/ Retransmit | 1 | This is a dual-purpose pin. In multiple-device mode, $\overline{F L} \overline{R T}$ is grounded to indicate the first device loaded. In single-device mode, $\overline{\mathrm{FL}} \overline{\mathrm{RT}}$ acts as the retransmit input. Single-device mode is initiated by grounding the $\overline{\mathrm{XI}} \mathrm{pin}$. |
| XI | Expansion In | 1 | Tn single-device mode, X is grounded. In depth expansion or daisy chain mode, X is con nected to the $\overline{\mathrm{XO}}$ pin of the previous device. |
| OE | Output Enable | 1 | When OE is LOW, both paraliel and serial outputs are enabled. When OE is HIGH, the parallel output buffers are placed in a high-impedance state. |
| Q0-Q8 | Data Outputs / Serial Output Word Width Select | O | In a parallel output configuration - data outputs for 9-bit wide data. In a serial output configuration - one of nine output pins used to select the serial output word width. |
| FF | Full Flag | 0 | FF is asserted LOW when the FIFO is full and further write operations are inhibited. When the $\overline{\text { FF }}$ is HIGH, the FIFO is not full and data can be written into the FIFO. |
| FF-1 | Full-1 Flag | 0 | FF-1 goes LOW when the FIFO memory array is one word away from being full. It will remain LOW when every memory location is filled. |

## PIN DESCRIPTION (Continued)

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ | Expansion Out/ Half-Full Flag | 0 | $\overline{\mathrm{HF}}$ is LOW when the FIFO is more than half-full in the single device or width expansion modes. The $\overline{\mathrm{HF}}$ will remain LOW until the difference between the write and read pointers is less than or equal to one-half of the FIFO memory. <br> In depth expansion mode, a pulse is written from $\overline{\mathrm{XO}}$ to $\overline{\mathrm{XI}}$ of the next device when the last location in the FIFO is filled. Another pulse is sent from $\overline{\mathrm{XO}}$ to $\overline{\mathrm{XI}}$ of the next device when the last FIFO location is read. |
| $\overline{\text { AEF }}$ | Almost-Empty/ Almost-Full Flag | 0 | When $\overline{\text { AEF }}$ is LOW, the FIFO is empty to $1 / 8$ full or $7 / 8$ full to completely full. If $\overline{\text { AEF }}$ is HIGH, then the FIFO is greater than $1 / 8$ full, but less than $7 / 8$ full. |
| $\overline{\mathrm{EF}+1}$ | Empty+1 Flag | 0 | $\overline{\mathrm{EF}+1}$ is LOW when there is zero or one word word in the FIFO memory array. |
| $\overline{\mathrm{EF}}$ | Empty Flag | $\bigcirc$ | $\overline{\mathrm{EF}}$ goes LOW when the FIFO is empty and further read operations are inhibited. $\overline{\mathrm{FF}}$ is HIGH when the FIFO is not empty and data reads are permitted. |
| SI | Serial Input | 1 | Data input for serial data. |
| SO | Serial Output | 0 | Data output for serial data. |
| SICP | Serial Input Clock | 1 | This pin is the serial input clock. On the rising edge of the SICP signal, new serial data bits are read into the serial input shift register. |
| SOCP | Serial Output Clock | 1 | This pin is the serial output clock. On the rising edge of the SOCP signal, new serial data bits are read from the serial output shift register. |
| SIX | Serial Input Expansion | 1 | SIX controls the serial input expansion for word widths greater than 9 bits. In a serial input configuration, the SIX pin of the least significant device is tied HIGH. The SIX pin of all other devices is connected to the D8 pin of the previous device. In parallel input configurations or serial input configurations of 9 bits or less, SIX is tied HIGH. |
| SOX | Serial Output Expansion | 1 | SOX controls the serial output expansion for word widths greater than 9 bits. In a serial output configuration, the SOX pin of the least significant device is tied HIGH. The SOX pin of all other devices is connected to the Q8 pin of the previous device. In parallel output configurations or serial output configurations of 9 bits or less, SOX is tied HIGH. |
| $\overline{\text { SI/ }} \mathrm{PI}$ | Serial/Parallel Input | 1 | When this pin is HIGH, the FIFO is in a parallel input configuration and accepts input data through Do-D8. When $\overline{\mathrm{SI}} / \mathrm{Pl}$ is LOW, the FIFO is in a serial input configuration and data is input through SI. |
| $\overline{\text { SO} / P O ~}$ | Serial/Parallel Output | 1 | When this pin is HIGH, the FIFO is in a parallel output configuration and sends output data through Q0-Q8. When $\overline{\mathrm{SO}} / \mathrm{PO}$ is LOW the FIFO is in a serial output configuration and data is input through SO. |
| GND | Ground |  | One ground pin for the DIP package and five ground pins for the LCC/PLCC packages. |
| Vcc | Power |  | One + 5V power pin. |

## DC ELECTRICAL CHARACTERISTICS

(Commercial: VCC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: VCC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72103/72104 Commercial tA = 35, 50ns |  |  | $\begin{gathered} \text { IDT72103/72104 } \\ \text { Military } \\ \text { tA }=40,50 \mathrm{~ns} \\ \hline \end{gathered}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| IIL ${ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $1 \mathrm{loL}{ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage, IOUT $=-2 m A^{(4)}$ | 2.4 | - | - | 2.4 | - | - | V |
| VoL | Output Logic "0" Voltage, lout $=8 \mathrm{~mA}^{(5)}$ | - | - | 0.4 | - | - | 0.4 | V |
| Icc1 ${ }^{(3)}$ | Average Vcc Power Supply Current | - | 90 | 140 | - | 100 | 160 | mA |
| ICC2 ${ }^{(3)}$ | Average Standby Current ( $\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{VIH}$ ) (SOCP $=$ SICP $=$ VIL) | - | 8 | 12 | - | 12 | 25 | mA |
| $\operatorname{lcc3}(\mathrm{L})^{(3,6)}$ | Power Down Current | - | - | 2 | - | - | 4 | mA |

NOTES:
2. $\overline{\mathrm{R}} \geq \mathrm{VIH}, \mathrm{SOCP} \leq \mathrm{VIL}, 0.4 \leq$ Vour $\leq \mathrm{Vcc}$.
3. Icc measurements are made with outputs open.
4. For $S O$, lout $=-8 \mathrm{~mA}$.
5. For $S O$, lout $=16 \mathrm{~mA}$.
6. $\mathrm{SOCP}=\mathrm{SICP} \leq 0.2 \mathrm{~V}$; other Inputs $=\mathrm{Vcc}-0.2 \mathrm{~V}$.

AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

or equivalent circuit
Figure 1. Ouput Load
*Including jig and scope capacitances

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | $\begin{aligned} & \hline \text { Commercial } \\ & \hline \text { IDT72103L35 } \\ & \text { IDT72104L35 } \\ & \hline \end{aligned}$ |  | MilitaryIDT72103L40IDT72104L40 |  | $\begin{gathered} \hline \text { Mil. and Com'l. } \\ \hline \text { IDT72103L50 } \\ \text { IDT72104L50 } \end{gathered}$ |  | Unit | Timing Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| fs | Parallel Shift Frequency | - | 22.2 | - | 20 | - | 15 | MHz | - |
| fSOCP | Serial-Out Shift Frequency | - | 50 | - | 50 | - | 40 | MHz | - |
| fSICP | Serial-In Shift Frequency | - | 50 | - | 50 | - | 40 | MHz | - |
| PARALLEL-OUTPUT MODE TIMINGS |  |  |  |  |  |  |  |  |  |
| tA | Access Time | - | 35 | 一 | 40 | - | 50 | ns | 4 |
| tRR | Read Recovery Time | 10 | - | 10 | - | 15 | - | ns | 4 |
| tRPW | Read Pulse Width | 35 | - | 40 | - | 50 | - | ns | 4 |
| trc | Read Cycle Time | 45 | - | 50 | - | 65 | - | ns | 4 |
| tWLZ | Write Puise LOW to Data Bus at Low-Z ${ }^{(1)}$ | 5 | - | 5 | - | 15 | - | ns | 15 |
| triz | Read Pulse LOW to Data Bus at Low-Z ${ }^{(1)}$ | 5 | - | 5 | - | 10 | - | ns | 4 |
| triz | Read Pulse HIGH to Data Bus at High-Z ${ }^{(1)}$ | - | 20 | - | 25 | - | 30 | ns | 4 |
| tov | Data Valid from Read Pulse HIGH | 5 | - | 5 | - | 5 | - | ns | 4 |

PARALLEL-INPUT MODE TIMINGS

| tDS | Data Set-up Time | 18 | - | 20 | - | 30 | - | ns | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tDH | Data Hold Time | 0 | - | 0 | - | 5 | - | ns | 3 |
| twc | Write Cycle Time | 45 | - | 50 | - | 65 | - | ns | 3 |
| tWPW | Write Pulse Width | 35 | - | 40 | - | 50 | - | ns | 3 |
| tWR | Write Recovery Time | 10 | - | 10 | - | 15 | - | ns | 3 |
| RESET TIMINGS |  |  |  |  |  |  |  |  |  |
| trsc | Reset Cycle Time | 45 | - | 50 | - | 65 | - | ns | 2,18 |
| tRS | Reset Pulse Width | 35 | - | 40 | - | 50 | - | ns | 2,18 |
| tRSs | Reset Set-up Time | 35 | - | 40 | - | 50 | - | ns | 2,18 |
| tRSR | Reset Recovery Time | 10 | - | 10 | - | 15 | - | ns | 2,17,18 |

## RESET TO FLAG TIMINGS

| tRSF1 | Reset to $\overline{E F}, \overline{\mathrm{AEF}}$, and $\overline{\mathrm{EF}+1}$ LOW | - | 45 | - | 50 | - | 65 | ns | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRSF2 | Reset to $\overline{H F}, \overline{F F}$, and $\overline{F F-1}$ LOW | - | 45 | - | 50 | - | 65 | ns | 2 |

## RESET TO OUTPUT TIMINGS - SERIAL MODE ONLY

| tRSQL | Reset Going LOW to Q0-8 LOW | 20 | - | 20 | - | 35 | - | ns | 18 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| tRSQH | Reset Going HIGH to Q0-8 HIGH | 20 | - | 20 | - | 35 | - | ns | 18 |
| tRSDL | Reset Going LOW to Do-8 LOW | 20 | - | 20 | - | 35 | - | ns | 17 |

## RETRANSMIT TIMINGS

| tRTC | Retransmit Cycle Time | 45 | - | 50 | - | 65 | - | ns | 5 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRT | Retransmit Pulse Width | 35 | - | 40 | - | 50 | - | ns | 5 |
| tRTs | Retransmit Set-up Time | 35 | - | 40 | - | 50 | - | ns | 5 |
| tRTR | Retransmit Recovery Time | 10 | - | 10 | - | 15 | - | ns | 5 |
| tRTF | Retransmit to Flags | - | 35 | - | 40 | - | 50 | ns | 5 |

PARALLEL MODE FLAG TIMINGS

| treF | Read LOW to EFF LOW | - | 30 | - | 35 | - | 45 | ns | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRFF | Read HIGH to $\overline{\mathrm{F}}$ HIGH | - | 30 | - | 35 | - | 45 | ns | 7 |
| tRF | Read HIGH to Transitioning $\overline{\mathrm{HF}}, \overline{\mathrm{AEF}}$ and $\overline{\mathrm{FF}}$-1 | - | 45 | - | 50 | - | 65 | ns | 8,9,10 |
| tRE | Read LOW to EF+1 LOW | - | 45 | - | 45 | - | 65 | ns | 11 |
| tRPE | Read Pulse Width after EF HIGH | 35 | - | 40 | - | 50 | - | ns | 15 |
| tWEF | Write HIGH to EF HIGH | - | 30 | - | 35 | - | 45 | ns | 6 |
| tWFF | Write LOW to FF LOW | - | 30 | - | 35 | - | 45 | ns | 7 |
| twF | Write LOW to Transitioning $\overline{\mathrm{HF}}, \overline{\mathrm{AEF}}$ and $\overline{\mathrm{FF}}$-1 | - | 45 | - | 50 | - | 65 | ns | 8,9,10 |
| twe | Write HIGH to EF+1 HIGH | - | 45 | - | 50 | - | 65 | ns | 11 |
| tWPF | Write Pulse Width after FF HIGH | 35 | - | 40 | - | 50 | - | ns | 16 |

## NOTE:

1. Values guaranteed by design, not tested.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: VCC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: VCC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | $\begin{aligned} & \hline \text { Commercial } \\ & \hline \text { IDT72103L35 } \\ & \text { IDT72104L35 } \end{aligned}$ |  | Military |  | Mil. and Com'l. |  | Unit | Timing Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \text { IDT72103L40 } \\ & \text { IDT72104L40 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT72103L50 } \\ & \text { IDT72104L50 } \end{aligned}$ |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |

## DEPTH EXPANSION MODE TIMINGS

| tXOL | Read/Write to $\overline{\mathrm{XO}}$ LOW | - | 35 | - | 40 | - | 50 | ns | 13 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tXOH | Read/Write to XO HIGH | - | 35 | - | 40 | - | 50 | ns | 13 |
| t×1 | XI Pulse Width | 35 | - | 40 | - | 50 | - | ns | 14 |
| tXIR | XI Recovery Time | 10 | - | 10 | - | 10 | - | ns | 14 |
| txIS | XI Set-up Time | 15 | - | 15 | - | 15 | - | ns | 14 |
| SERIAL-INPUT MODE TIMINGS |  |  |  |  |  |  |  |  |  |
| ts2 | Serial Data In Set-up Time to SICP Rising Edge | 12 | - | 12 | - | 15 | - | ns | 19 |
| tH2 | Serial Data In Hold Time to SICP Rising Edge | 0 | - | 0 | - | 0 | - | ns | 19 |
| ts3 | SIX Set-up Time to SICP Rising Edge | 5 | - | 5 | - | 5 | - | ns | 19 |
| tS4 | $\bar{W}$ Set-up Time to SICP Rising Edge | 5 | - | 5 | - | 5 | - | ns | 19 |
| th4 | $\bar{W}$ Hold Time to SICP Rising Edge | 7 | - | 7 | - | 7 | - | ns | 19 |
| tsicw | Serial In Clock Width High/Low | 8 | - | 8 | - | 10 | - | ns | 19 |
| ts5 | SI/PI Set-up Time to SICP Rising Edge | 35 | - | 40 | - | 50 | - | ns | 19 |

## SERIAL-OUTPUT MODE TIMINGS

| ts6 | SO/PO Set-up Time to SOCP Rising Edge | 35 | - | 40 | - | 50 | - | ns | 20 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ts7 | SOX Set-up Time to SOCP Rising Edge | 5 | - | 5 | - | 5 | - | ns | 20 |
| ts8 | R Set-up Time to SOCP Rising Edge | 5 | - | 5 | - | 5 | - | ns | 20 |
| th8 | R Hold Time to SOCP Rising Edge | 7 | - | 7 | - | 7 | - | ns | 20 |
| tsocw | Serial Out Clock Width HIGH/LOW | 8 | - | 8 | - | 10 | - | ns | 20 |

SERIAL MODE RECOVERY TIMINGS

| tREFSO | Recovery Time SOCP after EFF Goes HIGH | 35 | - | 40 | - | 80 | - | ns | 22 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| trFFSI | Recovery Time SICP after $\overline{\text { FF Goes HIGH }}$ | 15 | - | 15 | - | 15 | - | ns | 23 |

## SERIAL MODE FLAG TIMINGS

| tSOCEF | SOCP Rising Edge (Bit 0-Last Word) to EF LOW | - | 20 | - | 25 | - | 25 | ns | 22 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tsocFF | SOCP Rising Edge (Bit 0- First Word) to FF HIGH | - | 30 | - | 35 | - | 40 | ns | 24 |
| tsocF | SOCP Rising Edge to FF-1, HF, $\overline{\text { AEF HIGH }}$ | - | 30 | - | 35 | - | 40 | ns | 24,26 |
| tsocF | SOCP Rising Edge to $\overline{\mathrm{AEF}}, \overline{\mathrm{EF}}, \mathrm{EF}+1 \mathrm{LOW}$ | - | 30 | - | 35 | - | 40 | ns | 22,26 |
| tsicef | SICP Rising Edge (Last Bit-First Word) to EF HIGH | - | 45 | - | 50 | - | 65 | ns | 21 |
| tSICFF | SICP Rising Edge (Bit 1-Last Word) to FF LOW | - | 30 | - | 35 | - | 40 | ns | 23 |
| tSICF | SICP Rising Edge to $\overline{\mathrm{EF}+1}, \overline{\text { AEF }}$ HIGH | - | 45 | - | 50 | - | 65 | ns | 21,25 |
| tsicF | SICP Rising Edge to FF-1, $\overline{\mathrm{FF}}, \overline{\text { AEF }} \mathrm{HIGH}$ | - | 45 | - | 50 | - | 65 | ns | 23,25 |

## SERIAL-INPUT MODE TIMINGS

| tPD1 | SICP Rising Edge to $D^{(1)}$ | 5 | 17 | 5 | 17 | 5 | 20 | ns | 17,19 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



NOTE:

1. Values guaranteed by design, not tested.

## GENERAL SIGNAL DESCRIPTION

## INPUTS:

## Data Inputs (D0-D8)

The parallel-in mode is selected by connecting the $\overline{\mathrm{S}} / \mathrm{PI}$ pin to Vcc. Do-Ds are the data input lines.

The serial-input mode is selected by grounding the $\overline{\mathrm{SI}} / \mathrm{PI}$ pin. The Do-D8 lines are control output pins used to program the serial word width.

## Reset ( $\overline{\mathrm{RS}}$ )

Reset is accomplished whenever the $\overline{\mathrm{RS}}$ input is taken to a low state. Both internal read and write pointers are set to the first location during reset. A reset is required after power up before a write operation can take place. Both Read $(\overline{\mathrm{R}})$ and Write ( $\bar{W}$ ) inputs must be HIGH during reset.

## Write ( $\bar{W}$ )

A write cycle is initiated on the falling edge of $\bar{W}$ provided the Full Flag (FF) is not asserted. Data set-up and hold times must be met with respect to the rising edge of $\overline{\mathrm{W}}$. Data is stored in the RAM array sequentially and independently of any on going read operation.

When the FIFO is full, the $\overline{F F}$ will go LOW inhibiting further write operations to prevent data overflow. After a valid read operation is completed, the FF will go HIGH after tRFF allowing a valid write to begin.

## Read ( $\overline{\mathrm{R}}$ )

A read cycle is initiated on the falling edge of $\bar{R}$, provided the $\overline{E F}$ is not set. Data is accessed on a first-in/first out basis independent of any on going write operations. After $\overline{\mathrm{R}}$ goes HIGH, the Data Outputs ( $\mathrm{Q} 0-\mathrm{Q} 8$ ) go to a high-impedance condition until the next read operation. When all the data has been read from the FIFO, the EF will go LOW, and Qo-Q8 will go to a high-impedance state inhibiting further read operations. After the completion of a valid write operation, the EF will go HIGH after twEF allowing a valid read to begin.

## First Load/Retransmit ( $\overline{\mathrm{F}} / \overline{\mathrm{RT}}$ )

In the depth-expansion mode, the $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ pin is grounded to indicate that it is the first device loaded. In the single-device mode, the $\overline{\mathrm{F}} / \mathrm{RT}$ pin acts as the retransmit input. The singledevice mode is initiated by grounding the Expansion-In (可) pin.

The IDT72103/72104 can be made to retransmit data when the RT input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. During retransmit, $\bar{R}$ and $\bar{W}$ must be set HIGH and the $\overline{\text { FF }}$ will be affected depending on the relative locations of the read and write pointers. This feature is useful when less than 2048/4096 writes are performed between resets. The retransmit feature is not available in the depth

## Expansion $\ln (\overline{\mathrm{XI}})$

The $\overline{\mathrm{XI}}$ pin is grounded to indicate an operation in the the single-device mode. In the depth expansion or daisy-chain mode, the $\overline{\mathrm{XI}}$ pin is connected to the $\overline{\mathrm{XO}}$ pin of the previous device.

## Output Enable ( $\overline{\mathrm{OE}})$

When $\overline{\mathrm{OE}}$ is HIGH , the parallel output buffers are tristated. When $\overline{O E}$ is LOW, both parallel and serial outputs are enabled.

## Serial Input (SI)

Serial data is read into the serial input register via the SI pin. In both depth and serial width expansion modes, the serialinput signals of the different FIFOs in the expansion array are connected together.

## Serial Input Clock (SICP)

Serial data is read into the serial input register on the rising edge of the SICP signal. In both depth and serial width expansion modes, the SICP signals of the different FIFOs in the expansion array are connected together.

## Serial Output Clock (SOCP)

New serial data bits are read from the serial output register on the rising edge of the SOCP signal. In both depth and serial width expansion modes, the SOCP signals of the different FIFOs in the expansion array are connected together.

## Serial Input Expansion (SIX)

The SIX pin is tied HIGH for single-device serial or parallel input operation. In a serial input configuration, the SIX pin of the least significant device is tied HIGH. The SIX pin of all other devices is connected to the D8 pin of the previous device.

## Serial Output Expansion (SOX)

The SOX pin is tied HIGH for single-device serial or parallel output operation. In a serial output configuration, the SOX pin of the least significant device is tied HIGH. The SOX pin of all otherdevices is connected to the Q8 pin of the previous device.

## Serial/Parallel Input ( $\overline{\mathrm{S}} / \mathrm{PI}$ )

The $\overline{\mathrm{I}} / \mathrm{PI}$ pin programs whether the IDT72103/72104 accepts parallel or serial data as input. When this pin is LOW, the FIFO expects serial data and the Do-Ds pins become output pins used to program the write signal and the serial input word width. For instance, connecting D8 to $\bar{W}$ will program a serial word width of 9 bits; connecting D7 to $\bar{W}$ will program a serial word width of 8 bits and so on.

## Serial/Parallel Output ( $\overline{\mathrm{SO}} / \mathrm{PO}$ )

The $\overline{\text { SO} / P O ~ p i n ~ p r o g r a m s ~ w h e t h e r ~ t h e ~ I D T 72103 / 72104 ~}$ outputs parallel or serial data. When this pin is LOW, the FIFO expects serial data and the Qo-Q8 pins output signals used to

## OUTPUTS:

## Data Outputs (Q0-Q8)

Data outputs for 9-bit wide data. These output lines are in a high-impedance condition whenever $\bar{R}$ is in a high state. The serial output mode is selected by grounding the $\overline{\mathrm{SO}} / \mathrm{PO}$ pin. The Qo-Q8 lines are control pins used to program the serial word width.

## Serial Output (SO)

Serial data is output on the SO pin. In both depth and serial width expansion modes the serial output signals of the different FIFOs in the expansion array are connected together. Following reset, SO is tristated until the first rising edge of the Serial Out Clock (SOCP) signal. Data is clocked out least significant bit first. In the serial width expansion mode, SO is tristated again after the ninth bit is output.

## Full Flag ( $\overline{\mathrm{FF}}$ )

$\overline{F F}$ is asserted LOW when the FIFO is full. When the FIFO is full, the internal write pointer will not be incremented by any additional write pulses.

## Full Flag - Serial In Mode

When the FIFO is loaded serially, the Serial In Clock (SICP) asserts the $\overline{\mathrm{FF}}$. On the second rising edge of the SICP for the last word in the FIFO, the $\overline{F F}$ will assert LOW, and it will remain asserted until the next read operation. Note that when the $\overline{\mathrm{FF}}$ is asserted, the last SICP for that word will have to be stretched as shown in Figure 23.

## Full Flag - Parallel-In Mode

When the FIFO is in the Parallel-In mode, the falling edge of $\bar{W}$ asserts the $\overline{F F}(L O W)$. The $\overline{F F}$ is then de-asserted (HIGH) by subsequent read operations - either serial or parallel.

## Full-Minus - One Flag ( $\overline{\mathrm{FF}-1}$ )

The $\overline{\mathrm{FF}-1}$ flag is asserted low when the FIFO is one word away from being full. It will remain asserted when the FIFO is full.

## Expansion Out/Half-Full Flag ( $\overline{\mathrm{XO}} / \overline{\mathrm{HF}})$

In the single-device mode, the $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ pin operates as a $\overline{\mathrm{HF}}$ pin when the $\overline{\mathrm{Xl}}$ pin is grounded. After half of the memory is filled, the $\overline{\mathrm{HF}}$ will be set to LOW at the falling edge of the next write operation. It will remain set until the difference between the write pointer and read pointer is less than or equal to onehalf of the FIFO total memory. The $\overline{\mathrm{HF}}$ is then reset by the rising edge of the read operation.

In the multiple-device mode, the $\overline{\mathrm{XI}}$ pin is connected to the $\overline{\mathrm{XO}}$ pin of the previous device. The $\overline{\mathrm{XO}}$ pin signals a pulse to the next device when the previous device reaches the best location of memory in the daisy chain configuration.

## Almost-Empty or Almost-Full Flag ( $\overline{\text { AEF }}$ )

The $\overline{\mathrm{AEF}}$ asserts LOW if there are $0-255$ or 1793-2048 bytes in the IDT72103, $2 \mathrm{~K} \times 9$ FIFO. The $\overline{\mathrm{AEF}}$ asserts LOW if there are 0-511 or 3585-4096 bytes in the IDT72104, 4 K x 9 FIFO.

## Empty-Plus-One Flag ( $\overline{\mathrm{EF}+1}$ )

In the parallel-output mode, the $\overline{E F+1}$ flag is asserted LOW when there is one word or less in the FIFO. It will remain LOW when the FIFO is empty.

In the serial-output mode, the $\overline{\mathrm{EF}+1}$ flag operates as an $\overline{\mathrm{EF}+2}$ flag. It goes LOW when the second to the last word is read from the RAM array and is ready to be shifted out.

## Empty Flag ( $\overline{\mathrm{EF}}$ ) - Parallel-Out Mode

When the FIFO is in the parallel out mode and there is only one word in the FIFO, the falling edge of the $\bar{R}$ line will cause the $\overline{E F}$ line to be asserted LOW. This is shown in Figure 6. The $\overline{E F}$ is then de-asserted HIGH by either the rising edge of $\bar{W}$ or the rising edge of SICP, as shown in Figure 6.

## Empty Flag - Serial-Out Mode

The use of the $\overline{E F}$ is important for proper serial-out operation when the FIFO is almost empty. The EF flag is asserted LOW after the first bit of the last word is shifted out. This is shown in Figure 22.

## TABLE 1 - STATUS FLAGS

| Number of <br> Words in FIFO <br> IDT72103 |  | $\overline{\text { IDT }}$ |  |  |  | $(1)$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | H | H | L | H | L | L |
| 1 | 1 | H | H | L | H | L | H |
| $2-255$ | $2-511$ | H | H | L | H | H | H |
| $256-1024$ | $512-2048$ | H | H | H | H | H | H |
| $1025-1792$ | $2049-3584$ | H | H | H | L | H | H |
| $1793-2046$ | $3585-4094$ | H | H | L | L | H | H |
| 2047 | 4095 | H | L | L | L | H | H |
| 2048 | 4096 | L | L | L | L | H | H |
| NOTE: |  |  |  |  |  |  |  |

1. $\overline{E F+1}$ acts as $\overline{E F+2}$ in the serial out mode.

## PARALLEL TIMINGS:



Figure 2. Reset


Figure 3. Write Operation in Parallel Data In Mode


Figure 4. Read Operation in Parallel Data Out Mode


Figure 5. Retransmit


NOTES:

1. Data is valid on this edge.
2. The Empty Flag is asserted by $\overline{\mathrm{R}}$ in the Parallel-Out mode and is specified by treF. The $\overline{\mathrm{EF}}$ flag is deasserted by the rising edge of $\overline{\mathrm{W}}$.
3. First rising edge of Write after $\overline{\mathrm{EF}}$ is set.

Figure 6. Empty Flag Timings in Parallel Out Mode


NOTE:

1. For the assertion time, twFF is used when data is written in the Parallel mode. The $\overline{\mathrm{FF}}$ is de-asserted by the rising edge of $\overline{\mathrm{R}}$.

Figure 7. Full Flag Timings in Parallel-In Mode


Figure 8. Almost-Empty Flag Region


Figure 9. Almost-Full Flag Region


Figure 10. Half-Full and Full-minus-1 Flag Timings


Figure 11. Empty+1 Flag Timings


Figure 12. Output Enable Timings


Figure 13. Expansion-Out


2573 dw 17
Figure 14. Expansion-In


Figure 15. Read Data Flow-Through Mode


Figure 16. Write Data Flow-Through Mode
serial timings:


NOTE:

1. SICP should be in the steady LOW or HIGH during tRSS. The first LOW-HIGH (or HIGH-LOW) transition can begin after tRSR.

Figure 17. Reset Timings for Serial-In Mode


NOTE:

1. SOCP should be in the steady LOW or HIGH during tRSS. The first LOW-HIGH (or HIGH-LOW) transition can begin after tRSR.
igure 18. Reset Timings for Serial-Out Mode


## NOTES:

1. For the stand alone mode, $n \geq 4$ and the input bits are numbered 0 to $n-1$.
2. For the recommended interconnections, Di is to be directly tied to W and the tS 4 and tH 4 requirements will be satisfied. For users that modify W externally, tS 4 and tH 4 requirements have to be met.
3. After SI/PI has been set up, it cannot be dynamically changed; it can only be changed after a reset operation.

Figure 19. Write Operation In Serial-In Mode


## NOTES:

1. After SO/PO has been set up, it cannot be dynamically changed; it can only be changed after a reset operation.
2. For single device: Read out the last bit after EF is asserted.

For Serial Width Expansion mode: Read out the last bit of the current memory location from the active device.
3. For single device: The operation starts after Reset.

For Serial Width Expansion mode: Read the first bit of the current memory location from the active device.
Figure 20. Read Operation in Serial-Out Mode


NOTES:

1. Parallel Read shown for reference only. Can also use serial output mode.
2. The Empty Flag is de-asserted after the $\mathrm{N}-1$ rising edge of SICP of the first serial-in word. In the Serial-Out mode, a new read operation can begin tREFSO after EF goes HIGH. In the Parallel-Out mode, a new read operation can occur immedately after FF goes HIGH.
3. The EF+1 Flag is de-asserted after the $\mathrm{N}-1$ rising edge of SICP of the second serial-in word.

Figure 21. Empty Flag and Empty+1 Flag De-assertion in the Serial-In Mode


## NOTES:

1. Parallel write shown for reference only. Can also use serial input mode.
2. The Empty Flag (EF) is asserted in Serial-Out mode by using the tSOCEF parameter. This parameter is measured in the worst case condition from the rising edge of the SOCP used to clock data bit 0 . Whenever EF goes LOW, there is only one word to be shifted out. In the Parallel-In mode, the EF flag is de-asserted by the rising edge of $W$. In the Serial-In mode, the EF flag is de-asserted by the rising edge of $W$.
3. First Write rising edge after EF is set.
4. Once EF has gone LOW and the last bit of the final word has been shifted out, SOCP should not be clocked until EF goes HIGH.

Figure 22. Empty Flag and Empty+1 Flag Assertion in the Serial-Out Mode (FIFO Being Emptied)


1. The Full Flag is asserted in the Serial-In mode by using the tSICFF parameter. This parameter is measured in the worst case condition from the rising edge of SICP following a (tPD1+tWFF) delay from the first SICP rising edge of the last word.
2. First Read rising edge after FF is set.
3. After FF goes LOW and the last bit of the final word has been clocked in, SICP should not be clocked until FF goes HIGH.

Figure 23. Full Flag and Full-1 Flag Assertion in the Serial-In Mode (FIFO Being Filled)


## NOTES:

1. The FIFO is full and a new read sequence is started.
2. On the first rising edge of SOCP, the FF is de-asserted. In the Serial-In mode, a new write operation can begin following tRFFS1 after FF, goes HIGH. In the Parallel-In mode, a new write operation can occur immediately after FF goes HIGH.
3. The FF-1 flag is de-asserted after the first SOCP of the second serial word.

Figure 24. Full Flag and Full-1 Flag De-assertion in the Serial-Out Mode


Figure 25. Half-Full, Almost-Full and Almost-Empty Timings for Serial-In Mode


Figure 26. Half-Full, Almost-Fuil and Almost-Empty Timings for Serial-Out Mode

## OPERATING DESCRIPTION

## PARALLEL OPERATING MODES:

Parallel Data Input
By setting SI/PI HIGH, data is written into the FIFO in parallel through the DO-D8 input data lines.

## Parallel Data Output

By setting SO/PO HIGH, the parallel-out mode is chosen. In the parallel-out mode, as shown in Figure 4, data is available $t A$ after the falling edge of $R$ and the output bus $Q$ goes into high-impedance after R goes HIGH.

Alternately, the user can access the FIFO by keeping R LOW and enabling data on the bus by asserting OE. When R is LOW, the OE is HIGH and the output bus is tri-stated. When R is HIGH, the output bus is disabled irrespective of OE. The enable and disable timings for OE are shown in Figure 12.

## Single Device Mode

A single IDT172103/72104 may be used when application requirements arefor2048/4096 words or less. The IDT72103/ 72104 is in the Single Device Configuration when the Expansion $\ln (\mathrm{XI})$ control input is grounded (See Figure 27). In this mode, the HF/XO is used as a Half-Full flag.

## WIdth ExpansIon Mode

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags can be detected from any one of the connected devices. Figure 28 demonstrates an 18 -bit word width by using two IDT72103/72104s. Any word width can be attained by adding additional IDT72103/72104.


Figure 27. Block Diagram of Single $2048 \times 9 / 4096 \times 9$ FIFO in Parallel Mode

## INPUT CONFIGURATION TABLE

| Pin | Parallel Input | Serial Input |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Single Device | Width Expansion |  |  |
|  |  |  | Least Significant Device | All Other Devices | Most Significant Device |
| SI/PI | HIGH | LOW | LOW | LOW | LOW |
| SI | HIGH or LOW | Input Data | Input Data | Input Data | Input Data |
| SICP | HIGH or LOW | Input Clock | Input Clock | Input Clock | Input Clock |
| SIX | HIGH | HIGH | HIGH | Ds of next least significant device | Ds of next least significant device |
| W | Write Control | Di | Di of most significant device | Di of most significant device | Di of most significant device |
| Do-Dz | Input Data | No connect except Di | No connect except ${ }^{\text {d }}$ | No connect except [t | No connect except Di |
| $D i^{(1)}$ | - | W | - | - | W of all devices |
| D8 | - | - | SIX of next most significant device | SIX of next most significant device | - |

NOTE:
2753 แ1 11

1. Di refers to the rnost significant bit of the serial word. If multiple devices are width cascaded, Di is the rnost significant bit from the most signifi device.

## OUTPUT CONFIGURATION TABLE

| Pin | Parallel Output | Serial Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Single Device | Width Expansion |  |  |
|  |  |  | Least Significant Device | All Other Devices | Most Significant Device |
| SO/PO | HIGH | LOW | LOW | LOW | LOW |
| SO | - | Output Data | Output Data | Output Data | Output Data |
| SOCP | HIGH or LOW | Output Clock | Output Clock | Output Clock | Output Clock |
| SOX | HIGH | HIGH | HIGH | Qz of next least significant device | Qz of next least significant device |
| R | Read Control | Qi | Qi of most significant device | Qi of most significant device | Qi of most significant device |
| Qo-Q8 | Output Data | No connect except Di | No connect except a | No connect except Q | No connect except Qi |
| Q ${ }^{(1)}$ | - | R | - | - | R of all devices |
| Q8 | - | - | SOX of next most significant device | SOX of next most significant device | - |

## NOTE:

[^6] device.


NOTE:

1. Flag detection is accomplished by monitoring all the flag signals of either (any) device used in the width expansion configuration. Do not connect any flag signals together.

Figure 28. Block Diagram of $2048 \times 18 / 4096 \times 18$ FIFO Memory Used in Width Expansion in Parallel Mode

## TRUTH TABLES

TABLE 2: RESET AND RETRANSMIT -
SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION IN PARALLEL MODE

| Mode | Inputs ${ }^{(2)}$ |  |  | Internal Status ${ }^{1)}$ |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RS | FL | $\underline{\text { X }}$ | Read Pointer | Write Pointer | AEF EF | FF | HF |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X |
| Read/Write | 1 | 1 | 0 | Increment ${ }^{(1)}$ | Increment ${ }^{(1)}$ | X | X | X |

1. Pointer will increment if appropriate flag is HIGH.
2. $\underline{R S}=$ Reset Input,$F L R T=$ First Load/RetransmitEF $=$ Empty Flag OutputEF $=$ Full Flag Output,$\underline{X} I=$ Expansion Input.

## DEPTH EXPANSION (DAISY CHAIN) MODE

The IDT72103/4 can be easily adapted to applications where the requirements are forgreater than 2048/4096 words. Figure 29 demonstrates Depth Expansion using three IDT72103/4s. Any memory depth can be attained by adding additional IDT72103/4s. The IDT72103/4 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load (FL) control input pin.
2. All other devices must have the FL pin in the high state.
3. The Expansion Out (XO) pin of each device must be tied to the Expansion $\operatorname{In}(\mathrm{XI})$ pin of the next device. See
Figure 29.
4. External logic is needed to generate a composite

Full Flag (FF) and Empty Flag (EF). This requires the OR-ing of all EFs and OR-ing of all FFs (i.e., all must be set to generate the correct composite FF or EF). See Figure 29.
5. The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion mode.


NOTE:

1. $\mathrm{SI} / \mathrm{PI}$ and $\mathrm{SO} / \mathrm{PO}$ pins are tied to VCC.

Figure 29. Block Diagram of 6,144 x 9/12,288 x 9-FIFO Memory, Depth Expansion in Parallel Mode

## BIDIRECTIONAL MODE

Applications requiring data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT72103/4 as shown in Figure 30. Both Depth Expansion and Width Expansion may be used in this mode.


## NOTE:

1. $\mathrm{SI} / \mathrm{PI}$ and $\mathrm{SO} / \mathrm{PO}$ pins are tied to VCC.

Figure 30. Bidirectional FIFO Mode

## COMPOUND EXPANSION MODE

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 31).


## NOTE:

1. SI/PI and SO/PO pins are tied to VCC.
2. For depth expansion block see DEPTH EXPANSION Section and Figure 29.
3. For Flag Detection see WIDTH EXPANSION SECTION and Figure 28.

Figure 31. Compound FIFO Expansion

## TABLE 3: RESET AND FIRST LOAD TRUTH TABLE DEPTH EXPANSION/COMPOUND EXPANSION MODE

| Mode | Inputs ${ }^{(2)}$ |  |  | Internal Status |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RS | FL | XI | Read Pointer | Write Pointer | EF | FF |
| Reset-First Device | 0 | 0 | (1) | Location Zero | Location Zero | 0 | 1 |
| Retransmit all Other Devices | 0 | 1 | (1) | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | (1) | X | X | X | X |

NOTES:
2753 tbl 14

1. $X I$ is connected to $X O$ of previous device.
2. $\underline{R S}=$ Reset Input,FL/RI $=$ First Load/RetransmitEE $=$ Empty Flag OuputEF $=$ Full Flag Output $X I=$ Expansion Input.

## SERIAL OPERATING MODES:

## Serial Data Input

The Serial Input mode is selected by grounding the SU/PI line. The D0-8 lines are then outputs which are used to program the width of the serial word. They are taps off a digital delay line which are meant for connection to the W input. For instance, connecting D6 to W will program a serial word width of 7 bits, connecting D7 to W will program a serial word width of 8 bits and so on.

By programming the serial word width, an economy of clock cycles is achieved. As an example, if the word width is 6 bits, then on every 6th clock cycle the serial data register is written in parallel into the FIFO RAM array. Thus, the possible clock cycles for an extra 3 bits of width in the RAM array are not required.

The SIX signal is used for Serial-In Expansion. When the serial word width is 9 or less, the SIX input must be tied HIGH. When more than 9 bits of serial word width is required, more than one device is required. The SIX input of the least significant device must be tied HIGH. The D8 pin of the least significant device must be tied to SIX of the next significant device. In other words, the SIX input of the most significant and intermediate devices mustalways be connected to the D8 of the next least significant device.

Figure 32 shows the relationship of the SIX, SICP and D0-8 lines. In the stand alone case (Figure 32), on the first LOW-to-HIGH of SICP, the D1-8 lines go LOW and the DO line remains HIGH. On the next SICP clock edge, the D1 goes HIGH, then D2 and so on. This continues untilt the D line, which is connected to W, goes HIGH. On the next clock cycle, after W is HIGH, all of the D lines go LOW again and a new serial word input starts.

In the cascaded case, the first LOW-to-HIGH SICP clock edge for a serial word will cause all timed outputs (D) to go LOW except for DO of the least significant device. The D outputs of the least significant device will go high on consecutive clock cycles until D8. When D8 goes HIGH, the SIX of the next device goes HIGH. On the next cycle after the SIX input is brought HIGH, the D0 goes HIGH; then on the next cycle D1 and so on. A Di output from the most significant device is issued to create the W for all cascaded devices.

The minimum serial word width is 4 bits and the maximum is virtually unlimited.

When in the Serialmode, the Least Significant Bit of a serial stream is shifted in first. If the FIFO output is in the Parallel mode, the first serial bit will come out on QO. The second bit shifted in is on Q1 and so on.

In the Serial Cascade mode, the serial input (SI) pins must be connected together. Each of the devices then receives serial information together and uses the SIX and D0-8 lines to determine whether to store it or not.

The example shown in Figure 34 shows the interconnections for a serializing FIFO that transfers data to the internal RAM in 16 -bit quantities (i.e. every 16 SICP cycles). This corresponds to incrementing the write pointer every 16 SICP cycles.

Once W goes HIGH with the last serial bit in, SICP should not be clocked again until FF goes HIGH.

## SINGLE DEVICE SERIAL INPUT CONFIGURATION



D $0=1$

$\bar{W}$


Figure 32. Serial-In Mode Where 8-Bit Parallel Output Data is Read


Figure 33. Serial-Input Circuitry

## SERIAL INPUT WIDTH EXPANSION



Figure 34. Serial-In Configuration for Serial-In to Parallel-Out Data of 16 bits

## SERIAL INPUT WITH DEPTH EXPANSION



NOTE:

1. All SI/PI pins are tied to GND and SO/PO pins are tied to VCC. OE is tied LOW. For FF and EF connections see Figure 29.

Figure 35. An $8 \mathrm{~K} \times 8$ Serial-In, Parallel-Out FIFO

SERIAL INPUT WITH WIDTH AND DEPTH EXPANSION


NOTE:

1. All SI/PI pins are tied to GND. SO/PO pins are tied to VCC. For FLRT, FF and EF connections see Figure 29.

Figure 36. An $8 K \times 24$ Serial-In, Parallel-Out FIFO Using Six IDT72104s

## SERIAL DATA OUTPUT

The Serial Output mode is selected by setting the SO/PO line LOW. When in the Serial-Out mode, one of the Q1-8 lines should be used to control the R signal. In the Serial-Out mode, the Q0-8 are taps off a digital delay line. By selecting one of these taps and connecting it to R , the width of the serial word to be read and shifted is programmed. For instance, if the Q5 line is connected to the R input, on every sixth clock cycle a new word is read from the FIFO RAM array and begins to be shifted out. The serial word is shifted out Least Significant Bit first. If the input mode of the FIFO is parallel, the information that was written into the DO bit will come out as the first bit of the serial word. The second bit of the serial stream will be the D1 bit and so on.

In the stand alone case, the SOX line is tied HIGH and not used. On the first LOW-to-HIGH of the SOCP clock, all of the Q outputs except for Q0 go LOW and a new serial word is started. On the next clock cycle, Q1 will go HIGH, Q2 on the next clock cycle and so on, as shown in Figure 37. This continues until the Q line, which is connected to R, goes HIGH at which point all of the $Q$ lines go LOW on the next clock and a new word is started.

In the cascaded case, word width of more than 9 bits can
be achieved by using more than one device. By tying the SOX line of the least significant device HIGH and the SOX of the subsequent devices to Q8 of the previous device, a cascaded serial word is achieved. On the first LOW-to-HIGH clock edge of SOCP, all the Q lines go low except for Q0. Just as in the stand alone case, on each consecutive clock cycle, each Q line goes HIGH in the order of least to most significant. When Q8 (which is connected to the SOX input of the next device) goes HIGH, the DO of that device goes HIGH, thus cascading from one device to the next. The Q line of the most significant device, which programs the serial word width, is connected to all $R$ inputs.

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is tri-stated, only the device which is currently shifting out is enabled and driving the 1-bit bus.

Figure 39 shows an example of the interconnections for a 16-bit serialized FIFO.

Once R goes HIGH with the last serial bit out, SOCP should not be clocked again until EF goes HIGH.


NOTE:

1. Input data is loaded in 8-bit quantities and read out serially.

Figure 37. Serial-Out Configuration


Figure 38. Serial-Output Circuitry


NOTE:

1. The parallel Data in is tied to D0-8 of FIFO \#1 and D0-6 of FIFO \#2.

Figure 39. Serial-Output for 16-Bit Parallel Data In

## SERIAL OUTPUT WITH DEPTH EXPANSION



NOTE:

1. All SI/PI pins are tied to VCC and SO/PO pins are tied to GND. OE is tied LOW. For FF and EF connections see Figure 17.

Figure 40. An $8 \mathrm{~K} \times 8$ Parallel-In Serial-Out FIFO

## SERIAL IN AND SERIAL OUT WITH WIDTH AND DEPTH EXPANSION



NOTE:

1. All RS pins are connected together. All OE pins are connected LOW. All SI/PI and SO/PO pins are grounded.

Figure 41. $128 \mathrm{~K} \times 1$ Serial-In Serial-Out FIFO

## ORDERING INFORMATION



## FEATURES:

- 25 ns parallel port access time, 35 ns cycle time
- 45 MHz serial output shift rate
- Wide x16 organization offering easy expansion
- Low power consumption ( 50 mA typical)
- Least/Most Significant Bit first read selected by asserting the FL/DIR pin
- Four memory status flags: Empty, Full, Half-Full, and Almost-Empty/Almost-Full
- Dual-Port zero fall-through architecture
- Available in 28 -pin 300 mil plastic DIP, 28 -pin SOIC, and 32-pin PLCC


## DESCRIPTION:

The IDT72105/72115/72125s are very high-speed, lowpower,dedicated, parallel-to-serial FIFOs. These FIFOs possessa 16-bit parallel input port and a serial outputport with 256, 512 and 1 K word depths, respectively.

The ability to buffer wide word widths ( $\mathbf{x} 16$ ) make these FIFOs ideal for laser printers, FAX machines, local area networks (LANs), video storage and disk/tape controller applications.

Expansion in width and depth can be achieved using multiple chips. IDT's unique serial expansion logic makes this possible using a minimum of pins.

The unique serial output port is driven by one data $\operatorname{pin}$ (SO) and one clock pin (SOCP). The Least Significant or Most Significant Bit can be read first by programming the DIR pin after a reset.

Monitoring the FIFO is eased by the availability of four status flags: Empty, Full, Half-Full and Almost-Empty/AlmostFull. The Full and Emptyflags prevent any FIFO data overflow or underflow conditions. The Half-Full Flag is available in both single and expansion mode configurations. The Almost-Empty/ Almost-Full Flag is available only in a single device mode.

The IDT72105/15/25 are fabricated using IDT's leading edge, submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of Mil-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS



## PIN DESCRIPTIONS

| Symbol | Name | VO | Description |
| :---: | :---: | :---: | :---: |
| D0-D15 | Inputs | 1 | Data inputs for 16-bit wide data. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | When $\overline{\operatorname{RS}}$ is set low, internal READ and WRITE pointers are set to the first location of the RAM array. $\overline{\mathrm{FF}}$ and $\overline{\mathrm{HF}}$ go HIGH . $\overline{\mathrm{EF}}$ and $\overline{\mathrm{AEF}}$ go LOW. A reset is required before an initial WRITE after power-up. $\bar{W}$ must be high during the $\overline{\mathrm{RS}}$ cycle. Also the First Load pin ( $\overline{\mathrm{FL}}$ ) is programmed only during Reset. |
| $\bar{W}$ | Write | 1 | A write cycle is initiated on the falling edge of WRITE if the Full Flag ( $\overline{\mathrm{FF}}$ ) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation. |
| SOCP | Serial Output Clock | 1 | A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag ( $\overline{\mathrm{FF}}$ ) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together. |
| FL/DIR | First Load/ Direction | 1 | This is a dual purpose input used in the width and depth expansion configurations. The First Load ( $\overline{\mathrm{FL}})$ function is programmed only during Reset $\overline{\mathrm{RS}}$ ) and a LOW on $\overline{\mathrm{FL}}$ indicates the first device to be loaded with a byte of data. All other devices should be programmed HIGH. The Direction (DIR) pin controls shift direction after Reset and tells the device whether to read out the Least Significant or Most Significant bit first. |
| RSIX | Read Serial In Expansion | 1 | In the single device configuration, RSIX is set HIGH. In depth expansion or daisy chain expansion, RSIX is connected to RSOX (expansion out) of the previous device. |
| SO | Serial Output | 0 | Serial data is output on the Serial Output (SO) pin. Data is clocked out LSB or MSB depending on the Direction pin programming. During Expansion the SO pins are tied together. |
| $\overline{\mathrm{FF}}$ | Full Flag | 0 | When $\overline{F F}$ goes LOW, the device is full and further WRITE operations are inhibited. When $\overline{F F}$ is HIGH, the device is not full. |
| $\overline{\mathrm{EF}}$ | Empty Flag | 0 | When $\overline{E F}$ goes LOW, the device is empty and further READ operations are inhibited. When $\overline{E F}$ is HIGH, the device is not empty. |
| $\overline{\mathrm{HF}}$ | Half-Full Flag | 0 | When $\overline{\mathrm{HF}}$ is LOW, the device is more than half-full. When $\overline{\mathrm{HF}}$ is HIGH, the device is empty to half-full. |
| RSOX/ $\bar{A} E \bar{F}$ | Read Serial Out Expansion Almost-Empty, Almost-Full Flag | 0 | This is a dual purpose output. In the single device configuration (RSIX HIGH), this is an $\overline{\text { AEF }}$ output pin. When AEF is LOW, the device is empty-to-( $1 / 8$ full -1 ) or ( $7 / 8$ full +1 )-to-full. When $\overline{\mathrm{AEF}}$ is HIGH, the device is $1 / 8$-full up to $7 / 8$-full. In the Expansion configuration (RSOX connected to RSIX of the next device) a pulse is sent from RSOX to RSIX to coordinate the width, depth or daisy chain expansion. |
| Vcc | Power Supply |  | Single power supply of 5V. |
| GND | Ground |  | Single ground of OV. |

## STATUS FLAGS

| Number of Words in FIFO |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72105 | IDT72115 | IDT72125 | $\overline{\mathrm{FF}}$ | $\overline{\text { AEF }}$ | $\overline{\mathrm{HF}}$ | $\overline{\mathrm{EF}}$ |
| 0 | 0 | 0 | H | L | H | L |
| $1-31$ | $1-63$ | $1-127$ | H | L | H | H |
| $32-128$ | $64-256$ | $128-512$ | H | H | H | H |
| $129-224$ | $257-448$ | $513-896$ | H | H | L | H |
| $225-255$ | $449-511$ | $897-1023$ | H | L | L | H |
| 256 | 512 | 1024 | L | L | L | H |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output <br> Current | 50 | mA |

NOTE:
2665 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH $^{\text {VIL }}{ }^{(1)}$ | Input High Voltage | 2.0 | - | - | V |
|  | Input Low Voltage | - | - | 0.8 | V |

NOTE:
2665 tbl 04

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS

(Commercial VcC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

|  | Parameter | IDT72105/DDT72115/ IDT72125 Commercial |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | Min. | Typ. | Max. |  |
| $1 L^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{loL}^{(2)}$ | Output Leakage Current | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage IOUT $=.-2 m A^{(5)}$ | 2.4 | - | - | V |
| VoL | Output Logic "0" Voltage lout $=8 \mathrm{~mA}^{(6)}$ | - | - | 0.4 | V |
| Icci ${ }^{(3)}$ | Power Supply Current | - | 50 | 100 | mA |
| Icc2 ${ }^{(3)}$ | Average Standby Current $(\bar{W}=\overline{\mathrm{RS}}=\overline{\mathrm{F}} / D I R=\mathrm{VIH})(\mathrm{SOCP}=\mathrm{VIL})$ | - | 4 | 8 | mA |
| Icc3 $(3,4,7)$ | Power Down Current | - | 1 | 6 | mA |

## NOTES:

1. Measurements with $0.4 \mathrm{~V} \leq \mathrm{V}$ in $\leq \mathrm{Vcc}$.
2. $\mathrm{SOCP}=\mathrm{VIL}, 0.4 \leq$ Vour $\leq \mathrm{Vcc}$.
3. ICC measurements are made with outputs open.
4. $\mathrm{BS}=\mathrm{FL} / \mathrm{DIR}=\mathrm{W}=\mathrm{Vcc}-0.2 \mathrm{~V} ; \mathrm{SOCP}=0.2 \mathrm{~V}$; all other inputs $\geq \mathrm{Vcc}-0.2$ or $\leq 0.2 \mathrm{~V}$.
5. For SO, lout $=-4 \mathrm{~mA}$.
6. For $S O$, lour $=16 \mathrm{~mA}$.
7. Measurements are made after reset.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Figure | COM'L |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \text { 72105L25 } \\ & \text { 72115L25 } \\ & \text { 72125L25 } \end{aligned}$ |  | $\begin{aligned} & \text { 72105L50 } \\ & \text { 72115L50 } \\ & \text { 72125L50 } \end{aligned}$ |  |  |
|  |  |  | Min. | Max. | Min. | Max. |  |
| ts | Parallel Shift Frequency | - | - | 28.5 | - | 15 | MHz |
| tsocp | Serial Shift Frequency | - | - | 50 | - | 40 | MHz |
| PARALLEL INPUT TIMINGS |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 2 | 35 | - | 65 | - | ns |
| twPW | Write Pulse Width | 2 | 25 | - | 50 | - | ns |
| twr | Write Recovery Time | 2 | 10 | - | 15 | - | ns |
| tos | Data Set-up Time | 2 | 12 | - | 15 | - | ns |
| tD H | Data Hold Time | 2 | 0 | - | 2 | 二 | ns |
| tWEF | Write High to EF HIGH | 5,6 | - | 35 | - | 45 | ns |
| tWFF | Write Low to FF LOW | 4, 7 | - | 35 | - | 45 | ns |
| tWF | Write Low to Transitioning $\overline{\mathrm{HF}}, \overline{\mathrm{AEF}}$ | 8 | - | 35 | - | 45 | ns |
| twPF | Write Pulse Width After $\overline{\text { FF }}$ HIGH | 7 | 25 | - | 50 | - | ns |

SERIAL OUTPUT TIMINGS

| tsocp | Serial Clock Cycle Time | 3 | 20 | - | 25 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tsocw | Serial Clock Width HIGH/LOW | 3 | 8 | - | 10 | - | ns |
| tsopd | SOCP Rising Edge to SO Valid Data | 3 | - | 14 | - | 15 | ns |
| tsorz | SOCP Rising Edge to SO at High-Z ${ }^{(1)}$ | 3 | 3 | 14 | 3 | 15 | ns |
| tsolz | SOCP Rising Edge to SO at Low-Z ${ }^{(1)}$ | 3 | 3 | 14 | 3 | 15 | ns |
| tsocef | SOCP Rising Edge to $\overline{\mathrm{EF}}$ LOW | 5,6 | - | 35 | - | 45 | ns |
| tSOCFF | SOCP Rising Edge to $\overline{\text { FF }}$ HIGH | 4,7 | - | 35 | - | 45 | ns |
| tsocF | SOCP Rising Edge to Transitioning $\overline{\mathrm{HF}}, \overline{\mathrm{AEF}}$ | 8 | - | 35 | - | 45 | ns |
| trefso | SOCP Delay After EF HIGH | 6 | 35 | - | 65 | - | ns |
| RESET TIMINGS |  |  |  |  |  |  |  |
| trsc | Reset Cycle Time | 1 | 35 | - | 65 | - | ns |
| trs | Reset Pulse Width | 1 | 25 | - | 50 | - | ns |
| trss | Reset Set-up Time | 1 | 25 | - | 50 | - | ns |
| trsR | Reset Recovery Time | 1 | 10 | - | 15 | - | ns |
| EXPANSION MODE TIMINGS |  |  |  |  |  |  |  |
| tFLS | $\overline{\text { FL Set-up Time to } \overline{\mathrm{RS}} \text { Rising Edge }}$ | 9 | 7 | - | 8 | - | ns |
| tFLH | $\overline{\text { FL }}$ Hold Time to $\overline{\text { RS }}$ Rising Edge | 9 | 0 | - | 2 | - | ns |
| toins | DIR Set-up Time to SOCP Rising Edge | 9 | 10 | - | 12 | - | ns |
| tDIRH | DIR Hold Time from SOCP Rising Edge | 9 | 5 | - | 5 | - | ns |
| tsoxD1 | SOCP Rising Edge to RSOX Rising Edge | 9 | - | 15 | - | 17 | ns |
| tsoxD2 | SOCP Rising Edge to RSOX Falling Edge | 9 | - | 15 | - | 17 | ns |
| tsixs | RSIX Set-up Time to SOCP Rising Edge | 9 | 5 | - | 8 | - | ns |
| tsIXPW | RSIX Pulse Width | 9 | 10 | - | 15 | 一 | ns |

NOTE:

1. Values guaranteed by design.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure A |
| 2655 tb 07 |  |

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| COUT | Output <br> Capacitance | VoUT $=0 \mathrm{~V}$ | 12 | pF |

1. This parameter is sampled and not $100 \%$ tested.

## FUNCTIONAL DESCRIPTION

## Parallel Data Input

The device must be reset before beginning operation so that all flags are set to their initial state. In width or depth expansion the First Load pin ( $\overline{\mathrm{FL}}$ ) must be programmed to indicate the first device.

The data is written into the FIFO in parallel through the Do15 input data lines. A write cycle is initiated on the falling edge of the Write ( $\bar{W}$ ) signal provided the Full Flag ( $\overline{\mathrm{FF}}$ ) is not asserted. If the $\bar{W}$ signal changes from HIGH-to-LOW and the Full Flag $(\overline{\mathrm{FF}})$ is already set, the write line is internally inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the

or equivalent circuit
Figure A. Output Load
*Includes jig and scope capacitances.
rising edge of Write. On the rising edge of $\bar{W}$, the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.

## Serial Data Output

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag ( $\overline{\mathrm{EF}}$ ) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP.

The serial word is shifted out Least Significant Bit or Most Significant Bit first, depending on the FL/DIR level during operation. A LOW on DIR will cause the Least Significant Bit to be read out first. A HIGH on DIR will cause the Most Significant Bit to be read out first.


NOTES:

1. $\overline{E F}, \overline{F F}, \overline{H F}$ and $\overline{A E F}$ may change status during Reset, but flags will be valid at trsc.
2. SOCP should be in the steady LOW or HIGH during tRSS. The first LOW-HIGH (or HIGH-LOW) transition can begin after tRSR.

Figure 1. Reset


1. In Single Device Mode, SO will not tri-state except after reset.

Figure 3. Read Operation


Figure 4. Full Flag from Last Write to First Read

NOTE:


1. SOCP should not be clocked until EF goes HIGH.

Figure 5. Empty Flag from Last Read to First Write

DATA in


1. Once $\overline{E F}$ has gone LOW and the last bit of the final word has been shifted out, SOCP should not be clocked until $\overline{E F}$ goes HIGH.
2. In Single Device Mode, SO will not tri-state except after Reset. It will retain the last valid data.

Figure 6. Empty Boundary Condition Timing


NOTE:

1. Single Device Mode will not tri-state but will retain the last valid data.

Figure 7. Full Boundary Condition Timing


Figure 8. Half-Full, Almost-Full and Almost-Empty Timings


Figure 9. Serial Read Expansion

## OPERATING CONFIGURATIONS

## Single Device Mode

The device must be reset before beginning operation so that all flags are set to location zero. In the standalone case, the RSIX line is tied HIGH and indicates single device operation to the device. The RSOX/ $\overline{A E F}$ pin defaults to $\overline{\mathrm{AEF}}$ and outputs the Almost-Empty and Almost-Full Flag.

## Width Expansion Mode

In the cascaded case, word widths of more than 16 bits can be achieved by using more than one device. By tying the RSOX and RSIX pins together, as shown in Figure 11, and programming which is the Least Significant Device, a cascaded serial word is achieved. The Least Significant Device is programmed by a LOW on the $\bar{F} / D I R$ pin during reset. All other devices should be programmed HIGH on the FI/DIR pin at reset.


Figure 10. Single Device Configuration

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FL}}$ | DIR | Read Pointer | Write Pointer | $\overline{\mathrm{AEF}}, \overline{\mathrm{EF}}$ | FF | $\overline{H F}$ |
| Reset | 0 | X | X | Location Zero | Location Zero | 0 | 1 | 1 |
| Read/Write | 1 | X | 0,1 | Increment ${ }^{(1)}$ | Increment ${ }^{(1)}$ | X | X | X |

## NOTE:

2665 tbl 09

1. Pointer will increment if appropriate flag is HIGH.

Table 1. Reset and First Load Truth Table-Single Device Configuration

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1 -bit bus. NOTE: After reset, the level on the FL/DIR pin decides if the Least Significant or Most Significant

Bit is read first out of each device.
The three flag outputs, Empty ( $\overline{\mathrm{EF}}$ ), Half-Full ( $\overline{\mathrm{HF})}$ and Full ( (FF), should be taken from the Most Significant Device (in the example, FIFO \#2). The Almost-Empty/Almost-Full flag is not available. The RSOX pin is used for expansion.


Figure 11. Width Expansion for 32-bit Parallel Data In

## Depth Expansion (Daisy Chain) Mode

The IDT72105/15/25 can easily be adapted to applications requiring greater than 1024 words. Figure 12 demonstrates Depth Expansion using three IDT72105/15/25s and an IDT74FCT138 Address Decoder. Any depth can be attained by adding additional devices. The Address Decoder is necessary to determine which FIFO is being written. A word of data must be written sequentially into each FIFO so that the data will be read in the correct sequence. The IDT72105/15/25 operates in the Depth Expansion Mode when the following conditions are met:

1. The first device must be programmed by holding FL LOW at Reset. All other devices must be programmed by holding $\overline{\text { FL HIGH at reset. }}$
2. The Read Serial Out Expansion pin (RSOX) of each device must be tied to the Read Serial In Expansion pin (RSIX) of the next device (see Figure 12).
3. External logic is needed to generate composite Empty, Half-Full and Full Flags. This requires the OR-ing of all EF, $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ Flags.
4. The Almost-Empty and Almost-Full Flag is not available due to using the RSOX pin for expansion.

## Compound Expansion (Daisy Chain) Mode

The IDT72105/15/25 can be expanded in both depth and width as Figure 13 indicates:

1. The RSOX-to-RSIX expansion signals are wrapped around sequentially.
2. The write $(\overline{\mathrm{W}})$ signal is expanded in width.
3. Flag signals are only taken from the Most Significant Devices.
4. The Least Significant Device in the array must be programmed with a LOW on FI/DIR during reset.


| Mode | Inputs |  |  | Internal Status |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{F}}$ | DIR | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{HF}}, \overline{\mathrm{FF}}$ |
| Reset-First Device | 0 | 0 | X | Location Zero | Location Zero | 0 | 1 |
| Reset All Other Devices | 0 | 1 | X | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | 0,1 | X | X | X | X |

NOTE:
2665 tbl 10

1. $\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{F}} / \mathrm{FIR}=$ First Load/Direction, $\overline{\mathrm{EF}}=$ Empty Flag Output, $\overline{\mathrm{FF}}=$ Half- Full Flag Output, $\overline{\mathrm{FF}}=$ Full Flag Output.

Table 2. Reset and First Load Truth Table-Width/Depth Compound Expansion Mode


Figure 13. A $3 K \times 32$ Parallel-to-Serial FIFO using the IDT72125

## ORDERING INFORMATION



## FEATURES:

- 35 ns parallel port access time, 45 ns cycle time
- 50 MHz serial port shift rate
- Expandable in depth and width with no external components
- Programmable word lengths including 7-9, 16-18, 32-36 bit using Flexishift ${ }^{T M}$ serial output without using any additional components
- Multiple status flags: Full, Almost-Full ( $1 / 8$ from full), Half-Full, Almost Empty ( $1 / 8$ from empty), and Empty
- Asynchronous and simultaneous read and write operations
- Dual-Port zero fall-through architecture
- Retransmit capability in single device mode
- Produced with high-performance, low power CMOS technology
- Available in 28 -pin ceramic and plastic DIP.
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72131/72141 are high-speed, low power parallel-to-serial FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). The IDT72131/72141 can be configured with the IDTs serial-to-paralleI FIFOs (IDT72132/72142) for bidirectional serial data buffering.

The FIFO has a 9 -bit parallel input port and a serial output port. Wider and deeper parallel-to-serial data buffers can be built using multiple IDT72131/72141 chips. IDTs unique Flexishift serial expansion logic (SOX, $\overline{\mathrm{NR}}$ ) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including $8,9,16$, and 32 bits. The IDT72131/141 can also be directly connected for depth expansion.

Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow conditions. The almost-full (7/8), half-full, and almost empty ( $1 / 8$ ) flags signal memory utilization within the FIFO.

The IDT72131/72141 is fabricated using IDTs high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MiL-STD883, Class B.

FUNCTIONAL BLOCK DIAGRAM



[^7]
## PIN DESCRIPTIONS

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| D0-D8 | Inputs | 1 | Data inputs for 9-bit wide data. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | When $\overline{\text { RS }}$ is set LOW, internal READ and WRITE pointers are set to the first location of the RAM array. $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ go HIGH , and $\overline{\mathrm{AEF}}$ and $\overline{\mathrm{EF}}$ go LOW. A reset is required before an initial WRITE after power-up. W must be HIGH and SOCP must be LOW during $\overline{\mathrm{RS}}$ cycle. |
| $\bar{W}$ | Write | I | A write cycle is initiated on the falling edge of WRITE if the Full Flag ( $\overline{\mathrm{FF}}$ ) is not set. Data setup and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation. |
| SOCP | Serial Output Clock | I | A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag ( $\overline{\mathrm{EF}})$ is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together. |
| $\overline{\mathrm{NR}}$ | Next Read | 1 | To program the Serial Out data word width, connect $\overline{N R}$ with one of the Data Set pins (Q4, Q6, Q7 and Q8). For example, $\overline{N R}-$ Q7 programs for a 8-bit Serial Out word width. |
| $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ | First Load/ <br> Retransmit | I | This is a dual purpose input. Inthe single device configuration ( $\overline{\mathrm{XI}}$ grounded), activating retransmit (叫/RT-LOW) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. W must be high and SOCP must be low before setting FI/RTLOW. Retransmit is not compatible with depth expansion. In the depth expansion configuration, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ grounded indicates the first activated device. |
| $\overline{\mathrm{X}}$ | Expansion In | 1 | In the single device configuration, $\overline{\mathrm{XI}}$ is grounded. In depth expansion or daisy chain expansion, $\overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{X}} \overline{\mathrm{O}}$ (expansion out) of the previous device. |
| SOX | Serial Output <br> Expansion | 1 | In the Serial Output Expansion mode, the SOX pin of the least significant device is tied HIGH. The SOX pin of all other devices is connected to the Q8 pin of the previous device. Data is then clocked out least significant bit first. For single device operation, SOX is tied HIGH. |
| SO | Serial Output | 0 | Serial data is output on the Serial Output (SO) pin. Data is clocked out Least Significant Bit first. In the Serial Width Expansion mode the SO pins are tied together and each SO pin is tristated at the end of the byte. |
| $\overline{F F}$ | Full Flag | 0 | When $\overline{\mathrm{FF}}$ goes L.OW, the device is full and further WRITE operations are inhibited. When $\overline{\mathrm{FF}}$ is HIGH, the device is not full. |
| EF | Empty Flag | 0 | When $\overline{\mathrm{EF}}$ goes LOW, the device is empty and further READ operations are inhibited. When $\overline{\mathrm{EF}}$ is HIGH, the device is not empty. See the description on page 6 for more details. |
| $\overline{\text { AEF }}$ | Almost-Empty/ Almost-Full Flag | 0 | When $\overline{\text { AEF }}$ is LOW, the device is empty to $1 / 8$ full or $7 / 8$ to completely full. When $\overline{\text { AEF }}$ is HIGH, the device is greater than $1 / 8$ full, but less than $7 / 8$ full. |
| $\overline{\mathrm{XO} / \mathrm{HF}}$ | Expansion Out/ Half-Full Flag | 0 | This is a dual-purpose output. In the single device configuration (可grounded), the device is more than half full when HF is LOW. In the depth expansion configuration ( $\overline{\mathrm{XO}}$ connected to $\overline{\mathrm{XI}}$ of the next device), a pulse is sent from $\overline{\mathrm{XO}}$ to $\overline{\mathrm{XI}}$ when the last location in the RAM array is filled. |
| Q4, Q6, Q7 and Q8 | Data Set | 0 | The appropriate Data Set pin (Q4, Q6, Q7 and Q8) is connected to $\overline{N R}$ to program the Serial Out data word width. For example: Q6- $\overline{\mathrm{NR}}$ programs a 7-bit word width, Q8- $\overline{\mathrm{NR}}$ programs a 9-bit word width, etc. |
| Vcc | Power Supply |  | Single Power Supply of 5V. |
| GND | Ground |  | Single ground at OV. |

## STATUS FLAGS

| Number of Words in FIFO |  | $\overline{\mathrm{FF}}$ | $\overline{\text { AEF }}$ | $\overline{\mathrm{HF}}$ | $\overline{E F}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72131 | IDT72141 |  |  |  |  |
| 0 | 0 | H | L | H | L |
| 1-255 | 1-511 | H | L | H | H |
| 256-1024 | 512-2048 | H | H | H | H |
| 1025-1792 | 2049-3584 | H | H | L | H |
| 1793-2047 | 3585-4095 | H | L | L | H |
| 2048 | 4096 | L | L | L | H |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2751 tb 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vccm | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| VCC | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| VIH | Input High Voltage <br> Military | 2.2 | - | - | V |
| VIL $^{(1)}$ | Input Low Voltage | - | - | 0.8 | V |

NOTE:
2751 tbl 04

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| Cout | Output Capacitance | Vout $=0 \mathrm{~V}$ | 12 | pF |

NOTE:
2751 tbl 05

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72131/IDT72141 Commercial |  |  | IDT72131/IDT72141 Military |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| IIL ${ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| ł $\mathrm{L}^{(2)}$. | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage, lout $=-8 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| VoL | Output Logic "0" Voltage IOUT $=16 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{IcC1}^{(3)}$ | Power Supply Current | - | 90 | 140 | - | 100 | 160 | mA |
| Icc2 ${ }^{(3)}$ | Average Standby Current $\begin{aligned} & (\bar{W}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \mathrm{RT}=\mathrm{VIH}) \\ & (\mathrm{SOCP}=\mathrm{VIL}) \end{aligned}$ | - | 8 | 12 | - | 12 | 25 | mA |
| $\mathrm{Icc3}(\mathrm{~L})^{(3,4)}$ | Power Down Current | - | - | 2 | - | - | 4 | mA |

NOTES:

1. Measurements with $0.4 \leq \mathrm{V} \operatorname{IN} \leq \mathrm{Vcc}$.
2. SOCP $\leq$ VIL, $0.4 \leq$ Vour $\leq$ Vcc.
3. Icc measurements are made with outputs open.
4. $\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\overline{\mathrm{W}}=\mathrm{Vcc}-0.2 \mathrm{~V} ; \mathrm{SOCP} \leq 0.2 \mathrm{~V}$; all other inputs $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or $\leq 0.2 \mathrm{~V}$.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial <br> IDT72131L35 <br> IDT72141L35 |  | Military |  | Mil. and Com'l. |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \text { IDT72131L40 } \\ & \text { IDT72141L40 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT72131L50 } \\ & \text { IDT72141L50 } \end{aligned}$ |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ts | Parallel Shift Frequency | - | 22.2 | - | 20 | - | 15 | MHz |
| tsocp | Serial-Out Shift Frequency | - | 50 | - | 50 | - | 40 | MHz |


| PARALLEL INPUT TIMINGS |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tDS | Data Set-up Time | 18 | - | 20 | - | 30 | - | ns |
| toh | Data Hold Time | 0 | - | 0 | - | 5 | - | ns |
| twc | Write Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| twPW | Write Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| twr | Write Recovery Time | 10 | - | 10 | - | 15 | - | ns |
| tweF | Write High to EF HIGH | - | 30 | - | 35 | - | 45 | ns |
| twFF | Write Low to FFF LOW | - | 30 | - | 35 | - | 45 | ns |
| twF | Write Low to Transitioning $\overline{\mathrm{FF}}, \overline{\mathrm{AEF}}$ | - | 45 | - | 50 | - | 65 | ns |
| twpF | Write Pulse Width After FFF HIGH | 35 | - | 40 | - | 50 | - | ns |

SERIAL OUTPUT TIMINGS

| tSOHz | SOCP Rising Edge to SO at High-Z ${ }^{(1)}$ | 5 | 16 | 5 | 16 | 5 | 26 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tsolz | SOCP Rising Edge to SO at Low-Z ${ }^{(1)}$ | 5 | 22 | 5 | 22 | 5 | 22 | ns |
| tsopd | SOCP Rising Edge to Valid Data on SO | - | 18 | - | 18 | - | 18 | ns |
| tsox | SOX Set-up Time to SOCP Rising Edge | 5 | - | 5 | - | 5 | - | ns |
| tsocw | Serial In Clock Width HIGH/LOW | 8 | - | 8 | - | 10 | - | ns |
| tsocef | SOCP Rising Edge (Bit 0 - Last Word) to EF LOW | - | 20 | - | 25 | - | 25 | ns |
| tSOCFF | SOCP Rising Edge to FF HIGH | - | 30 | - | 35 | - | 40 | ns |
| tsocF | SOCP Rising Edge to $\overline{\mathrm{HF}}$, $\overline{\text { AEF }}$, HIGH | - | 30 | - | 35 | - | 40 | ns |
| trefso | Recovery Time SOCP After EF HIGH | 35 | - | 40 | - | 50 | - | ns |

## RESET TIMINGS

| trsc | Reset Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRS | Reset Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| tRSS | Reset Set-up Time | 35 | - | 40 | - | 50 | - | ns |
| tRSR | Reset Recovery Time | 10 | - | 10 | - | 15 | - | ns |
| tRSF1 | Reset to $\overline{\mathrm{EF}}$ and $\overline{\text { AEF LOW }}$ | - | 45 | - | 50 | - | 65 | ns |
| tRSF2 | Reset to $\overline{\mathrm{HF}}$ and $\overline{\text { FF HIGH }}$ | - | 45 | - | 50 | - | 65 | ns |
| tRSQL | Reset to Q LOW | 20 | - | 20 | - | 35 | - | ns |
| tRSQH | Reset to Q HIGH | 20 | - | 20 | - | 35 | - | ns |

## RETRANSMIT TIMINGS

| tRTC | Retransmit Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRT | Retransmit Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| tRTS | Retransmit Set-up Time | 35 | - | 40 | - | 50 | - | ns |
| tRTR | Retransmit Recovery Time | 10 | - | 10 | - | 15 | - | ns |

## DEPTH EXPANSION MODE TIMINGS

| txol | Read/Write to $\overline{\text { XO L }}$ LOW | - | 35 | - | 40 | - | 50 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tхOH | Read/Write to $\overline{\text { XO }}$ HIGH | - | 35 | - | 40 | - | 50 | ns |
| txi | $\overline{\mathrm{XI}}$ Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| tX1R | $\overline{\text { XI Recovery Time }}$ | 10 | - | 10 | - | 10 | - | ns |
| txis | $\overline{\mathrm{XI}}$ Set-up Time | 15 | - | 15 | - | 15 | - | ns |

NOTE:

1. Guaranteed by design minimum times, not tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure A |
| 2751 tol 08 |  |

## FUNCTIONAL DESCRIPTION

## Parallel Data Input

The data is written into the FIFO in parallel through the Do-8 input data lines. A write cycle is initiated on the falling edge of the Write $(\bar{W})$ signal provided the Full Flag ( $\overline{\mathrm{FF}}$ ) is not asserted. If the $\bar{W}$ signal changes from HIGH-to-LOW and the Full-Flag $(\overline{\mathrm{FF}})$ is already set, the write line is inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the rising edge of Write. The data is written to the RAM at the write pointer. On the rising edge of $\bar{W}$, the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.

or equivalent circuit
Figure A. Ouput Load
*Including jig and scope capacitances

## Serial Data Output

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag (EF) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP. NOTE: SOCP should not be clocked once the last bit of the last word has been clocked out. If it is, then two things will occur. One, the SO pin will go High-Z and two, SOCP will be out of sync with Next Read (NR).

The serial word is shifted out Least Significant Bit first, that is the first bit will be D0, then D1 and so on up to the serial word width. The serial word width must be programmed by connecting the appropriate Data Set line (Q4, Q6, Q7 or Q8) to the $\overline{\mathrm{NR}}$ input. The Data Set lines are taps off a digital delay line. Selecting one of these taps, programs the width of the serial word to be read and shifted out.


2751 drw 04
Figure 1. Reset


Figure 2. Write Operation


Figure 3. Read Operation

## NOTES:

1. This timing applies to the Active Device in Width Expansion Mode.
2. This timing applies to Single Device Mode at Empty Boundary ( $\overline{E F}=$ LOW) and the Next Active Device in Width Expansion Mode.


Figure 4. Full Flag from Last Write to First Read


NOTE:

1. Once $\overline{E F}$ has gone LOW and the last bit of the final word has been shifted out, SOCP should not be clocked until EF goes HIGH.

Figure 5. Empty Flag from Last Read to First Write


NOTE:

1. SOCP should not be clocked until $\overline{E F}$ goes HIGH.

Figure 6. Empty Boundary Condition Timing


Figure 7. Full Boundry Condition Timing


2751 drw 11
Figure 8. Half Full, Almost Full and Almost Empty Timings


## NOTE:

1. $\overline{\mathrm{EF}}, \overline{\mathrm{AEF}}, \overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ may change status during Retransmit, but flags will be valid at trTc.

Figure 9. Retransmit


Figure 10. Expansion-Out


2751 drw 14
Figure 11. Expansion-In

## OPERATING CONFIGURATIONS

## Single Device Configuration

In the standalone case, the SOX line is tied HIGH and not used. On the first LOW-to-HIGH of the SOCP clock, all of the

Data Set lines (Q4, Q6, Q7, Q8) go LOW and a new serial word is started. The Data Set lines then go HIGH on the equivalent SOCP clock pulse. This continues until the $Q$ line connected to $\overline{\text { NR }}$ goes HIGH completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SOCP.


SOCP


Q4


Q6


Q7

$\overline{N R}$


2751 drw 15

Figure 12. Eight-Bit Word Single Device Configuration

## TRUTH TABLES

## TABLE 1: RESET AND RETRANSMIT -

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{F}} / \overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{AEF}, \overline{\mathrm{FF}}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{HF}}$ |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X |
| Read/Write | 1 | 1 | 0 | Increment $^{(1)}$ | Increment $^{(1)}$ | X | X | X |

## NOTE:

1. Pointer will increment if appropriate flag is HIGH.

## Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SOX line of the least significant device HIGH and the SOX of the subsequent devices to the appropriate Data Set lines of the previous devices, a cascaded serial word is achieved.

On the first LOW-to-HIGH clock edge of SOCP, all lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to most significant. When the Data Set line which is
connected to the SOX input of the next device goes HIGH, the Do of that device goes HIGH, the cascading from one device to the next. The Data Set line of the most significant bit programs the serial word width by being connected to all NR inputs.

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1-bit-bus.


Figure 13. Width Wxpansion for 16-bit Parallel Data In. The Parallel Data in is tied to Do-8 of FIFO \#1 and Do-6 of FIFO \#2.

## Depth Expansion (Daisy Chain) Mode

The IDT72131/41 can be easily adapted to applications where the requirements are for greater than2048/4096 words. Figure 14 demonstrates Depth Expansion using three IDT72131/41. Any depth can be attained by adding additional IDT72131/41 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load ( $\overline{\mathrm{FL}}$ ) control input.
2. All other devices must have $\overline{\mathrm{F}}$ in the HIGH state.
3. The Expansion Out ( $\overline{\mathrm{XO}})$ pin of each device must be tied to the Expansion $\operatorname{In}(\overline{\mathrm{II}})$ pin of the next device.
4. External logic is needed to generate a composite Full Flag ( $\overline{F F}$ ) and Empty Flag (EF). This requires the OR-ing of all EFs and OR-ing of all FFs (i.e., all must be set to generate the correct composite $\overline{\mathrm{FF}}$ or $\overline{\mathrm{EF}}$ ).
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag ( $\overline{\mathrm{HF}}$ ) are not available in the Depth Expansion mode.


Figure 14. A $12 \mathrm{~K} \times 8$ Parallel-In Serial-Out FIFO

TABLE 2: RESET AND FIRST LOAD TRUTH TABLE DEPTH EXPANSION/COMPOUND EXPANSION MODE

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FL}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | EF | FF |
| Reset-First Device | 0 | 0 | (1) | Location Zero | Location Zero | 0 | 1 |
| Reset-All Other Devices | 0 | 1 | (1) | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | (1) | X | X | X | X |

NOTES:
2751 tbl 10

1. $\overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}}$ of previous device.
2. $\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit, $\overline{\mathrm{EF}}=$ Empty Flag Ouput, $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{\mathrm{XI}}=$ Expansion Input.

## ORDERING INFORMATION




## FEATURES:

- 35 ns parallel-port access time, 45 ns cycle time
- 50 MHz serial port shift rate
- Expandable in depth and width with no external components
- Programmable word lengths including 8, 9, 16-18, and 32-36 bit using Flexshift ${ }^{\mathrm{TM}}$ serial input without using any additional components
- Multiple status flags: Full, Almost-Full ( $1 / 8$ from full), Half-Full, Almost Empty ( $1 / 8$ from empty), and Empty
- Asynchronous and simultaneous read and write operations
- Dual-Port zero fall-through architecture
- Retransmit capability in single device mode
- Produced with high-performance, low-power CMOS technology
- Available in the 28 -pin ceramic and plastic DIPs
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72132/72142 are high-speed, low-power serial-toparallel FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). The IDT72132/72142 can be configured with the IDTs parallel-to-serial FIFOs (IDT72131/72141) for bidirectional serial data buffering.

The FIFO has a serial input port and a 9-bit parallel output port. Wider and deeper serial-to-parallel data buffers can be built using multiple IDT72132/72142 chips. IDTs unique Flexshift serial expansion logic (SIX, $\overline{\text { NW }}$ ) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including $8,9,16$, and 32 bits. The IDT72132/142 can also be directly connected for depth expansion.

Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow conditions. The Almost-Full (7/8), Half-Full, and Almost Empty $(1 / 8)$ flags signal memory utilization within the FIFO.

The IDT72132/72142 is fabricated using IDTs high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD883, Class B.

FUNCTIONAL BLOCK DIAGRAM

## PIN CONFIGURATION




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN DESCRIPTIONS

| Symbol | Name | VO | Description |
| :---: | :---: | :---: | :---: |
| SI | Serial Input | 1 | Serial data is shifted in least significant bit first. In the serial cascade mode, the Serial Input (SI) pins are tied together and SIX plus D7, D8 determine which device stores the data. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | When $\overline{\mathrm{RS}}$ is set LOW, internal READ and WRITE pointers are set to the first location of the RAM array. $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ go HIGH, and $\overline{A E F}$, and $\overline{E F}$ go LOW. A reset is required before an initial WRITE after power-up. $\overline{\mathrm{R}}$ must be HIGH during an $\overline{\mathrm{RS}}$ cycle. |
| $\overline{N W}$ | Next Write | 1 | To program the Serial In word width, connect $\overline{N W W}$ with one of the Data Set pins (D7, D8). |
| SICP | Serial Input Clock | 1 | Serial data is read into the serial input register on the rising edge of SICP. In both Depth and Serial Word Width Expansion modes, all of the SICP pins are tied together. |
| $\overline{\mathrm{R}}$ | Read | 1 | When READ is LOW, data can be read from the RAM array sequentially, independent of SICP. In order for READ to be active, EF must be HIGH. When the FIFO is empty ( $\overline{E F}$-LOW), the internal READ operation is blocked and Qo-Qs are in a high impedance condition. |
| $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ | First Load/ Retransmit | I | This is a dual-purpose input. In the single device configuration ( $\overline{\mathrm{XI}}$ grounded), activating retransmit (FL/RT-LOW) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. $\overline{\mathrm{R}}$ must be HIGH and SICP must be LOW before setting $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ LOW. Retransmit is not possible in depth expansion. In the depth expansion configuration, $\overline{F L} / \overline{R T}$ grounded indicates the first activated device. |
| $\overline{\mathrm{XI}}$ | Expansion In | 1 | In the single device configuration, $\overline{\mathrm{XI}}$ is grounded. In depth expansion or daisy chain expansion, $\overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}}$ (expansion out) of the previous device. |
| SIX | Serial Input Expansion | 1 | In the Expansion mode, the SIX pin of the least significant device is tied HIGH. The SIX pin of all other devices is connected to the D7 or Ds pin of the previous device. For single device operation, SIX is tied HIGH. |
| $\overline{O E}$ | Output Enable | 1 | When $\overline{O E}$ is set LOW, the parallel output buffers receive data from the RAM array. When $\overline{\mathrm{OE}}$ is set HIGH, parallel three state buffers inhibit data flow. |
| Q0-Q8 | Output Data | 0 | Data outputs for 9-bit wide data. |
| $\overline{\mathrm{FF}}$ | Fuill Flag | 0 | When $\overline{\mathrm{FF}}$ goes LOW, the device is full and data must not be clocked by SICP. When $\overline{\mathrm{FF}}$ is HIGH, the device is not full. See the diagram on page 7 for more details. |
| EF | Empty Flag | 0 | When EF goes LOW, the device is empty and further READ operations are inhibited. When $\overline{\mathrm{EF}}$ is HIGH, the device is not empty. |
| $\overline{\text { AEF }}$ | Almost-Empty/ Almost-Full Flag | 0 | When $\overline{A E F}$ is LOW, the device is empty to $1 / 8$ full or $7 / 8$ to completely full. When $\overline{A E F}$ is HIGH , the device is greater than $1 / 8$ full, but less than $7 / 8$ full. |
| $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ | Expansion Out/ Half-Full Flag | 0 | This is a dual-purpose output. In the single device configuration ( $\overline{\mathrm{XI}}$ grounded), the device is more than half full when $\overline{\mathrm{HF}}$ is LOW. In the depth expansion configuration ( $\overline{\mathrm{XO}}$ connected to $\overline{\mathrm{XI}}$ of the next device), a pulse is sent from $\overline{\mathrm{XO}}$ to $\overline{\mathrm{XI}}$ when the last location in the RAM array is filled. |
| D7, D8 | Data Set | 0 | The appropriate Data Set pin (D7, D8 ) is connected to $\overline{\mathrm{NW}}$ to program the Serial In data word width. For example: $\mathrm{D}_{7}$ - $\overline{\mathrm{NW}}$ programs a 8 -bit word width, $\mathrm{D}_{8}-\overline{\mathrm{NW}}$ programs a 9 -bit word width, etc. |
| VCC | Power Supply |  | Single Power Supply of 5V. |
| GND | Ground |  | Three grounds at OV. |

## STATUS FLAGS

| Number of Words in FIFO |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72132 | IDT72142 |  | AEE | HE | EF |
| 0 | O |  | L | H | L |
| $1-255$ | $1-511$ | H | L | H | H |
| $256-1024$ | $512-2048$ | H | H | H | H |
| $1025-1792$ | $2049-3584$ | H | H | L | H |
| $1793-2047$ | $3585-4095$ | H | L | L | H |
| 2048 | 4096 | L | L | L | H |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2752 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vccm | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| Vcc | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{VIH}^{\text {VIH }}$ | Input High Voltage <br> Military | 2.2 | - | - | V |
| $\mathrm{VIL}^{(1)}$ | Input Low Voltage | - | - | 0.8 | V |

NOTE:
2752 tbl 04

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | Vin $=0 \mathrm{~V}$ | 10 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 12 | pF |

NOTE:
2752 tbl 05

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72132/IDT72142 Commercial |  |  | IDT72132/IDT72142Military |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| IIL ${ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{IOL}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage, IOUT $=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| VoL | Output Logic "0" Voltage, lout $=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| Icct ${ }^{(3)}$ | Power Supply Current | - | 90 | 140 | - | 100 | 160 | mA |
| $1 \mathrm{cc} 2^{(3)}$ | Average Standby Current $(\overline{\mathrm{R}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{R}} \mathrm{T}=\mathrm{VIH})$ (SICP = VIL) | - | 8 | 12 | - | 12 | 25 | mA |
| $\operatorname{lcc3}(\mathrm{L})^{(3,4)}$ | Power Down Current | - | - | 2 | - | - | 4 | mA |

## NOTES:

2752 tbl 06

1. Measurements with $0.4 \leq \operatorname{VIN} \leq V C c$
2. $R \leq$ VIL, $0.4 \leq$ Vout $\leq$ Vcc.
3. ICC measurements are made with outputs open.
$\overline{\mathrm{RS}}=\overline{\mathrm{FV}} \overline{\mathrm{RT}}=\overline{\mathrm{R}}=\mathrm{Vcc}-0.2 \mathrm{~V} ; \mathrm{SICP} \leq 0.2 \mathrm{~V}$; all other inputs $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or $\leq 0.2 \mathrm{~V}$.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  | Military |  | Mil. and Com'l. |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { IDT72132L35 } \\ & \text { IDT72142L35 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT72132L40 } \\ & \text { IDT72142L40 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { IDT72132L50 } \\ & \text { IDT72142L50 } \end{aligned}$ |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ts | Parallel Shift Frequency | - | 22.2 | - | 20 | - | 15 | MHz |
| tSICP | Serial-InShift Frequency | - | 50 | - | 50 | - | 40 | MHz |

## PARALLEL OUTPUT TIMINGS

| ta | Access Time | - | 35 | - | 40 | - | 50 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRR | Read Recovery Time | 10 | - | 10 | - | 15 | - | ns |
| tapw | Read Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| tRC | Read Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| trLZ | Read Pulse LOW to Data Bus at Low-Z ${ }^{(1)}$ | 5 | - | 5 | - | 10 | - | ns |
| tRHZ | Read Pulse HIGH to Data Bus at High-Z ${ }^{(1)}$ | - | 20 | - | 25 | - | 30 | ns |
| tDV | Data Valid from Read Pulse HIGH | 5 | - | 5 | - | 5 | - | ns |
| toenz | Output Enable to High-Z (Disable) ${ }^{(1)}$ | - | 15 | - | 15 | - | 15 | ns |
| toelz | Output Enable to Low-Z (Enable) ${ }^{(1)}$ | 5 | - | 5 | - | 5 | - | ns |
| taje | Output Enable to Data Valid (Q0-8) | - | 20 | - | 20 | - | 22 | ns |

## SERIAL INPUT TIMINGS

| tsIs | Serial Data in Set-Up Time to SICP Rising Edge | 12 | - | 12 | - | 15 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tSIH | Serial Data in Hold Time to SICP Rising Edge | 0 | - | 0 | - | 0 | - | ns |
| tsIX | SIX Set-Up Time to SICP Rising Edge | 5 | - | 5 | - | 5 | - | ns |
| tsICW | Serial-In Clock Width HIGH/LOW | 8 | - | 8 | - | 10 | - | ns |

## FLAG TIMINGS

| tSICEF | SICP Rising Edge (Last Bit - First Word) to EF HIGH | - | 45 | - | 50 | - | 65 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tSICFF | SICP Rising Edge (Bit 1 - Last Word) to FF LOW | - | 30 | - | 35 | - | 40 | ns |
| tSICF | SICP Rising Edge to $\overline{\mathrm{HF}}, \overline{\mathrm{AEF}}$ | - | 45 | - | 50 | - | 65 | ns |
| tRFFSI | Recovery Time SICP After FFF Goes HIGH | 15 | - | 15 | - | 15 | - | ns |
| tref | Read LOW to EF LOW | - | 30 | - | 35 | - | 45 | ns |
| trfa | Read HIGH to $\overline{\mathrm{FF}} \mathrm{HIGH}$ | - | 30 | - | 35 | - | 45 | ns |
| tRF | Read HIGH to Transitioning $\overline{\mathrm{HF}}$ and $\overline{\mathrm{AEF}}$ | - | 45 | - | 50 | - | 65 | ns |
| trPE | Read Pulse Width After EFF HIGH | 35 | - | 40 | - | 50 | - | ns |

## RESET TIMINGS

| tRSC | Reset Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRS | Reset Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| tRSS | Reset Set-up Time | 35 | - | 40 | - | 50 | - | ns |
| tRSR | Reset Recovery Time | 10 | - | 10 | - | 15 | - | ns |
| trSF1 | Reset to $\overline{\mathrm{EF}}$ and $\overline{\mathrm{AEF}}$ LOW | - | 45 | - | 50 | - | 65 | ns |
| tRSF2 | Reset to $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}} \mathrm{HIGH}$ | - | 45 | - | 50 | - | 65 | ns |
| tRSDL | Reset to D LOW | 20 | - | 20 | - | 35 | - | ns |
| tPOI | SICP Rising Edge to D | 5 | 17 | 5 | 17 | 5 | 20 | ns |

## RETRANSMIT TIMINGS

| tRTC | Retransmit Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRT | Retransmit Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| tRTs | Retransmit Set-up Time | 35 | - | 40 | - | 50 | - | ns |
| tRTR | Retransmit Recovery Time | 10 | - | 10 | - | 15 | - | ns |

DEPTH EXPANSION MODE TIMINGS

| tXOL | Read/Write to $\overline{\mathrm{XO}}$ LOW | - | 40 | - | 45 | - | 50 | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| txOH | Read/Write to $\overline{\mathrm{XO}} \mathrm{HIGH}$ | - | 40 | - | 45 | - | 50 | ns |
| txI | $\overline{\mathrm{XI}}$ Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| txiR | $\overline{\mathrm{XI}}$ Recovery Time | 10 | - | 10 | - | 10 | - | ns |
| txIS | $\overline{\mathrm{XI}}$ Set-up Time | 16 | - | 15 | - | 15 | - | ns |

NOTE:

1. Guaranteed by design minimum times, not tested

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure A |

## FUNCTIONAL DESCRIPTION

## Serial Data Input

The serial data is input on the SI pin. The data is clocked in on the rising edge of SICP providing the Full Flag ( $\overline{\mathrm{FF}}$ ) is not asserted. If the Full Flag is asserted then the next parallel data word is inhibited from moving into the RAM array. NOTE: SICP should not be clocked once the last bit of the last word has been shifted in, as indicated by $\overline{\text { NW HIGH and FF LOW. }}$ If it is, then the input data will be lost.

The serial word is shifted in Least Significant Bit first. Thus, when the FIFO is read, the Least Significant Bit will come out on Qo and the second bit is on Q1 and so on. The serial word width must be programmed by connecting the appropriate Data Set line (D7, D8) to the NW input. The data set lines are taps off a digital delay line. Selecting one of these taps programs the width of the serial word to be written in.


Figure A. Output Load
*Includies jig and scope capacitances

## Parallel Data Output

A read cycle is initiated on the falling edge of Read ( $\overline{\mathrm{R}}$ ) provided the Empty Flag is not set. The output data is accessed on a first-in/first-out basis, independent of the ongoing write operations. The data is available ta after the falling edge of $\bar{R}$ and the output bus $Q$ goes into high impedance after $\overline{\mathrm{R}}$ goes HIGH.

Alternately, the user can access the FIFO by keeping $\overline{\mathrm{R}}$ LOW and enabling data on the bus by asserting Output Enable ( $\overline{\mathrm{O}}$ ). When $\overline{\mathrm{R}}$ is LOW, the $\overline{\mathrm{OE}}$ signal enables data on the output bus. When $\overline{\mathrm{R}}$ is LOW and $\overline{\mathrm{OE}}$ is HIGH, the output bus is three-stated. When $\overline{\mathrm{R}}$ is HIGH, the output bus is disabled irrespective of $\overline{\mathrm{OE}}$.


2752 drw 04
NOTE:

1. Input bits are numbered 0 to $n-1$. $D_{7}$ and $D_{8}$ correspond to $n=8$ and $n=9$ respectively

Figure 1. Reset


Figure 2. Write Operation

## NOTE:

1. Input bits are numbered 0 to $\mathrm{n}-1$.


2752 drw 06
Figure 3. Read Operation


Figure 4. Output Enable Timings


NOTE:

1. After $\overline{F F}$ goes LOW and the last bit of the final word has been clocked in, SICP should not be clocked until $\overline{F F}$ goes HIGH.

Figure 5. Full Flag from Last Write to First Read


2752 dw 09
Figure 6. Empty Flag from Last Read to First Write


Figure 7. Empty Boundry Condition Timing


NOTE:

1. After $\overline{F F}$ goes LOW and the last bit of the final word has been clocked in, SICP should not be clocked until $\overline{F F}$ goes HIGH.

Figure 8. Full Boundry Condition Timing


2752 drw 12
Figure 9. Half Full, Almost Full and Almost Empty Timings


Figure 10. Retransmit


Figure 11. Expansion-Out


Figure 12. Expansion-In

## OPERATING CONFIGURATIONS

## Single Device Configuration

In the standalone case, the SIX line is tied HIGH and not used. On the first LOW-to-HIGH of the SICP clock, both of the

Data Set lines (D7, D8) go LOW and a new serial word is started. The Data Set lines then go HIGH on the equivalent SICP clock pulse. This continues until the D line connected to $\overline{\text { NW }}$ goes HIGH completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SICP.



D7


D8



Figure 13. Nine-Bit Word Single Device Configuration

## TRUTH TABLES

## TABLE 1: RESET AND RETRANSMIT

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{F}} / \overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{AEF}}, \overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{HF}}$ |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X |
| Read/Write | 1 | 1 | 0 | Increment ${ }^{(1)}$ | Increment ${ }^{(1)}$ | X | X | X |

## NOTE:

2752 tbl 09

1. Pointer will increment if appropriate flag is HIGH.

## Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SIX line of the least significant device HIGH and the SIX of the subsequent devices to the appropriate Data Set lines of the
previous devices, a cascaded serial word is achieved.
On the first LOW-to-HIGH clock edge of SICP, both the Data Set lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to most significant.


Figure 14. Serial-In to Parallel-Out Data of 16 Bits

## Depth Expansion (Daisy Chain) Mode

The IDT72132/42 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 15 demonstrates Depth Expansion using three IDT72132/42. Any depth can be attained by adding additional IDT72132/42 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load ( $\overline{\mathrm{FL}}$ ) control input.
2. All other devices must have $\overline{F L}$ in the high state.
3. The Expansion Out ( $\overline{\mathrm{XO}})$ pin and Expansion $\ln (\overline{\mathrm{XI}})$ pin of each device must be tied together.
4. External logic is needed to generate a composite Full Flag ( $\overline{\mathrm{FF}}$ ) and Empty Flag ( $\overline{\mathrm{EF}}$ ). This requires the OR-ing of all EFs and OR-ing of all $\overline{F F s}$ (i.e., all must be set to generate the correct composite $\overline{(\mathrm{FF})}$ or $\overline{(\mathrm{EF})}$.
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag ( $\overline{\mathrm{HF}}$ ) are not available in the Depth Expansion mode.


Figure 15. An $8 \mathrm{~K} \times 8$ Serial-In Parallel-Out FIFO

## TABLE 2: RESET AND FIRST LOAD TRUTH TABLE DEPTH EXPANSION/COMPOUND EXPANSION MODE

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FI}} \overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{FF}}$ |
| Reset-First <br> Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Reset all <br> Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | $(1)$ | X | X | X | X |

## NOTES:

1. $\overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}}$ of the previous device.
2. $\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit, $\overline{\mathrm{EF}}=$ Empty Flag Ouput, $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{\mathrm{XI}}=$ Expansion Input.

## SERIAL INPUT WITH WIDTH AND DEPTH EXPANSION



Figure 16. An 8K x 24 Serial-In, Paraliel-Out FIFO Using Six IDT72142s

## ORDERING INFORMATION

| IDT XXXXX | X | XXX | $x$ | X |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Device Type | Power | Speed | Package | Process/ Temperature Range |  |
|  |  |  |  | $\left.\right\|^{\text {Blank }}$ | $\begin{aligned} & \text { Commercial }\left(0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right) \\ & \text { Military }\left(-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}\right) \\ & \text { Compliant to MIL-STD- } 883 \text {, Class B } \end{aligned}$ |
|  |  |  |  | $\left.\right\|_{\mathrm{C}} ^{\mathrm{P}}$ | Plastic DIP <br> Sidebraze DIP |
|  |  |  |  | $\begin{aligned} & 35 \\ & 40 \\ & 50 \end{aligned}$ | $\left.\begin{array}{l} (50 \mathrm{MHz} \text { serial shift rate) } \\ (50 \mathrm{MHz} \text { serial shift rate) } \\ (40 \mathrm{MHz} \text { serial shift rate }) \end{array}\right\} \text { Parallel Access Time }\left(\mathrm{t}_{\mathrm{A}}\right)$ |
|  |  |  |  | $\underline{-1}$ | Low Power |
|  |  |  |  | $-\begin{aligned} & 72132 \\ & 72142 \end{aligned}$ | $2048 \times 9$-Bit Serial-Parallel FIFO $4096 \times 9$-Bit Serial-Parallel FIFO |

# GENERAL INFORMATION 

# TECHNOLOCY AND CAPABULITHES 

## QUALHTY AND RELIABILTY

PACKAGE DIAGRAMI OUTLINES

FIFO PRODUOTS

SPECIALITY MEMORY PRODUCTS

SUBSYSTEMS PRODUCTS

## MULTI-PORT RAMS

Integrated Device Technology has emerged as the leading multi-port RAM supplier by combining CMOS/BiCMOS technology with innovative circuit design. With system performance advantages as a goal, we have brought system design expertise together with circuit and technology expertise in defining dual-port and four-port RAM products. Our dual-port memories are now industry standards. The synergistic relationship between advanced process technology, system expertise and unique design capability add value beyond that normally achieved. As an example, our dual-port memories provide arbitration along with a completely tested solution to the metastability problem. Various arbitration techniques are available to the designer to prevent contention and system wait states. On-chip hardware arbitration, "semaphore" token passing or software arbitration allow the most efficient memory to be selected for each application. At IDT, innovation counts only when it provides system advantages to the user.
IDT offers the largest selection of Multi-Port RAMS in the industry with offerings in $x 8, x 9$ and $x 16$ configurations. We also offer a wide variety of packaging option with most product available in plastic DIP, Ceramic DIP, ceramic flat pack, PGA,

PLCC, LCC as well as our latest innovation the space-saving TQFP(Thin Quad Flat Pack).
IDT has embarked on a mission to reduce the cost of a shared memory solutions We will accomplish this though the introduction of higher density products offered at a much lower cost per bit as well as continuing to cost reduce existing products by upgrading them to our latest technology. The combination of these will continue to drive down the cost of a "True DualPort" shared memory solution no matter what the size or configuration that is needed.
Both commercial and military versions of all IDT memories are available. Our military devices are manufactured and processed strictly in conformance with all the administrative processing and performance requirements of MIL-STD-883. Because we anticipated increased military radiation resistance requirements, all devices are also offered with special radiation resistant processing and guarantees. As the leading supplier of military specialty RAMs, IDT provides performance and quality levels second to none.
Our commercial dual-port and four-port memories, in fact, share most processing steps with military devices.

## TABLE OF CONTENTS

## SPECIALTY MEMORY PRODUCTS

x8 Dual-Port Section Page
IDT7130/40SA/LA $8 \mathrm{~K}(1 \mathrm{~K} \times 8)$ Dual-Port RAM ..... 6.01
IDT7132/42SA/LA 16K (2K x 8) Dual-Port RAM ..... 6.02IDT71321/421SA/LA
16K (2K x 8) Dual-Port RAM w/ Inter ..... 6.03
IDT7134SA/LA 32K (4K $\times 8$ ) Dual-Port RAM ..... 6.04
IDT71342SA/LA 32K (4K $\times 8$ ) Dual-Port RAM w/ Sem. ..... 6.05
IDT7005S/L 64K (8K x 8) Dual-Port RAM ..... 6.06
IDT7006S/L 128K (16K x 8) Dual-Port RAM ..... 6.07
IDT7007S/L 256K (32K x 8) Dual-Port RAM ..... 6.08
IDT7008S/L
512K (64K x 8) Dual-Port RAM ..... 6.09
x9 Dual-Port Section
IDT70121/125S/L18K (2K $\times 9$ ) Dual-Port RAM w/ Inter6.10
IDT7014S36K (4K x 9) Dual-Port RAM6.11
IDT7015S/L 72K (8K x 9) Dual-Port RAM ..... 6.12
IDT7016S/L 144K (16K x 9) Dual-Port RAM ..... 6.13
x16 Dual-Port Section
IDT7133/43SA/LA32K (2K x 16) Dual-Port RAM6.14
IDT7024S/L 64K (4K x 16) Dual-Port RAM ..... 6.15
IDT7025S/L 128K (8K x 16) Dual-Port RAM ..... 6.16
IDT7026S/L 256K (16K x 16) Dual-Port RAM ..... 6.17
IDT70261S/L 256K (16K x 16) Dual-Port RAM w/ Inter ..... 6.18
IDT7027S/L 512K (32K x 16) Dual-Port RAM ..... 6.19
Synchronous Dual-Port Section
IDT7099S 36K (4K x 9) Synchronous Dual-Port RAM ..... 6.20
IDT70908S/L $512 \mathrm{~K}(64 \mathrm{~K} \times 8$ ) Synchronous Dual-Port RAM ..... 6.21
IDT70927S/L 512K (32K x 16) Synchronous Dual-Port RAM ..... 6.22
Four-Port ${ }^{\text {M }}$ Section
IDT7052S/L 16K (2K $\times 8$ ) Four-Port ${ }^{\text {TM }}$ RAM ..... 6.23
SARAM ${ }^{\text {TM }}$ Section
IDT70824S/L64K (4K x 16) Sequential Access RAM6.24
IDT70825S/L 128K (8K $\times 16$ ) Sequential Access RAM ..... 6.25
3.3V x8 Dual-Port Section IDT71V321SA/LA 16K (2K x 8) 3.3V Dual-Port RAM ..... 6.26IDT70V05S/L
$64 \mathrm{~K}(8 \mathrm{~K} \times 8$ ) 3.3V Dual-Port RAM ..... 6.27
IDT70V06S/L 128K (16K x 8) 3.3V Dual-Port RAM ..... 6.28
IDT70V07S/L 256K (32K x 8) 3.3V Dual-Port RAM ..... 6.29
$3.3 V \times 16$ Dual-Port Section
IDT70V24S/L
64K (4K x 16) 3.3V Dual-Port RAM ..... 6.30
IDT70V25S/L 128K (8K x 16) 3.3V Dual-Port RAM ..... 6.31
IDT70V26S/L 256K (16K x 16) 3.3V Dual-Port RAM. ..... 6.32IDT70V261S/L
256K (16K x 16) 3.3V Dual-Port RAM w/ Inter. ..... 6.33


## FEATURES

- High-speed access
—Military: 25/35/55/100ns (max.)
-Commercial: 25/35/55/100ns (max.)
—Commercial: 20ns in PLCC only for 7130
- Low-power operation
—IDT7130/IDT7140SA
Active: 550 mW (typ.)
Standby: 5mW (typ.)
—IDT7130/IDT7140LA
Active: 550 mW (typ.)
Standby: 1mW (typ.)
- MASTER IDT7130 easily expands data bus width to 16-or-more-bits using SLAVE IDT7140
- On-chip port arbitration logic (IDT7130 Only)
- BUSY output flag on IDT7130; $\overline{\text { BUSY }}$ input on IDT7140
- INT flag for port-to-port communication
- Fully asynchronous operation from either port
- Battery backup operation-2V data retention (LA only)
- TTL-compatible, single $5 \mathrm{~V} \pm 10 \%$ power supply
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing \#5962-86875
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION

The IDT7130/IDT7140 are high-speed $1 \mathrm{~K} \times 8$ Dual-Port Static RAMs. The IDT7130 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" DualPort RAM together with the IDT7140 "SLAVE" Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results infull-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{C E}$, permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 550 mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7130/IDT7140 devices are packaged in 48-pin sidebraze or plastic DIPs, LCCs, or flatpacks, 52-pin PLCCs and 64-pin TQFPs. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM

## NOTES:

1. IDT7130 (MASTER): $\overline{B U S Y}$ is open drain output and requires pullup resistor.
IDT7140 (SLAVE): $\overline{\text { BUSY }}$ is input.
2. Open drain output: requires pullup resistor.


## PIN CONFIGURATIONS

|  | 148 | Vcc |
| :---: | :---: | :---: |
| R/WL | 2 47 | CER |
| BUSYL | - 46 | R/WR |
| INTL | 4 45 | BUSYR |
| OEL | 5 44 | INTR |
|  | 6 43 | OER |
|  | 7 42 | AOR |
|  | 8 1077130 41 | A1R |
| A3L | 9 IDT7130/40 | A2R |
| A4L | 1010 40 <br> 18  | A3R |
| Ast | 11 P48-1 38, | A4R |
| A6L |  | A5R |
| A7L | 13 C48-2 36 | A6R |
| Abl | 14 DIP 35 | A7R |
| A9L | 15 TOP 34, | A8R |
| 1/OoL | 16 VIEW (1) 33 | A9R |
| 1/O1L | 17 (1) 32, | I/O7R |
| 1/O2L | 18 31- | I/O6R |
| I/Озь | 19 30 | I/O5R |
| 1/O4L | 20 29 | I/O4R |
| 1/O5L | 21 28 | 1/O3R |
| 1/O6L | 22 27 | I/O2R |
| 1/O7L | 23 26 | I/O1R |
| GND | 24 25 | I/OoR |



NOTE:

1. This text does not indicate orientation of the actual part-marking.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTEMAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed Vcc +0.5 for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of VTERM $\geq$ Vcc +0.5 V .

## RECOMMENDED

## DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

1. VIL (min.) $\geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed Vcc +0.5 V .

## RECOMMENDED OPERATING <br> TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | $\begin{aligned} & 7130 S A \\ & 7140 S A \end{aligned}$ |  | $\begin{aligned} & \hline 7130 \mathrm{LA} \\ & \text { 7140LA } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Max. | Max. |  |
| \|lıl| | Input Leakage Current ${ }^{(1)}$ | $\begin{aligned} & \mathrm{VCC}=5.5 \mathrm{~V}, \\ & \mathrm{~V} \mathrm{~N}=0 \mathrm{~V} \text { to } \mathrm{VCC} \end{aligned}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Illol | Output Leakage Current ${ }^{(1)}$ | $\begin{aligned} & \mathrm{VCC}=5.5 \mathrm{~V}, \\ & \overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V} \text { to } \mathrm{VCC} \end{aligned}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage (//O0-I/O7) | $\mathrm{lOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VoL | Open Drain Output Low Voltage (BUSY $\overline{\text { INT }}$ ) | $\mathrm{lOL}=16 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

NOTES:
2689 tbl 04

1. At $\mathrm{Vcc}<2.0 \mathrm{~V}$ leakages are undefined.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathfrak{f}=1.0 \mathrm{MHz}$ ) TQFP Package Only

| Symbol | Parameter(1) | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | V IN $=3 \mathrm{dV}$ | 9 | pF |
| COUT | Output Capacitance | V iN $=3 \mathrm{dV}$ | 10 | pF |

## NOTE:

1. This parameter is determined by device characterization but is not production tested.
2. $3 d v$ references the interpolated capacitance when the input and output signals switch from $O V$ to 3 V or from 3 V to OV .

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1,6)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$


NOTES:

1. ' $X$ ' in part numbers indicates power rating (SA or LA).
2. Com'l Only, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range. PLCC package only.
3. Not available in DIP packages.
4. Atf = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / \mathrm{trc}$, and using "AC TEST CONDITIONS" of input levels of GND to 3 V .
5. $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
6. $\mathrm{VcC}=5 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$ for Typ and is not production tested. $\mathrm{VcC} \mathrm{DC}=100 \mathrm{~mA}$ (Typ)
7. Port " $A$ " may be either left or right port. Port " $B$ " is opposite from port " $A$ ".

DATA RETENTION CHARACTERISTICS (LA Version Only)

| Symbol | Parameter | Test Conditions |  | $1 D T 7$ Min. | $\begin{aligned} & \text { A/IDT7 } \\ & \text { Typ. }{ }^{(1)} \end{aligned}$ | A Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | Vcc for Data Retention | $\begin{aligned} & V c c=2.0 \mathrm{~V}, \overline{\mathrm{CE}} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \mathrm{VIN} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current |  | Mil. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | Com'. | - | 100 | 1500 | $\mu \mathrm{A}$ |
| tCDR ${ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t \mathrm{R}^{(3)}$ | Operation Recovery Time |  |  | tRC ${ }^{(2)}$ | - | - | ns |

NOTES:
2689 tb 07

1. $V C C=2 V, T A=+25^{\circ} \mathrm{C}$, and is not production tested.
2. $\mathrm{tRC}=$ Read Cycle Time
3. This parameter is guaranteed but not production tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1, 2, and 3 |

2689 tbl 08


Figure 1. Output Test Load


Figure 2. Output Test Load (for thz, tLz, twz, and tow)

* including scope and jig

Figure 3. $\overline{\mathrm{BUSY}}$ and $\overline{\mathrm{NT}}$
AC Output Test Load

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(3)}$

| Symbol | Parameter | $7130 \times 20^{(2)}$ <br> Min. Max. | $\begin{gathered} \hline 7130 \times 25^{(5)} \\ 7140 \times 25^{(5)} \\ \text { Min. Max. } \end{gathered}$ | 7130 <br> 7140 <br> Min. | $\begin{gathered} \hline \text { X35 } \\ \text { X35 } \\ \text { Max. } \end{gathered}$ | $\begin{array}{\|l\|} \hline 7130 \\ 7140\rangle \\ \text { Min. } \\ \hline \end{array}$ | M55 $\times 55$ Max. |  | $\begin{gathered} \hline \mathrm{X} 100 \\ \mathrm{X} 100 \\ \text { Max. } \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | $20-$ | 25 | 35 | - | 55 | - | 100 | - | ns |
| taA | Address Access Time | - 20 | - 25 | - | 35 | - | 55 | - | 100 | ns |
| tace | Chip Enable Access Time | - 20 | 25 | - | 35 | 二 | 55 | - | 100 | ns |
| taio | Output Enable Access Time | 11 | 12 | - | 20 | - | 25 | - | 40 | ns |
| tor | Output Hold From Address Change | 3 | 3 | 3 | - | 3 | - | 10 | - | ns |
| tLZ | Output Low-Z Time ${ }^{(1,4)}$ | 0 | 0 | 0 | - | 5 | - | 5 | - | ns |
| thz | Output High-Z Time ${ }^{(1,4)}$ | 10 | - 10 | - | 15 | - | 25 | - | 40 | ns |
| tPu | Chip Enable to Power Up Time ${ }^{(4)}$ | 0 | 0 | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(4)}$ | 20 | 25 | - | 35 | - | 50 | - | 50 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from Low or High impedance voltage Output Test Load (Figure 2).
2. Com'l Only, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range. PLCC package only.
3. " $X$ " in part numbers indicates power rating (SA or LA).
4. This parameter is guaranteed by device characterization, but is not production tested.
5. Not available in DIP packages.

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1)}$


NOTES:

1. $R / W=$ VIH, $C E=$ VIL, and is $O E=$ VIL. Address is valid prior to the coincidental with $C E$ transition Low.
2. tBDD delay is required only in case where the opposite is port is completing a write operation to same the address location. For simultanious read operations BUSY has no relationship to valid output data.
3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(3)}$



NOTES:

1. Timing depends on which signal is asserted last, $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$
2. Timing depends on which signal is deaserted first, $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
3. $\mathrm{R} \overline{\mathrm{W}}=\mathrm{V}_{1} \mathrm{H}$, and the address is valid prior to other coincidental with $\overline{\mathrm{CE}}$ transition Low.
4. Start of valid data depends on which timing becomes effective last $\operatorname{AAOE}, \mathrm{tACE}, \mathrm{tAA}$, and tBDD .

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(5)}$

| Symbol | Parameter | $7130 \times 20^{(2)}$ |  | $\begin{aligned} & 7130 \times 25^{(6)} \\ & 7140 \times 25^{(6)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 35 \\ & 7140 \times 35 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 55 \\ & 7140 \times 55 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 100 \\ & 7140 \times 100 \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time ${ }^{(3)}$ | 20 | - | 25 | - | 35 | - | 55 | - | 100 | - | ns |
| tew | Chip Enable to End-of-Write | 15 | - | 20 | - | 30 | - | 40 | - | 90 | - | ns |
| taw | Address Valid to End-of-Write | 15 | - | 20 | - | 30 | - | 40 | - | 90 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width ${ }^{(4)}$ | 15 | - | 15 | - | 25 | - | 30 | - | 55 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tDw | Data Valid to End-of-Write | 10 | - | 12 | - | 15 | - | 20 | - | 40 | - | ns |
| thz | Output High-Z Time ${ }^{(1)}$ | - | 10 | - | 10 | - | 15 | - | 25 | - | 40 | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enabled to Output in High-Z ${ }^{(1)}$ | - | 10 |  | 10 | - | 15 | - | 25 | - | 40 | ns |
| tow | Output Active From End-of-Write ${ }^{(1)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from Low or High impedance voltage with Output Test Load (Figure 2). This parameter guaranteed device characterization but is not production tested.
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only, PLCC package only.
3. For MASTER/SLAVE combination, twc $=$ tBAA $+t w p$, since $R / \bar{W}=$ VIL must occur after tBAA.
4. If $\overline{O E}$ is low during a $R \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the l/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{O E}$ is High during a $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twP.
5. " X " in part numbers indicates power rating (SA or LA).
6. Not available in DIP packages.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, (R/W CONTROLLED TIMING) ${ }^{(1,5,8)}$


2689 drw 10

TIMING WAVEFORM OF WRITE CYCLE NO. 2 , ( $\overline{\text { CE }}$ CONTROLLED TIMING) $)^{(1,5)}$


2689 drw 11
NOTES:

1. $\mathrm{R} \overline{\mathrm{N}}$ or $\overline{\mathrm{CE}}$ must be High during all address transitions.
2. A write occurs during the overlap (tew or twP) of $\overline{C E}=V I L$ and $R \bar{W}=V I L$
3. twe is measured from the earlier of $\overline{C E}$ or $R \bar{W}$ going High to the end of the write cycle.
4. During this period, the $V O$ pins are in the output state and input signals must not be applied.
5. If the CE Low transition occurs simultaneously with or after the RW Low transition, the outputs remain in the High impedance state.
6. Timing depends on which enable signal ( $\overline{C E}$ or $\mathrm{R} \overline{\mathrm{M}}$ ) is asserted last.
7. This parameter is determined be device characterization, but is not production tested. Transition is measured $+/-500 \mathrm{mV}$ from steady state with the Output Test Load (Figure 2).
8. If $\overline{O E}$ is low during a $\mathrm{R} \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{O E}$ is High during a $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(7)}$| Symbol | Parameter | $\begin{aligned} & 7130 \times 20^{(1)} \\ & \text { Min. Max. } \end{aligned}$ | $\begin{array}{\|l\|} \hline 7130 \times 25^{(9)} \\ 7140 \times 25^{(9)} \\ \text { Min. Max. } \\ \hline \end{array}$ | $\begin{gathered} 7130 \times 35 \\ 7140 \times 35 \\ \text { Min. Max. } \end{gathered}$ | $\begin{array}{\|l\|} 7130 X 55 \\ 7140 \times 55 \\ \text { Min. Max. } \\ \hline \end{array}$ | $\begin{aligned} & 7130 \times 100 \\ & 7140 \times 100 \\ & \text { Min. Max. } \\ & \hline \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Busy Timing (For Master IDT7130 Only) |  |  |  |  |  |  |  |
| tBAA | BUSY Access Time from Address | 20 | 20 | 20 | - 30 | 50 | ns |
| tBDA | BUSY Disable Time from Address | 20 | 20 | 20 | - 30 | 50 | ns |
| tbac | BUSY Access Time from Chip Enable | 20 | 20 | 20 | 30 | 50 | ns |
| tbpe | BUSY Disable Time from Chip Enable | 20 | 20 | 20 | - 30 | 50 | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(2)}$ | 50 | 50 | 60 | - 80 | - 120 | ns |
| todd | Write Data Valid to Read Data Delay ${ }^{(2)}$ | 35 | 35 | 35 | 55 | - 100 | ns |
| taps | Arbitration Priority Set-up Time ${ }^{(3)}$ | 5 | 5 | 5 | 5 | 5 | ns |
| tBDD | BUSY Disable to Valid Data ${ }^{(4)}$ | 20 | - 25 | 35 | - 55 | - 100 | ns |
| Busy Timing (For Slave IDT7140 Only) |  |  |  |  |  |  |  |
| tWB | Write to $\overline{\text { BUSY }}$ Input ${ }^{(5)}$ | 0 | 0 | 0 | 0 | 0 | ns |
| tWH | Write Hold After $\overline{\text { BUSY }}^{(6)}$ | 12 - | 15 - | 20 | $20-$ | 20 | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(2)}$ | 40 | 50 | 60 | - 80 | - 120 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(2)}$ | - 30 | - 35 | - 35 | - 55 | - 100 | ns |

## NOTES:

1. Com'l Only, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range. PLCC package only.
2. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port -to-Port Read and BUSY.
3. To ensure that the earlier of the two ports wins.
4. tBDD is a calculated parameter and is the greater of 0, twDD - twP (actual) or tDDD - tow (actual).
5. To ensure that a write cycle is inhibited on port ' $B$ ' during contention on port ' $A$ '..
6. To ensure that a write cycle is completed on port ' $B$ ' after contention on port ' $A$ '.
7. " $X$ " in part numbers indicates power rating ( S or L ).
8. Not available in DIP package

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND $\overline{\text { BUSY }}{ }^{(23,4)}$


## NOTES:

1. To ensure that the earlier of the two ports wins. tBDD is ignored for slave (IDT7140).
2. $\overline{C E}_{I}=\overline{C E}_{\mathrm{A}}=\mathrm{VIL}_{\mathrm{IL}}$
3. $\overline{O E}=V \mathrm{VL}$ for the reading port.
4. All timing is the same for the left and right ports. Port ' $A$ ' may be either the left or right port. Port " $B$ " is oppsite from port " $A$ ".

TIMING WAVEFORM OF WRITE WITH $\overline{B U S Y}^{(3)}$


NOTES:

1. tBDD must be met for both BUSY Input (IDT7140, slave) or Output (IDT7130 master).
2. BUSY is asserted on port 'B' blocking RW'B', until BUSY'B' goes High.
3. All timing is the same for the left and right ports. Port ' $A$ ' may be either the left or right port. Port " B " is oppsite from port " A ".

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CETIMING ${ }^{(1)}$


2689 drw 14
TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESS MATCH TIMING ${ }^{(1)}$


2689 drw 15

## NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".
2. If tAPS is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (7130 only).

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(2)}$

| Symbol | Parameter | $7130 \times 20^{(1)}$ |  | $\begin{aligned} & 7130 \times 25^{(3)} \\ & 7140 \times 25^{(3)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 35 \\ & 7140 \times 35 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 55 \\ & 7140 \times 55 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 100 \\ & 7140 \times 100 \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Interrupt Timing |  |  |  |  |  |  |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 20 | 二 | 25 | - | 25 | - | 45 | - | 60 | ns |
| tINR | Interrupt Reset Time | - | 20 | - | 25 | - | 25 | - | 45 | - | 60 | ns |

## NOTES:

1. $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only, PLCC package only.
2. " X " in part numbers indicates power rating (SA or LA).
3. Not available in DIP packages .

## TIMING WAVEFORM OF INTERRUPT MODE

INT SET:


2689 drw 16

## INT CLEAR:



NOTES:.

1. All timing is the same for left and right ports. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".
2. See Interrupt Truth Table.
3. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} \overline{\mathcal{W}}$ ) is asserted last.
4. Timing depends on which enable signal ( $\overline{C E}$ or $R / \bar{W}$ ) is de-asserted first.

## TRUTH TABLES

TABLEI. NON-CONTENTION
READ/WRITE CONTROL ${ }^{(4)}$

| Left or Right Port ${ }^{(1)}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| R $\bar{W}$ | $\overline{\mathbf{C E}}$ | $\overline{\mathrm{OE}}$ | D0-7 |  |
| X | H | X | Z | Port Disabled and in PowerDown Mode, ISB2 or ISB4 |
| X | H | X | Z | $\overline{\mathrm{CE}} \mathrm{R}=\overline{\mathrm{CE}} \mathrm{L}=\mathrm{V}_{\mathrm{H}}$, Power-Down Mode, ISB1 or ISB3 |
| L | L | X | DATAIN | Data on Port Written Into Memory ${ }^{(2)}$ |
| H | L | L | DATAOUT | Data in Memory Output on Port ${ }^{(3)}$ |
| H | L | H | Z | High Impedance Outputs |

NOTES:
2689 tbl 13

1. AOL - A10L $\neq A 0 R-A 10 R$.
2. If $\overline{B U S Y}=L$, data is not written.
3. If $\overline{B U S Y}=L$, data may not be valid, see twDD and tDDD timing.
4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

TABLE II. INTERRUPT FLAG ${ }^{(1,4)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R $\overline{W_{L}}$ | $\overline{\text { CEI }}$ | $\overline{\mathrm{OE}} \mathrm{L}$ | AgL - A0L | $\overline{\mathrm{NT}} \mathrm{L}$ | $\mathrm{R} \overline{\mathrm{W}} \mathrm{R}$ | $\overline{\text { CER }}$ | $\overline{\mathrm{OE}}$ R | A9L - A0R | $\overline{\text { INTR }}$ |  |
| L | L | X | 3FF | X | X | X | X | X | $\mathrm{L}^{(2)}$ | Set Right $\overline{\text { INTR }}$ Flag |
| X | X | X | X | X | X | L | L | 3FF | $H^{(3)}$ | Reset Right INTR Flag |
| X | X | X | X | $L^{(3)}$ | L | L | X | 3FE | X | Set Left INTL Flag |
| X | L | L | 3FE | $H^{(2)}$ | X | X | X | X | X | Reset Left INTL Flag |

NOTES:

1. Assumes $\overline{B U S Y L}=\overline{B U S Y} R=V I H$
2. If $\overline{B U S Y} \bar{C}=V I L$, then No Change.
3. If $\overline{B U S Y} R=V I L$, then No Change.
4. 'H' = HIGH,' L' = LOW,' X ' = DON'T CARE

TABLE II - ADDRESS BUSY ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$. | $\overline{\text { CER }}$ | AoL-A9L Aor-Agr | $\overline{\text { BUSYL }}{ }^{(1)}$ | $\overline{B U S Y}^{\text {r }}{ }^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES: 2689 to 15

1. Pins $\overline{B U S Y}^{2}$ and $\overline{B U S Y}_{R}$ are both outputs for IDT7130 (master). Both are inputs for IDT7140 (slave). $\overline{\text { BUSY }}$ outputs on the IDT7130 are open drain, not push-pull outputs. On slaves the BUSYX input internally inhibits writes.
2. ' L ' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. ' H ' if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either $\overline{B U S Y}$ or $\overline{B U S Y R}=$ Low will result. $\overline{B U S Y L}$ and $\overline{B U S Y}$ outputs can not be low simultaneously.
3. Writes to the left port are internally ignored when $\overline{B U S Y}$ outputs are driving Low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving Low regardless of actual logic level on the pin.

## FUNCTIONAL DESCRIPTION

The IDT7130/IDT7140 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7130/ IDT7140 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{C E}=V_{(H)}$ ). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\mathrm{INTL}}$ ) is asserted when the right port writes to memory location 3FE (HEX), where a write is defined as the $\overline{\mathrm{CE}}=\mathrm{R} \overline{\mathrm{W}}=\mathrm{V}$ IL per the Truth Table. The left port clears the interrupt by access address location FFE access when $\overline{\mathrm{CE}} \mathrm{R}=\overline{\mathrm{OER}}=\mathrm{V} \mathrm{IL}, \mathrm{R} \overline{\mathrm{W}}$ is a "don't care". Likewise, the right port interrupt flag ( $\overline{\mathrm{NTR}}$ ) is asserted when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag ( (INTR), the right port must access the memory location 3 FF . The message ( 8 bits) at 3 FE or 3 FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FE and 3FF are not used as mail boxes, but as part of the random access memory. Refer to Table 1 for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The Busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.
The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. In slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{B U S Y}$ pins High. If desired, unintended write operations can be prevented to a port by tying the Busy pin for that port Low.

The Busy outputs on the IDT7130 RAM (Master) are open drain type outputs and require open drain resistors to operate. If these RAMs are being expanded in depth, then the Busy indication for the resulting array does not require the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7130/IDT7140 RAMs the Busy pin is an output if the part is Master (IDT7031), and the Busy pin is an input if the part is a Slave (IDT7140) as shown in Figure 3.


Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7030 (Master) and IDT7140 (Slave)RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.
The Busy arbitration, on a Master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the $\mathrm{R} / \overline{\mathrm{W}}$ signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## ORDERING INFORMATION

 CMOS DUAL-PORT RAM 16 K (2K x 8-BIT)

## IDT7132SA/LA IDT7142SA/LA

## FEATURES:

- High-speed access
— Military: 25/35/55/100ns (max.)
- Commercial: 25/35/55/100ns (max.)
- Commercial: 20ns only in PLCC for 7132
- Low-power operation
- IDT7132/42SA

Active: 550mW (typ.)
Standby: 5mW (typ.)

- IDT7132/42LA

Active: 550 mW (typ.)
Standby: 1mW (typ.)

- Fully asynchronous operation from either port
- MASTER IDT7132 easily expands data bus width to 16-ormore bits using SLAVE IDT7142
- On-chip port arbitration logic (IDT7132 only)
- BUSY output flag on IDT7132; $\bar{B} U S Y$ input on IDT7142
- Battery backup operation -2V data retention
- TTL-compatible, single $5 \mathrm{~V} \pm 10 \%$ power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD, Class B
- Standard Military Drawing \# 5962-87002
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to miliary electrical specifications


## DESCRIPTION:

The IDT7132/IDT7142 are high-speed 2K x 8 Dual-Port Static RAMs. The IDT7132 is designed to be used as a standalone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7142 "SLAVE" Dual-Port in 16-bit-ormore word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{C E}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 550 mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7132/7142 devices are packaged in a 48-pin sidebraze or plastic DIPs, 48-pin LCCs, 52-pin PLCCs, and 48 -lead flatpacks. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM

NOTES:

1. IDT7132 (MASTER): $\overline{B U S Y}$ is open drain output and requires pullup resistor. IDT7142 (SLAVE): $\overline{B U S Y}$ is input.
2. Open drain output: requires pullup resistor.


The IDT logo is a registered trademark of Integrated Device Technology, Inc.
2692 drw 01

## PIN CONFIGUARATIONS



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions abovo those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$ for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of VTERM $\geq \mathrm{Vcc}$ +0.5 V .

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |



NOTE:

1. This text does not indicate orientation of the actual part-marking.


## RECOMMENDED

DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2692 tbl 03

1. $\mathrm{VIL}(\min )=.-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1,6)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Conditions | Version | $\mid 7132 \times 20^{(2)}$ <br> Typ. Max. | $\begin{aligned} & 7132 X \\ & 7142 X \\ & \text { Typ. } \end{aligned}$ | $\begin{gathered} \mathrm{X} 25^{(3)} \\ \mathrm{X} 25^{(3)} \\ \operatorname{Max} . \end{gathered}$ |  | $\begin{array}{r} 2 \text { X35 } \\ 2 \text { X35 } \\ \text { Max. } \end{array}$ | $\begin{aligned} & 7132 \times 55 \\ & 7142 \times 55 \end{aligned}$ Typ. Max. | $\begin{array}{\|l} 7132 \\ 7142 \\ \text { Typ. } \end{array}$ | $\begin{aligned} & 2 \times 100 \\ & 2 \times 100 \\ & \text { Max. } \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current (Both Ports Active) | $\overline{C E} L$ and $\overline{C E} R=V I L$, Outputs open, $\mathrm{f}=\mathrm{fmAX}{ }^{(4)}$ | $\begin{array}{ll} \text { MIL. } & \text { SA } \\ & \text { LA } \\ \hline \end{array}$ |  |  | $\begin{aligned} & 280 \\ & 220 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 230 \\ & 170 \\ & \hline \end{aligned}$ | $\begin{array}{ll} 65 & 190 \\ 65 & 140 \\ \hline \end{array}$ |  | $\begin{array}{r} 190 \\ 140 \\ \hline \end{array}$ | mA |
|  |  |  | COM'L. SA <br> LA | $\begin{array}{ll} \hline 110 & 250 \\ 110 & 200 \end{array}$ |  | $\begin{aligned} & 220 \\ & 170 \end{aligned}$ | 80 80 | $\begin{aligned} & 165 \\ & 120 \end{aligned}$ | 65 155 <br> 65 110 |  | $\begin{aligned} & 155 \\ & 110 \end{aligned}$ |  |
| ISB1 | Standby Current <br> (Both Ports - TTL <br> Level Inputs) | $\begin{aligned} & \overline{C E}_{L} \text { and } \overline{C E}_{R}=-V_{I H}, \\ & \mathrm{f}=\mathrm{fMAX}{ }^{(4)} \end{aligned}$ | MIL. SA <br>  LA | - - | 30 30 | 80 60 | 25 25 | 80 60 | 20 65 <br> 20 45 | 20 20 | 65 45 | mA |
|  |  |  | COM'L. SA | $\begin{array}{ll}30 & 65 \\ 30 & 45\end{array}$ | 30 30 | 65 | 25 | 65 | $\begin{array}{ll}20 & 65 \\ 20 & 35\end{array}$ | 20 | 55 35 |  |
| ISB2 | Standby Current <br> (One Port - TTL Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}^{\cdot} A^{*}=\mathrm{VIL} \text { and }} \\ & \overline{\mathrm{CE}} \mathrm{~B}^{*}=\mathrm{V}_{1 \mathrm{H}^{(7)}} \end{aligned}$ <br> Active Port Outputs Open, $f=f$ max $^{(4)}$ | $\begin{array}{\|ll} \text { MIL. } & \text { SA } \\ & \text { LA } \\ \hline \end{array}$ | - |  | $\begin{aligned} & 160 \\ & 125 \\ & \hline \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 150 \\ & 115 \\ & \hline \end{aligned}$ | $\begin{array}{cc} 40 & 125 \\ 40 & 90 \\ \hline \end{array}$ |  | $\begin{aligned} & 125 \\ & 90 \\ & \hline \end{aligned}$ | mA |
|  |  |  | COM'L. SA | 65 165 <br> 65 125 |  | $\begin{aligned} & 150 \\ & 115 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 125 \\ & 90 \end{aligned}$ | 40 110 <br> 40 75 |  | $\begin{gathered} 110 \\ 75 \end{gathered}$ |  |
| Isb3 | Full Standby Current (Both Ports - All CMOS Level Inputs | $\begin{aligned} & \overline{C E} L \text { and } \\ & \overline{C E R} \geq V c c-0.2 V \text {, } \\ & V I N \geq V C C-0.2 V \text { or } \\ & V I N \leq 0.2 V, f=0^{(5)} \end{aligned}$ | $\begin{array}{ll} \text { MIL. } & \text { SA } \\ & \text { LA } \\ \hline \end{array}$ |  |  | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{array}{ll} 1.0 & 30 \\ 0.2 & 10 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 1.0 \\ 0.2 \\ \hline \end{array}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | mA |
|  |  |  | COM'L. SA LA | $\begin{array}{lc} 1.0 & 15 \\ 0.2 & 5 \end{array}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | $\begin{array}{ll} \hline 1.0 & 15 \\ 0.2 & 4 \end{array}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ |  |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}}^{*} \mathrm{~A}^{*} \leq 0.2 \mathrm{~V} \text { and } \\ & \overline{\mathrm{CE}} \mathrm{~B}^{*} \geq \mathrm{Vcc}-0.2 \mathrm{~V}^{(7)} \\ & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \leq 0.2 \mathrm{~V}, \\ & \text { Active Port Outputs } \\ & \text { Open, } \mathrm{f}=\mathrm{fMAx}^{(4)} \end{aligned}$ | $\begin{array}{\|ll\|} \hline \text { MIL. } & \text { SA } \\ & \text { LA } \\ \hline \end{array}$ | - - | 60 | $\begin{aligned} & 155 \\ & 115 \\ & \hline \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \\ & \hline \end{aligned}$ | $\begin{aligned} & 145 \\ & 105 \\ & \hline \end{aligned}$ | $\begin{array}{ll} 40 & 110 \\ 40 & 85 \\ \hline \end{array}$ | $\begin{aligned} & 40 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{gathered} 110 \\ 80 \\ \hline \end{gathered}$ | mA |
|  |  |  | COM'L. SA <br> LA | 60 155 <br> 60 115 |  | $\begin{aligned} & 145 \\ & 105 \end{aligned}$ |  | $\begin{gathered} 110 \\ 85 \end{gathered}$ | 40 100 <br> 40 70 |  | $\begin{aligned} & 95 \\ & 70 \end{aligned}$ |  |

NOTES:

1. ' $X$ ' in part numbers indicates power rating (SA or LA).
2. Com'l Only, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range. PLCC package only.
3. Not available in DIP packages..
4. At $\mathrm{f}=\mathrm{fmax}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / \mathrm{trc}$, and using "AC TEST CONDITIONS" of input levels of GND to 3 V .
5. $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
6. $V c c=5 \mathrm{~V}, \mathrm{~T}_{A}=+25^{\circ} \mathrm{C}$ for Typ and is not production tested. $V c c D C=100 \mathrm{~mA}$ (Typ)
7. Port "A" may be either left or right port. Port " $B$ " is opposite from port " $A$ ".

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V $\pm 10 \%$ )

| Symbol | Parameter | Test Conditions | $\begin{aligned} & \text { 7132SA } \\ & \text { 7142SA } \end{aligned}$ |  | $\begin{aligned} & \text { 7132LA } \\ & \text { 7142LA } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Max. | Max. |  |
| \|ILII | Input Leakage Current ${ }^{(1)}$ | $\begin{aligned} & \mathrm{Vcc}=5.5 \mathrm{~V}, \\ & \mathrm{VIN}=0 \mathrm{~V} \text { to } \mathrm{Vcc} \end{aligned}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| IILOI | Output Leakage Current ${ }^{(1)}$ | $\begin{aligned} & \mathrm{VCC}=5.5 \mathrm{~V}, \\ & \overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{Vout}=0 \mathrm{~V} \text { to } \mathrm{Vcc} \end{aligned}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| VoL | Output Low Voltage (//O0-1/O7) | $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VoL | Open Drain Output Low Voltage (BUSY $\overline{\text { INT }}$ ) | $1 \mathrm{OL}=16 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| VOH | Output High Voltage | $1 \mathrm{OH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

NOTES:
2689 tbl 05

1. At $V c c<2.0 \mathrm{~V}$ leakages are undefined.

## DATA RETENTION CHARACTERISTICS (LA Version Only)

| Symbol | Parameter | Test Conditions |  | IDT7 Min. | $\begin{aligned} & \text { A/IDT } \\ & \text { Typ. } \end{aligned}$ | A | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VdR | Vcc for Data Retention | $\begin{aligned} & V c c=2.0 \mathrm{~V}, \overline{\mathrm{CE}} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \operatorname{VIN} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current |  | Mil. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | Com'l. | - | 100 | 1500 | $\mu \mathrm{A}$ |
| tCDR ${ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $\mathrm{tR}^{(3)}$ | Operation Recovery Time |  |  | tRc ${ }^{(2)}$ | - | - | ns |

NOTES:

1. $\mathrm{VCC}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and is not production tested.
2. $\mathrm{tRC}=$ Read Cycle Time
3. This parameter is guaranteed but not production tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND TO 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1, 2, \& 3 |



Figure 1. Output Test


Figure 3. $\overline{B u s y}$ AC Output TestLoad
(IDT7132 only)

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(3)}$

| Symbol | Parameter | $7132 \times 20^{(2)}$ <br> Min. Max. | $\begin{array}{\|r\|} \hline 7132 \times 25^{(5)} \\ 7142 \times 25^{(5)} \\ \text { Min. Max. } \end{array}$ | $\begin{aligned} & 7132 \times 35 \\ & 7142 \times 35 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 55 \\ & 7142 \times 55 \end{aligned}$ |  | $\begin{aligned} & \hline 7132 \times 100 \\ & 7142 \times 100 \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | $20-$ | 25 | 35 | - | 55 | - | 100 | - | ns |
| tAA | Address Access Time | - 20 | - 25 | - | 35 | - | 55 | - | 100 | ns |
| tace | Chip Enable Access Time | - 20 | 25 | - | 35 | - | 55 | - | 100 | ns |
| taoe | Output Enable Access Time | 11 | 12 | - | 20 | - | 25 | - | 40 | ns |
| toh | Output Hold From Address Change | 3 | 3 | 3 | - | 3 | - | 10 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,4)}$ | 0 | 0 | 0 | - | 5 | - | 5 | 二 | ns |
| thz | Output High-Z Time ${ }^{(1,4)}$ | 10 | 10 | - | 15 | - | 25 | - | 40 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(4)}$ | 0 - | 0 - | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(4)}$ | - 20 | - 25 | - | 35 | - | 50 | - | 50 | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from Low or High impedance voltage Output Test Load (Figure 2).
2. Com'l Only, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range. PLCC package only.
3. " $X$ " in part numbers indicates power rating ( $S A$ or $L A$ ).
4. This parameter is guaranteed by device characterization, but is not production tested.
5. Not available in DIP packages.

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1)}$


NOTES:

1. $R \bar{W}=V_{I H}, \overline{C E}=$ VIL, and is $\overline{O E}=$ VIL. Address is valid prior to the coincidental with $\overline{C E}$ transition Low.
2. $t B D D$ delay is required only in case where the opposite is port is completing a write operation to same the address location. For simultanious read operations $\overline{B U S Y}$ has no relationship to valid output data.
3. Start of valid data depends on which timing becomes effective last $t A O E, t A C E, t A A$, and tBDD.

TIMING WAVEFORM OF READ CYCLE NO．2，EITHER SIDE 3）


1．Timing depends on which signal is asserted last，$\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ ．
2．Timing depends on which signal is deaserted first，$\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ ．
3． $\mathrm{R} \overline{\mathrm{W}}=\mathrm{VIH}_{\mathrm{V}}$ ，and the address is valid prior to other coincidental with $\overline{C E}$ transition Low．
4．Start of valid data depends on which timing becomes effective last $t A O E, t A C E, t A A$, and $t B D D$ ．

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(5)}$| Symbol | Parameter | $7132 \times 20^{(2)}$ |  | $\begin{aligned} & 7132 \times 25^{(6)} \\ & 7142 \times 25^{(6)} \end{aligned}$ |  | $\begin{aligned} & \hline 7132 \times 35 \\ & 7142 \times 35 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 55 \\ & 7142 \times 55 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 100 \\ & 7142 \times 100 \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min． | Max． |  |  | Min． | Max． | Min． | Max． | Min． | Max． |  |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time ${ }^{(3)}$ | 20 | － | 25 | － | 35 | － | 55 | － | 100 | － | ns |
| tew | Chip Enable to End of Write | 15 | － | 20 | － | 30 | － | 40 | － | 90 | － | ns |
| taw | Address Valid to End of Write | 15 | － | 20 | － | 30 | － | 40 | － | 90 | － | ns |
| tAS | Address Set－up Time | 0 | － | 0 | － | 0 | － | 0 | － | 0 | － | ns |
| twp | Write Pulse Width ${ }^{(4)}$ | 15 | － | 15 | － | 25 | － | 30 | － | 55 | － | ns |
| twR | Write Recovery Time | 0 | － | 0 | － | 0 | － | 0 | － | 0 | － | ns |
| tow | Data Valid to End of Write | 10 | － | 12 | － | 15 | － | 20 | － | 40 | － | ns |
| thz | Output High Z Time ${ }^{\text {（1）}}$ | － | 10 | － | 10 | － | 15 | － | 25 | － | 40 | ns |
| tDH | Data Hold Time | 0 | － | 0 | － | 0 | － | 0 | － | 0 | － | ns |
| twz | Write Enabled to Output in High ${ }^{(1)}$ | 二 | 10 | － | 10 | － | 15 | － | 30 | － | 40 | ns |
| tow | Output Active From End of Write ${ }^{(1)}$ | 0 | － | 0 | － | 0 | － | 0 | 二 | 0 | 二 | ns |

## NOTES：

1．Transition is measured $\pm 500 \mathrm{mV}$ from Low or High impedance voltage with Output Test Load（Figure 2）．This parameter guaranteed device characterization but is not production tested．
2． $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only，PLCC package only．
3．For Master／Slave combination，twc $=$ tBAA $+t w P$ ，since $R \bar{W}=$ VIL must occur after tBAA．
4．If $\overline{O E}$ is low during a $\mathrm{R} / \overline{\mathrm{W}}$ controlled write cycle，the write pulse width must be the larger of twp or（twz＋tow）to allow the l／O drivers to turn off data to be placed on the bus for the required tow．If $\overline{O E}$ is High during a $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle，this requirement does not apply and the write pulse can be as short as the specified twp．
5．＂ X ＂in part numbers indicates power rating（ SA or $L A$ ）．
6．Not available in DIP packages．
CAPACITANCE（ $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ ）

| Symbol | Parameter（1） | Conditions | Max． | Unit |
| :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | Vin $=0 \mathrm{~V}$ | 11 | pF |
| CouT | Output Capacitance | VIN $=0 \mathrm{~V}$ | 11 | pF |

NOTE：
2692 tbl 10
1．This parameter is sampled and not $100 \%$ tested．

TIMING WAVEFORM OF WRITE CYCLE NO. $1,(\mathrm{R} / \bar{W} \text { CONTROLLED TIMING) })^{(1,5,8))}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{\text { CE }}$ CONTROLLED TIMING) ${ }^{(1,5)}$


2692 drw 11
NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ must be High during all address transitions.
2. A write occurs during the overlap ( $t \in w$ or $t w P$ ) of $\overline{C E}=V I L$ and $R / \bar{W}=V I L$.
3. twa is measured from the earlier of $\overline{C E}$ or $\mathrm{R} \overline{\mathrm{W}}$ going High to the end of the write cycle.
4. During this period, the $I / O$ pins are in the output state and input signals must not be applied.
5. If the CE Low transition occurs simultaneously with or after the RWW Low transition, the outputs remain in the High impedance state.
6. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} \overline{\mathrm{M}}$ ) is asserted last.
7. This parameter is determined be device characterization, but is not production tested. Transition is measured $+/-500 \mathrm{mV}$ from steady state with the Output Test Load (Figure 2).
8. If $\overline{O E}$ is low during a $\mathrm{R} / \overline{\mathrm{W}}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the l/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{O E}$ is High during a $\mathrm{R} \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(7)}$| Symbol | Parameter | $\begin{aligned} & 7132 \times 20^{(1)} \\ & \text { Min. Max. } \end{aligned}$ | $\begin{array}{\|l\|} \hline 7132 \times 25^{(9)} \\ 7142 \times 25^{(9)} \\ \text { Min. Max. } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline 7132 \times 35 \\ \text { 7142X35 } \\ \text { Min. Max. } \\ \hline \end{array}$ | $\begin{aligned} & 7132 \times 55 \\ & 7142 \times 55 \\ & \text { Min. Max. } \end{aligned}$ | $\begin{array}{\|l} \hline 7132 \times 100 \\ 7142 \times 100 \\ \text { Min. Max. } \\ \hline \end{array}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Busy Timing (For Master IDT7130 Only) |  |  |  |  |  |  |  |
| tBAA | BUSY Access Time from Address | - 20 | - 20 | - 20 | - 30 | 50 | ns |
| tBDA | BUSY Disable Time from Address | - 20 | - 20 | - 20 | - 30 | - 50 | ns |
| tBAC | BUSY Access Time from Chip Enable | - 20 | 20 | 20 | - 30 | 50 | ns |
| tBDC | BUSY Disable Time from Chio Enable | - 20 | - 20 | 20 | - 30 | 50 | ns |
| twDD | Write Pulse to Data Delay ${ }^{(2)}$ | - 50 | - 50 | - 60 | $\begin{array}{r} \\ -\quad 80 \\ \hline\end{array}$ | - 120 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(2)}$ | - 35 | - 35 | 35 | - 55 | - 100 | ns |
| taps | Arbitration Priority Set-up Time ${ }^{(3)}$ | 5 | 5 | 5 | 5 | 5 | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(4)}$ | - 20 | - 25 | - 35 | - 55 | - 100 | ns |
| Busy Timing (For Slave IDT7140 Only) |  |  |  |  |  |  |  |
| twB | Write to $\overline{\mathrm{BUSY}}$ Input ${ }^{(5)}$ | 0 | 0 | 0 | 0 | 0 | ns |
| tWH | Write Hold After $\overline{\text { BUSY }}^{(6)}$ | $12-$ | $15-$ | $20-$ | 20- | $20-$ | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(2)}$ | - 40 | - 50 | - 60 | - 80 | - 120 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(2)}$ | - 30 | - 35 | - 35 | - 55 | - 100 | ns |

## NOTES:

1.Com'I Only, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range. PLCC package only.
2. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port -to-Port Read and BUSY.
3. To ensure that the earlier of the two ports wins.
4. tBDD is a calculated parameter and is the greater of 0 , twDD - twP (actual) or toDD - tDw (actual).
5. To ensure that a write cycle is inhibited on port ' $B$ ' during contention on port ' $A$ '.
6. To ensure that a write cycle is completed on port ' $B$ ' after contention on port ' A '.
7. " X " in part numbers indicates power rating ( S or L ).
8. Not available in DIP package

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND $\overline{B U S Y}^{(1,2,3,6)}$


## NOTES:

1. To ensure that the earlier of the two ports wins. tAPS is ignored for Slave (IDT7142).
2. $\overline{C E I}=\overline{C E}_{R}=V / L$
3. $\overline{O E}=$ VIL for the reading port.
4. All timing is the same for the left and right ports. Port ' $A$ ' may be either the left or right port. Port "B" is opposite from port "A".

## TIMING WAVEFORM OF WRITE WITH $\overline{B U S Y}{ }^{(3)}$



NOTES:

1. tBDD must be met for both BUSY Input (IDT7140, slave) or Output (IDT7130 master).
2. BUSY is asserted on port ' $B$ ' blocking RW'B', until BUSY'B' goes High.
3. All timing is the same for the left and right ports. Port ' $A$ ' may be either the left or right port. Port " B " is oppsite from port " A ".

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E}$ TIMING ${ }^{(1)}$


2692 drw 13
TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESS MATCH TIMING ${ }^{(1)}$


2692 drw 15

## NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".
2. If tAPS is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted ( 7032 only).

## TRUTH TABLES

TABLE I. NON-CONTENTION
READ/WRITE CONTROL ${ }^{(4)}$

| Left or Right Port ${ }^{(1)}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| R/ $\bar{W}$ | $\overline{C E}$ | $\overline{\mathrm{OE}}$ | D0-7 |  |
| X | H | X | Z | Port Disabled and in PowerDown Mode, ISB2 or ISB4 |
| X | H | X | Z | $\overline{\mathrm{CE}} \mathrm{R}=\overline{\mathrm{CE}} \mathrm{L}=\mathrm{V}_{\mathrm{IH}}$, Power-Down Mode, ISB1 or ISB3 |
| L | L | X | DATAIN | Data on Port Written Into Memory ${ }^{(2)}$ |
| H | L | L | DATAOUT | Data in Memory Output on Port ${ }^{(3)}$ |
| H | L | H | Z | High Impedance Outputs |

## NOTES:

1. $A 0 L-A 10 L \neq A 0 R-A 10 R$.
2. If $\overline{B U S Y}=L$, data is not written.
3. If $\overline{B U S Y}=L$, data may not be valid, see twDD and todo timing.
4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

## TABLE II. INTERRUPT FLAG ${ }^{(1,4)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R $/ \bar{W} \mathrm{~L}$ | $\overline{\mathrm{CE}}$. | $\overline{\mathrm{OEL}}$ | A10L-A0L | INTL | R/ $\bar{W} \mathrm{~F}$ | $\overline{\text { CER }}$ | $\overline{\mathrm{OE}} \mathrm{R}$ | A10L- A0R | INTR |  |
| L | L | X | 7FF | X | X | X | X | X | $\mathrm{L}^{(2)}$ | Set Right INTR Flag |
| X | X | X | X | X | X | L | L | 7FF | $\mathrm{H}^{(3)}$ | Reset Right INTR Flag |
| X | X | X | X | $L^{(3)}$ | L | L | X | 7FE | X | Set Left INTL Flag |
| X | L | L | 7FE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left $\overline{\text { INTL F Flag }}$ |

NOTES:

1. Assumes $\overline{B U S Y L}=\overline{B U S Y} R=V I H$
2. If $\overline{B U S Y} L=V I L$, then No Change.
3. If $\overline{B U S Y}=$ VIL, then No Change.
4. 'H' = HIGH,' L' = LOW,' X ' = DON'T CARE

## TABLE III - ADDRESS BUSY ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{\mathrm{CE}} \mathrm{R}$ | A0L-A10L A0R-A10R | $\overline{\mathrm{BUSY}}{ }^{(1)}$ | $\overline{\text { BUSYR }}^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES:
2654 tol 13

1. Pins $\overline{B U S Y}$ and $\overline{B U S Y} R$ are both outputs for IDT7130 (master). Both are inputs for IDT7140 (slave). $\overline{\text { BUSY }}$ outputs on the IDT7130 are open drain, not push-pull outputs. On slaves the BUSYX input internally inhibits writes.
2. ' L ' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. ' H ' if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either $\overline{B U S Y} \bar{L}$ or $\overline{B U S Y}=$ Low will result. $\overline{B U S Y} \bar{L}$ and $\overline{B U S Y}$ outputs can not be low simultaneously.
3. Writes to the left port are internally ignored when $\overline{B U S Y}$ outputs are driving Low regardless of actual logic level on the pin. Writes to the right port are internally ignored when $\overline{B U S Y}_{R}$ outputs are driving Low regardless of actual logic level on the pin.

## FUNCTIONAL DESCRIPTION

The IDT7132/IDT7142 provides two ports with separate control, address and $1 / O$ pins that permit independent access for reads or writes to any location in memory. The IDT7132/ IDT7142 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}}=\mathrm{VIL})$. When a port is enabled, access to the entire memory array is permitted.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.
The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $M / \bar{S}$ pin. Once in slave mode the $\overline{B U S Y}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.
The busy outputs on the IDT7132/IDT7142 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7130/IDT7140 RAM the busy pin is an output if the part is used as a master $(\mathrm{M} / \mathrm{S}$ pin $=\mathrm{H})$, and the busy pin is an input if the part used as a slave ( $\mathrm{M} / \overline{\mathrm{S}}$ pin $=L$ ) as shown in Figure 3.


Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7032 (Master) and (Slave) IDT7142 RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.
The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the $\mathrm{R} \overline{\mathrm{W}}$ signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.


| Integrated Device Technology, Inc. |
| :---: | :--- | :--- | | CMOS DUAL-PORT RAM |
| :--- | :--- |
| 16K (2K x 8-BIT) |
| WITH INTERRUPTS |

## FEATURES:

- High-speed access
-Commercial: 20/25/35/45/55ns (max.)
- Low-power operation
-IDT71321/IDT71421SA
Active: 550 mW (typ.)
Standby: 5 mW (typ.)
-IDT71321/421LA
Active: 550 mW (typ.)
Standby: 1 mW (typ.)
- Two INT flags for port-to-port communications
- MASTER IDT71321 easily expands data bus width to 16 -or-more-bits using SLAVE IDT71421
- On-chip port arbitration logic (IDT71321 only)
- $\overline{\text { BUSY }}$ output flag on IDT71321; BUSY input on IDT71421
- Fully asynchronous operation from either port
- Battery backup operation -2V data retention (LA Only)
- TTL-compatible, single $5 \mathrm{~V} \pm 10 \%$ power supply
- Available in popular hermetic and plastic packages


## DESCRIPTION:

The IDT71321/IDT71421 are high-speed 2K $\times 8$ DualPort Static RAMs with internal interrupt logic for interprocessor communications. The IDT71321 is designed to be used as a stand-alone 8 -bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT71421 "SLAVE" DualPort in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-morebit memory system applications results in full speed, errorfree operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 550 mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT71321/IDT71421 devices are packaged in 52-pin PLCCs and 64-pin TQFPs.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



NOTES:

1. This text does not indicate orientation of the actual part-marking.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed Vcc +0.5 for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of VTERM $\geq \mathrm{Vcc}$ +0.5 V .


## RECOMMENDED OPERATING

 TEMPERATURE AND SUPPLY VOLTAGE| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

2691 tbl 02

## RECOMMENDED

DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{VIL}($ min. $)=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

2691 ttl 03
2. VTERM must not exceed Vcc +0.5 V .

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1,6)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Conditions | Version | $\begin{aligned} & 71321 \times 20^{(2)} \\ & \text { Typ. Max. } \end{aligned}$ | $\left\{\begin{array}{l} 1321 \\ 1421 \\ \text { Typ. } \end{array}\right.$ | $\begin{aligned} & 1 \times 25^{(3)} \\ & 1 \times 25^{(3)} \\ & \text { Max. } \end{aligned}$ |  | $\begin{aligned} & 21 \text { X35 } \\ & \text { 21X35 } \\ & \text { Max. } \end{aligned}$ | $\begin{aligned} & 71321 X 55 \\ & 71421 X 55 \\ & \text { Typ. Max. } \end{aligned}$ | $\left\lvert\, \begin{aligned} & 71321 \times 100 \\ & 71421 X 100 \\ & \text { Typ. Max. } \end{aligned}\right.$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Dynamic Operating Current (Both Ports Active) | $\overline{\mathrm{CE}} \mathrm{~L} \text { and } \overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{V}_{\mathrm{IL}},$ <br> Outputs open, $f=f_{\text {max }}{ }^{(4)}$ | $\begin{array}{\|ll\|} \hline \text { MIL. } & \text { SA } \\ & \text { LA } \\ \hline \end{array}$ | - - |  | $\begin{aligned} & 280 \\ & 220 \\ & \hline \end{aligned}$ | 80 | $\begin{aligned} & 230 \\ & 170 \\ & \hline \end{aligned}$ | $\begin{array}{ll} 65 & 190 \\ 65 & 140 \\ \hline \end{array}$ | $\begin{array}{ll} 65 & 190 \\ 65 & 140 \\ \hline \end{array}$ | mA |
|  |  |  | $\begin{array}{\|r\|} \hline \text { COM'L. SA } \\ \text { LA } \end{array}$ | $\begin{array}{ll} \hline 110 & 250 \\ 110 & 200 \end{array}$ |  | $\begin{aligned} & 220 \\ & 170 \end{aligned}$ | 80 | $\begin{aligned} & 165 \\ & 120 \end{aligned}$ | 65 155 <br> 65 110 | 65 155 <br> 65 110 |  |
| ISB1 | Standby Current (Both Ports - TTL Level Inputs) | $\begin{aligned} & \overline{C E} L \text { and } \overline{C E} R=V I H, \\ & f=f \mathrm{MAX}^{(4)} \end{aligned}$ | MIL.SA  <br>  LA | - - | 30 30 | 80 60 | 25 | 80 <br> 60 | 20 65 <br> 20 45 | 20 65 <br> 20 45 | mA |
|  |  |  | $\begin{array}{\|r\|} \hline \text { COM'L. SA } \\ \text { LA } \end{array}$ | $\begin{array}{ll} 30 & 65 \\ 30 & 45 \end{array}$ | 30 30 | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | 25 | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | $\begin{array}{ll} 20 & 65 \\ 20 & 35 \end{array}$ | $\begin{array}{ll} 20 & 55 \\ 20 & 35 \end{array}$ |  |
| ISB2 | Standby Current <br> (One Port - TTL <br> Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}} \cdot A^{*}=\mathrm{VIL}_{\mathrm{IL}} \text { and } \\ & \mathrm{CE}^{(\mathrm{B}}=\mathrm{V}_{\mathrm{IH}}{ }^{(7)} \\ & \text { Active Port Outputs } \\ & \text { Open, } \mathrm{f}=\mathrm{fmax}^{(4)} \end{aligned}$ | $\begin{array}{\|ll\|} \hline \text { MIL. } & \text { SA } \\ & \text { LA } \\ \hline \end{array}$ | - - |  | $\begin{aligned} & 160 \\ & 125 \\ & \hline \end{aligned}$ | 50 50 | $\begin{array}{r} 150 \\ 115 \\ \hline \end{array}$ | 40 125 <br> 40 90 | $\begin{array}{rr} 40 & 125 \\ 40 & 90 \\ \hline \end{array}$ | mA |
|  |  |  | $\begin{array}{r} \text { COM'L. SA } \\ \text { LA } \end{array}$ | 65 165 <br> 65 125 | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & 150 \\ & 115 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{gathered} 125 \\ 90 \end{gathered}$ | 40 110 <br> 40 75 | 40 110 <br> 40 75 |  |
| IsB3 | Full Standby Current (Both Ports - All CMOS Level Inputs | $\begin{aligned} & \overline{\mathrm{CE}} \mathrm{E}_{\mathrm{L}} \text { and } \\ & \overline{C E}_{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}, \\ & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(5)} \end{aligned}$ | MIL.SA  <br>  LA | - - |  | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{array}{ll} 1.0 & 30 \\ 0.2 & 10 \\ \hline \end{array}$ | $\begin{array}{ll} 1.0 & 30 \\ 0.2 & 10 \\ \hline \end{array}$ | mA |
|  |  |  | COM'L. SA <br> LA | 1.0 15 <br> 0.2 5 | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | $\begin{array}{cc} 1.0 & 15 \\ 0.2 & 4 \end{array}$ | $\begin{array}{cc} 1.0 & 15 \\ 0.2 & 4 \end{array}$ |  |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) | $\begin{array}{\|l\|} \hline \overline{\mathrm{CE}}^{*} A^{*} \leq 0.2 \mathrm{~V} \text { and } \\ \mathrm{CE}^{-} \mathrm{B}^{*} \geq \mathrm{Vcc}-0.2 \mathrm{~V}^{(7)} \\ \mathrm{VIN}_{2} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \\ \mathrm{V} \mathrm{IN} \leq 0.2 \mathrm{~V}, \\ \text { Active Port Outputs } \\ \text { Open, } \mathrm{f}=\text { fmax }^{(4)} \end{array}$ | MIL. $\begin{array}{r}\text { SA } \\ \\ \hline \text { LA }\end{array}$ | - - |  | $\begin{aligned} & 155 \\ & 115 \\ & \hline \end{aligned}$ | 45 | $\begin{array}{r} 145 \\ 105 \\ \hline \end{array}$ | 40 110 <br> 40 85 | $\begin{array}{ll} 40 & 110 \\ 40 & 80 \\ \hline \end{array}$ | mA |
|  |  |  | $\begin{array}{\|r\|} \hline \text { COM'L. SA } \\ \text { LA } \end{array}$ | 60 155 <br> 60 115 |  | $\begin{aligned} & 145 \\ & 105 \end{aligned}$ |  | $\begin{gathered} 110 \\ 85 \end{gathered}$ | 40 100 <br> 40 70 | $\begin{array}{ll} 40 & 95 \\ 40 & 70 \end{array}$ |  |

1. ' $X$ ' in part numbers indicates power rating (SA or LA).
2. Com'l Only, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range. PLCC package only.
3. Not available in DIP packages..
4. At $f=\mathrm{fmax}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / \mathrm{tRC}$, and using "AC TEST CONDITIONS" of input levels of GND to $3 V$.
5. $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
6. $V c c=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for Typ and is not production tested. $\mathrm{VcC} D C=100 \mathrm{~mA}$ (Typ)
7. Port " A " may be either left or right port. Port " B " is opposite from port " A ".

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VCC $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | $\begin{aligned} & \text { IDT71321SA } \\ & \text { IDT71421SA } \\ & \text { Min. Max. } \end{aligned}$ | $\begin{aligned} & \text { IDT71321LA } \\ & \text { IDT71421LA } \\ & \text { Min. Max. } \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IILII | Input Leakage Current ${ }^{(1)}$ | $\begin{aligned} & \mathrm{VCC}=5.5 \mathrm{~V}, \\ & \mathrm{VIN}=0 \mathrm{~V} \text { to } \mathrm{VCC} \end{aligned}$ | 10 | 5 | $\mu \mathrm{A}$ |
| Illol | Output Leakage Current ${ }^{(1)}$ | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V} \text { to } \mathrm{VCC} \\ & \mathrm{VCC}=5.5 \mathrm{~V} \end{aligned}$ | - 10 | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage $\left(1 / \mathrm{O}_{0}-1 / \mathrm{O}_{7}\right)$ | $\mathrm{IOL}=4 \mathrm{~mA}$ | 0.4 | - 0.4 | V |
| Vol | Open Drain Output Low Voltage (BUSY/INT) | $\mathrm{loL}=16 \mathrm{~mA}$ | 0.5 | - 0.5 | V |
| VOH | Output High Voltage | $1 \mathrm{OH}=-4 \mathrm{~mA}$ | 2.4 - | 2.4 - | V |

NOTE: 1. At $\mathrm{Vcc}<2.0 \mathrm{~V}$ leakages are undefined.

DATA RETENTION CHARACTERISTICS (LA Version Only)

| Symbol | Parameter | Test Conditions |  | 71321LĀ71421LA |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. ${ }^{(1)}$ | Max. |  |
| VDR | VCC for Data Retention | $\begin{aligned} & \mathrm{VCC}=2.0 \mathrm{~V}, \overline{\mathrm{CE}} \geq \mathrm{VCC}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{VCC}-0.2 \mathrm{~V} \text { or } \mathrm{VIN} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 2.0 | - | 0 | V |
| ICCDR | Data Retention Current |  | COM'L. | - | 100 | 1500 | $\mu \mathrm{A}$ |
| $\mathrm{tCDR}^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t R^{(3)}$ | Operation Recovery Time |  |  | tRC ${ }^{(2)}$ | - | - | ns |

## NOTES:

2691 tbl 06

1. $\mathrm{VCC}=2 \mathrm{~V}, \mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and is not production tested.
2. $\mathrm{tRC}_{\mathrm{C}}=$ Read Cycle Time
3. This parameter is guaranteed but not production tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load GND to 3.0V 5 ns 1.5 V 1.5 V See Figures 1 and 2


Figure 1. AC Output Test Load


Figure 3. $\overline{\mathrm{BUSY}}$ and $\overline{\mathrm{NT}}$ AC Output Test Load

## AC ELECTRICAL CHARACTERISTICS OVER THE

## OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(3)}$

| Symbol | Parameter | $\begin{aligned} & 71321 \text { X20 } \\ & \text { Min. Max. } \end{aligned}$ | $\begin{array}{\|r\|} \hline 71321 \times 25^{(5)} \\ 71421 \times 25^{(5)} \\ \text { Min. Max. } \end{array}$ | $\begin{aligned} & \hline 7132 \\ & 7142 \\ & \text { Min. } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { X35 } \\ \text { X35 } \\ \text { Max. } \end{array}$ |  | X 55 M 55 Max. | $\begin{aligned} & 7132 \\ & 7142 \\ & \text { Min. } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{X} 100 \\ & \mathrm{X} 100 \\ & \text { Max. } \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 20 - | 25 | 35 | 二 | 55 | - | 100 | - | ns |
| tAA | Address Access Time | - 20 | - 25 | - | 35 | - | 55 | - | 100 | ns |
| tace | Chip Enable Access Time | - 20 | 25 | - | 35 | - | 55 | - | 100 | ns |
| taoe | Output Enable Access Time | 11 | 12 | - | 20 | - | 25 | - | 40 | ns |
| tor | Output Hold From Address Change | 3 | 3 | 3 | - | 3 | - | 10 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,4)}$ | 0 | 0 | 0 | - | 5 | - | 5 | - | ns |
| thz | Output High-Z Time ${ }^{(1,4)}$ | 10 | 10 | - | 15 | - | 25 | - | 40 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(4)}$ | 0 | 0 | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(4)}$ | - 20 | - 25 | - | 35 | - | 50 | - | 50 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from Low or High impedance voltage Output Test Load (Figure 2).
2. Com'l Only, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range. PLCC package only.
3. " $X$ " in part numbers indicates power rating (SA or LA).
4. This parameter is guaranteed by device characterization, but is not production tested.
5. Not available in DIP packages.

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1)}$


## NOTES:

1. $\mathrm{R} W=\mathrm{VIH}, \mathrm{CE}=\mathrm{VIL}$, and is $\mathrm{OE}=\mathrm{VIL}$. Address is valid prior to the coincidental with CE transition Low.
2. tBDD delay is required only in case where the opposite is port is completing a write operation to same the address location. For simultanious read operations BUSY has no relationship to valid output data.
3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(3)}$


NOTES:

1. Timing depends on which signal is asserted last, $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
2. Timing depends on which signal is deaserted first, $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
3. $\mathrm{R} \overline{\mathrm{W}}=\mathrm{V}_{\mathrm{IH}}$, and the address is valid prior to other coincidental with $\overline{\mathrm{CE}}$ transition Low.
4. Start of valid data depends on which timing becomes effective last $t A O E, t A C E, t A A$, and $t B D D$.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(5)}$

| Symbol | Parameter | $\begin{array}{\|l\|} \hline 71321 \times 20^{(2)} \\ \text { Min. Max. } \end{array}$ |  | $\begin{aligned} & 71321 \times 25^{(6)} \\ & 71421 \times 25^{(6)} \end{aligned}$ |  | $\begin{aligned} & \hline 71321 \times 35 \\ & 71421 \times 35 \end{aligned}$ |  | $\begin{aligned} & 71321 \times 55 \\ & 71421 \times 55 \end{aligned}$ |  | $\begin{aligned} & \hline 71321 \times 100 \\ & 71421 \times 100 \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time ${ }^{(3)}$ | 20 | - | 25 | - | 35 | - | 55 | - | 100 | - | ns |
| tew | Chip Enable to End of Write | 15 | - | 20 | - | 30 | - | 40 | - | 90 | - | ns |
| taw | Address Valid to End of Write | 15 | - | 20 | - | 30 | - | 40 | - | 90 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width ${ }^{(4)}$ | 15 | - | 15 | - | 25 | - | 30 | - | 55 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tDW | Data Valid to End of Write | 10 | - | 12 | - | 15 | - | 20 | - | 40 | - | ns |
| thz | Output High $\mathrm{ZTime}^{\text {(1) }}$ | - | 10 | - | 10 | - | 15 | - | 25 | - | 40 | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enabled to Output in High Z ${ }^{(1)}$ | - | 10 | - | 10 | - | 15 | - | 30 | - | 40 | ns |
| tow | Output Active From End of Write ${ }^{(1)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from Low or High impedance voltage with Output Test Load (Figure 2). This parameter guaranteed device characterization but is not production tested.
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only, PLCC package only.
3. For Master/Slave combination, twc = tBAA + twP, since $R \bar{W}=$ VIL must occur after tBAA.
4. If $\overline{\mathrm{OE}}$ is low during a $\mathrm{R} / \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tbw. If $\overline{O E}$ is High during a $R / \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
5. " $X$ " in part numbers indicates power rating (SA or LA).
6. Not available in DIP packages.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, (R/W CONTROLLED TIMING) ${ }^{(1,5,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{\text { CE CONTROLLED TIMING) }}{ }^{(1,5)}$


## NOTES:

1. $\mathrm{R} / \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ must be High during all address transitions.
2. A write occurs during the overlap (tEw or twP) of $\overline{C E}=$ VIL and $R \bar{W}=V I L$.
3. twr is measured from the earlier of $\overline{C E}$ or $R \bar{W}$ going High to the end of the write cycle.
4. During this period, the $I / O$ pins are in the output state and input signals must not be applied.
5. If the CE Low transition occurs simultaneously with or after the RW Low transition, the outputs remain in the High impedance state.
6. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} \bar{W}$ ) is asserted last.
7. This parameter is determined be device characterization, but is not production tested. Transition is measured $+/-500 \mathrm{mV}$ from steady state with the Output Test Load (Figure 2).
8. If $\overline{O E}$ is low during a $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tDw. If $\overline{O E}$ is High during a $\mathrm{F} \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(7)}$| Symbol | Parameter | $\begin{aligned} & 71321 \times 20^{(1)} \\ & \text { Min. Max. } \end{aligned}$ | $\begin{array}{\|c\|} \hline 71321 \text { X25 } \\ 71421 \text { X25 } \\ \text { Min. } \\ \text { Min. Max. } \end{array}$ | $\begin{aligned} & \hline 71321 \times 35 \\ & 71421 \times 35 \\ & \text { Min. Max. } \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline 71321 \times 55 \\ 71421 \times 55 \\ \text { Min. Max. } \end{array}$ | $\begin{aligned} & 71321 \times 100 \\ & 71421 \times 100 \\ & \text { Min. Max. } \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Busy Timing (For Master IDT71321 Only) |  |  |  |  |  |  |  |
| tBAA | BUSY Access Time from Address | - 20 | - 20 | - 20 | - 30 | 50 | ns |
| tBDA | BUSY Disable Time from Address | - 20 | - 20 | - 20 | - 30 | - 50 | ns |
| tbac | BUSY Access Time from Chip Enable | 20 | 20 | 20 | 30 | 50 | ns |
| tBDC | BUSY Disable Time from Chip Enable | - 20 | - 20 | 20 | - 30 | - 50 | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(2)}$ | 50 | - 50 | 60 | - 80 | - 120 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(2)}$ | 35 | 35 | 35 | 55 | - 100 | ns |
| taps | Arbitration Priority Set-up Time ${ }^{(3)}$ | 5 | 5 | 5 | 5 | 5 | ns |
| tbid | BUSY Disable to Valid Data ${ }^{(4)}$ | 20 | - 25 | 35 | - 55 | - 100 | ns |
| Busy Timing (For Slave IDT71421 Only) |  |  |  |  |  |  |  |
| twb | Write to $\overline{\mathrm{BUSY}}$ Input ${ }^{(5)}$ | 0 | 0 | 0 | 0 | 0 | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}^{(6)}$ | $12-$ | 15 - | $20-$ | $20-$ | 20 - | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(2)}$ | 40 | - 50 | 60 | - 80 | - 120 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(2)}$ | - 30 | - 35 | - 35 | - 55 | - 100 | ns |

NOTES:
1.Com'I Only, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range. PLCC package only.
2. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port -to-Port Read and BUSY.
3. To ensure that the earlier of the two ports wins.
4. tBDD is a calculated parameter and is the greater of 0 , twDD - twP (actual) or tDDD - tow (actual).
5. To ensure that a write cycle is inhibited on port ' $B$ ' during contention on port ' $A$ '..
6. To ensure that a write cycle is completed on port ' $B$ ' after contention on port ' $A$ '.
7. "X" in part numbers indicates power rating ( $S$ or $L$ ).
8. Not available in DIP package

## TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND $\overline{\mathrm{BUSY}}{ }^{(2,3,4)}$



NOTES:

1. To ensure that the earlier of the two ports wins. tAPS is ignored for Slave (IDT7142),
2. $\overline{C E}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{V}_{\mathrm{IL}}$
3. $\overline{\mathrm{OE}}=$ VIL for the reading port.
4. All timing is the same for the left and right ports. Port ' $A$ ' may be either the left or right port. Port " $B$ " is opposite from port " $A$ ".

## TIMING WAVEFORM OF WRITE WITH BUSY ${ }^{(3)}$



NOTES:

1. tWH must be met for both $\overline{B U S Y}$ Input (IDT71421, slave) or Output (IDT71321 master).
2. $\overline{B U S Y}$ is asserted on port ' $B$ ' blocking RW' $B$ ', until $\overline{B U S Y '} B$ ' goes High.
3. All timing is the same for the left and right ports. Port ' $A$ ' may be either the left or right port. Port " B " is oppsite from port " A ".

## TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E}$ TIMING ${ }^{(1)}$



TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESS MATCH TIMING ${ }^{(1)}$


## NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".
2. If tAPS is not satisified, the $\overline{B U S Y}$ will be asserted on one side or the other, but there is no guarantee on which side $\overline{\mathrm{BUSY}}$ will be asserted (71321 only).

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$

| Symbol | Parameter | $\begin{aligned} & 71321 \times 25^{(3)} \\ & 71421 \times 25 \\ & \text { Min. Max. } \end{aligned}$ | $\begin{aligned} & \hline 71321 \times 35 \\ & 71421 \times 35 \\ & \text { Min. Max. } \end{aligned}$ | $\begin{aligned} & \hline 71321 \times 45 \\ & 71421 \times 45 \\ & \text { Min. Max. } \end{aligned}$ | $\begin{gathered} \hline 71321 \times 55 \\ 71421 \times 55 \\ \text { Min. Max. } \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Interrupt Timing |  |  |  |  |  |  |
| tas | Address Set-up Time | 0 | 0 | 0 | 0 | ns |
| IWB | Write Recovery Time | 0 | 0 | 0 | 0 | ns |
| tins | Interrupt Set Time | 25 | 25 | 35 | 45 | ns |
| tINR | Interrupt Reset Time | - 25 | 25 | 35 | 45 | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only, PLCC package only.
2. " $X$ " in part numbers indicates power rating (SA or LA).
3. Not available in DIP packages .

## TIMING WAVEFORM OF INTERRUPT MODE

SET INT


2691 drw 14

## CLEAR $\overline{\text { INT }}$



NOTES:.

1. All timing is the same for left and right ports. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".
2. See Interrupt Truth Table.
3. Timing depends on which enable signal ( $\overline{C E}$ or $R / \bar{W})$ is asserted last.
4. Timing depends on which enable signal ( $\overline{C E}$ or $R \bar{W}$ ) is de-asserted first.

## TRUTH TABLES

TABLE I. NON-CONTENTION
READ/WRITE CONTROL ${ }^{(4)}$

| Left or Right Port ${ }^{\left({ }^{(1)}\right.}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| R/ $\bar{W}$ | $\overline{C E}$ | $\overline{O E}$ | D0-7 |  |
| X | H | X | Z | Port Disabled and in PowerDown Mode, IsB2 or ISB4 |
| X | H | X | Z | $\overline{\mathrm{C} E} \mathrm{R}=\overline{\mathrm{CE}} \mathrm{L}=\mathrm{V}_{\mathrm{IH}}$, Power-Down Mode, ISB1 or ISB3 |
| L | L | X | DATAIN | Data on Port Written Into Memory ${ }^{(2)}$ |
| H | L | L | DATAOUT | Data in Memory Output on Port ${ }^{(3)}$ |
| H | L | H | Z | High Impedance Outputs |

NOTES:
2654 tbl 12

1. $A 0 L$ - $A 10 L \neq A 0 R-A 10 R$.
2. If $\overline{B U S Y}=L$, data is not written.
3. If $\overline{B U S Y}=L$, data may not be valid, see twDD and tDDD timing.
4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

TABLE II. INTERRUPT FLAG ${ }^{(1,4)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R $\bar{W} \bar{W}_{L}$ | $\overline{\text { CEL }}$ | $\overline{\mathrm{OE}}$. | A10L-A0L | $\overline{\text { INTL }}$ | $\mathrm{R} / \bar{W}_{R}$ | $\overline{\text { CER }}$ | $\overline{\mathrm{OE}}$ R | A10L - A0R | INTR |  |
| L | L | X | 3FF | X | X | X | X | X | $\mathrm{L}^{(2)}$ | Set Right INTR Flag |
| X | X | X | X | X | X | L | L | 3FF | $H^{(3)}$ | Reset Right $\overline{\text { NTTR Flag }}$ |
| X | X | X | X | $\mathrm{L}^{(3)}$ | L | L | X | 3FE | X | Set Left INTL Flag |
| X | L | L | 3FE | $H^{(2)}$ | X | X | X | X | X | Reset Left INTL Flag |

NOTES:

1. Assumes $\overline{B U S Y} L=\overline{B U S Y}_{\mathrm{A}}=\mathrm{V}_{\mathrm{H}}$
2. If $\overline{B U S Y L}=V I L$, then No Change.
3. If $\overline{B U S Y R}=\mathrm{VIL}$, then No Change.
4. 'H' = HIGH,' L' = LOW,' X' = DON'T CARE

## TABLE III - ADDRESS BUSY ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{\mathrm{CE}}$ R | A0L-A10L A0R-A10R | BUSY ${ }^{(1)}$ | $\overline{\text { BUSY }}^{\text {a }}{ }^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTE:

1. Pins $\overline{B U S Y}$ and $\overline{B U S Y}$ are both outputs for IDT71321 (master). Both are inputs for IDT71421 (slave). $\overline{\text { BUSYX }}$ outputs on the IDT71321 are open drain, not push-pull outputs. On slaves the BUSYx input internally inhibits writes.
2. 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs can not be low simultaneously.
3. Writes to the left port are internally ignored when BUSYL outputs are driving Low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving Low regardless of actual logic level on the pin.

## FUNCTIONAL DESCRIPTION

The IDT71321/IDT71421 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT71321/ IDT71421 has an automatic power down feature controlled by $\overline{C E}$. The $\overline{C E}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected $\left(\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}\right)$. When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\mathrm{NT}} \mathrm{L}$ ) is asserted when the right port writes to memory location 7FE (HEX), where a write is defined as the $\overline{C E}=R \bar{W}=$ VIL per the Truth Table. The left port clears the interrupt by access address location 7FE access when $\overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{OE}}=\mathrm{VIL}, \mathrm{R} \bar{W}$ is a "don't care". Likewise, the right port interrupt flag (INTR) is asserted when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag (INTR), the right port must access the memory location 7FF. The message ( 8 bits) at 7FE or 7FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The Busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.
The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. In slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{B U S Y}$ pins High. If desired, unintended write operations can be prevented to a port by tying the Busy pin for that port Low.

The Busy outputs on the IDT71321 RAM (Master) are open drain type outputs and require open drain resistors to operate. If these RAMs are being expanded in depth, then the Busy indication for the resulting array does not require the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT71321/IDT71421 RAMs the Busy pin is an output if the part is Master (IDT71321), and the Busy pin is an input if the part is a Slave (IDT71421) as shown in Figure 3.


Figure 3. Busy and chip enable routing for both width and depth expansion with IDT71321 (Master) and (Slave) IDT71421 RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The Busy arbitration, on a Master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the $R \bar{W}$ signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## ORDERING INFORMATION



CMOS DUAL-PORT RAM 32K (4K x 8-BIT)

## IDT7134SA <br> IDT7134LA

## FEATURES:

- High-speed access
- Military: 25/35/45/55/70ns (max.)
- Commercial: 20/25/35/45/55/70ns (max.)
- Low-power operation
- IDT7134SA

Active: 500 mW (typ.)
Standby: 5mW (typ.)

- IDT7134LA

Active: 500 mW (typ.)
Standby: 1 mW (typ.)

- Fully asynchronous operation from either port
- Battery backup operation-2V data retention
- TTL-compatible; single 5V ( $\pm 10 \%$ ) power supply
- Available in several popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications
DESCRIPTION:
The IDT7134 is an extremely high-speed $4 \mathrm{~K} \times 8$ Dual-Port Static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself
to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simultaneously access the same Dual-Port RAM location.

The IDT7134 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports. An automatic power down feature, controlled by $\overline{C E}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these Dual-Port typically on only 500 mW of power. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7134 is packaged on either a sidebraze or plastic 48-pin DIP, 48-pin LCC, 52-pin PLCC and 48-pin Ceramic Flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


2720 drw 01

## PIN CONFIGURATIONS ${ }^{(1)}$



2720 drw 02

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| Vterm $^{(2)}$ | Terminal Voltage <br> with Respect <br> to Ground | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{PT}^{(3)}$ | Power Dissipation | 1.5 | 1.5 | W |
| louT | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listedunder ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$ for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of VTERM $\geq \mathrm{Vcc}$ +0.5 V .

CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}^{2}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=3 \mathrm{dv}^{(2)}$ | 9 | pF |
| Cout | Output Capacitance | Vout $=$ 3dv ${ }^{(2)}$ | 10 | pF |

## NOTES:

1. This parameter is determined by device characterization but is not production tested.
2. 3dv references the interpolated capacitance when the input and output signals switch from OV to 3 V and from 3 V to OV .


2720 drw 03


2720 drw 04

NOTE:

1. This text does not indicate orientation of actual part-marking.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Ground | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTES:
2720 tbl 04

1. VIL (min.) $\geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed $V c c+0.5 V$.

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc $=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT7134SA |  | IDT7134LA |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \|ILII | Input Leakage Current ${ }^{(1)}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Illol | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}$, VOUT $=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{IOL}=6 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
|  |  | $\mathrm{IOL}=8 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

1. At $\mathrm{Vcc}<2.0 \mathrm{~V}$ input leakages are undefined.

2720 tbl 05
DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Conditions | Version | $7134 \times 20^{(4)}$ |  | 7134X25 |  | 7134X35 |  | 7134X45 |  | $7134 \times 55$ |  | 7134X70 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. |  |
| Icc | Dynamic Operating Current | $\begin{aligned} & \overline{\mathrm{CE}=\mathrm{V} \mathrm{IL}} \\ & \text { Outputs Open } \end{aligned}$ | MIL. $\begin{array}{ll}\text { S } \\ & \text { L }\end{array}$ | - | - | $\begin{aligned} & 160 \\ & 160 \end{aligned}$ | $\begin{aligned} & 310 \\ & 260 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | $\begin{aligned} & 140 \\ & 140 \end{aligned}$ | $\begin{aligned} & 280 \\ & 240 \end{aligned}$ | $\begin{aligned} & 140 \\ & 140 \end{aligned}$ | $\begin{aligned} & 270 \\ & 220 \end{aligned}$ | $\begin{aligned} & 140 \\ & 140 \end{aligned}$ | $\begin{array}{\|l} 270 \\ 220 \end{array}$ | mA |
|  | (Both Ports Active) | $\mathrm{f}=\mathrm{fmax}^{(3)}$ | $\left\lvert\, \begin{array}{r\|} \hline \text { COM'L.S } \\ \mathrm{L} \end{array}\right.$ | $\begin{aligned} & 170 \\ & 170 \end{aligned}$ | $\begin{aligned} & 280 \\ & 240 \end{aligned}$ | $\begin{aligned} & 160 \\ & 160 \end{aligned}$ | $\begin{aligned} & 280 \\ & 220 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 260 \\ & 210 \end{aligned}$ | $\begin{aligned} & 140 \\ & 140 \end{aligned}$ | $\begin{aligned} & 240 \\ & 200 \end{aligned}$ | $\begin{aligned} & 140 \\ & 140 \end{aligned}$ | $\begin{aligned} & 240 \\ & 200 \end{aligned}$ | $\begin{aligned} & 140 \\ & 140 \end{aligned}$ | $\begin{aligned} & 240 \\ & 200 \end{aligned}$ |  |
| ISB1 | Standby Current (Both Ports-TTL Level Inputs) | $\begin{aligned} & \overline{C E} \text { and } \overline{C E} R=V I H \\ & f=\mathrm{fmAx}^{(3)} \end{aligned}$ | MIL. $\begin{array}{ll}\text { S } \\ & L\end{array}$ | - | - | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{gathered} 100 \\ 80 \end{gathered}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 75 \\ & 55 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 50 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 50 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 50 \end{aligned}$ | mA |
|  |  |  | COM'L.S $L$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{gathered} 110 \\ 80 \end{gathered}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 80 \\ & 50 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 75 \\ & 45 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 40 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 40 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 40 \end{aligned}$ |  |
| ISB2 | Standby Current (One Port-TTL Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}}_{A^{\prime}}=\mathrm{V}_{1 \mathrm{~L}} \text { and } \\ & \overline{\mathrm{CE}}_{\mathrm{B}^{\prime}}=\mathrm{V}_{1 \mathrm{H}} \end{aligned}$ | $\begin{array}{ll}\text { MIL. } & \mathrm{S} \\ \\ \mathrm{L}\end{array}$ | - | - | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ | $\begin{aligned} & 210 \\ & 170 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 200 \\ & 160 \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{aligned} & 190 \\ & 150 \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{aligned} & 180 \\ & 150 \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\left\lvert\, \begin{aligned} & 180 \\ & 150 \end{aligned}\right.$ | mA |
|  |  | Active Port Outputs Open, $f=$ fmax $^{(3)}$ | $\begin{array}{r}\text { COM'L.S } \\ \text { L } \\ \hline\end{array}$ | $\begin{aligned} & 105 \\ & 105 \\ & \hline \end{aligned}$ | $\begin{aligned} & 180 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ | $\begin{aligned} & 180 \\ & 140 \\ & \hline \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 170 \\ & 130 \\ & \hline \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{aligned} & 160 \\ & 130 \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{aligned} & 160 \\ & 130 \\ & \hline \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{aligned} & 160 \\ & 130 \end{aligned}$ |  |
| ISB3 | Fuil Standby Current (Both Ports-All CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}}$ and $\overline{C E R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | MIL. $\begin{array}{ll}\text { S } \\ & \text { L }\end{array}$ | - | - | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | mA |
|  |  | $\begin{aligned} & \mathrm{VIN} \geq \mathrm{VCc}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(3)} \end{aligned}$ | COM'L. S | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ |  |
| ISB4 | Full Standby Current (One Port-All CMOS Level Inputs) | One Port $\overline{C E}_{A^{\prime}}$ or $\overline{\mathrm{CE}}_{\mathrm{B}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | MIL. S <br>   | - | - | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ | $\begin{aligned} & 210 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \\ & \hline \end{aligned}$ | $\begin{aligned} & 190 \\ & 130 \\ & \hline \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{array}{r} 180 \\ 120 \\ \hline \end{array}$ | $\begin{aligned} & 75 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{aligned} & 170 \\ & 120 \\ & \hline \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{aligned} & 170 \\ & 120 \end{aligned}$ | $m A$ |
|  |  | Vin $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}$ <br> Active Port Outputs Open, $f=$ fmax $^{(3)}$ | $\left\lvert\, \begin{array}{r} \text { COM'L.S } \\ \mathrm{L} \end{array}\right.$ | $\begin{aligned} & 105 \\ & 105 \end{aligned}$ | $\begin{aligned} & 170 \\ & 130 \end{aligned}$ | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ | $\begin{aligned} & 170 \\ & 120 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 160 \\ & 110 \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{aligned} & 150 \\ & 100 \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{aligned} & 150 \\ & 100 \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\left\lvert\, \begin{aligned} & 150 \\ & 100 \end{aligned}\right.$ |  |

## NOTES:

1. " $X$ " in part number indicates power rating (SA or LA).
2. $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for typical, and parameters are not production tested.
3. f MAX $=1 /$ tRC $=$ All inputs cycling at $f=1 /$ tRC (except Output Enable). $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby ISB3.
4. (Commercial only) $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(LA Version Only) VLC $=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Condition |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | VCC for Data Retention | $\begin{aligned} & \text { VCC }=2 \mathrm{~V} \\ & \overline{C E} \geq \text { VHC } \\ & \text { VIN } \geq \text { VHC or } \leq \text { VLC } \end{aligned}$ |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current |  | MIL. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 100 | 1500 |  |
| $\mathrm{tCDR}^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $\mathrm{tR}^{(3)}$ | Operation Recovery Time |  |  | trc ${ }^{(2)}$ | - | - | ns |

NOTES:
2720 tbl 07

1. $V C C=2 V, T_{A}=+25^{\circ} \mathrm{C}$, and are not production tested.
2. $t R C=$ Read Cycle Time.
3. This parameter is guaranteed by device characterization, but not production tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels |
| :--- |
| Input Rise/Fall Times |
| Input Timing Reference Levels |
| Output Reference Levels |
| Output Load |

GND to 3.0V
5ns
1.5 V
1.5 V

See Figures 1 and 2


Figure 1. AC Output Test Load


Figure 2. Output Test Load
(for tiz, thz, twz, tow)
*Including scope and jig

## AC ELECTRICAL CHARACTERISTICS OVER THE

 'OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(4)}$| Symbol | Parameter | $7134 \times 20^{(3)}$ |  | 7134X25 |  | 7134X35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 20 | - | 25 | - | 35 | - | ns |
| tAA | Address Access Time | - | 20 | - | 25 | - | 35 | ns |
| tace | Chip Enable Access Time | - | 20 | - | 25 | - | 35 | ns |
| taoe | Output Enable Access Time | - | 15 | - | 15 | - | 20 | ns |
| toh | Output Hold from Address Change | 3 | - | 0 | - | 0 | - | ns |
| tız | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 0 | - | 0 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 15 | - | 20 | ns |
| tPu | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 20 | - | 25 | - | 35 | ns |

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(4)}$ (CONT'D)| Symbol | Parameter | 7134X45 |  | 7134X55 |  | 7134X70 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 45 | - | 55 | - | 70 | - | ns |
| tAA | Address Access Time | - | 45 | - | 55 | - | 70 | ns |
| tace | Chip Enable Access Time | - | 45 | - | 55 | - | 70 | ns |
| taoe | Output Enable Access Time | - | 25 | - | 30 | - | 40 | ns |
| tor | Output Hold from Address Change | 0 | - | 0 | - | 0 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 5 | - | 5 | - | 5 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 20 | - | 25 | - | 30 | ns |
| tpu | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 45 | - | 50 | - | 50 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ fromLow or High impedance voltage with the Output Test Load (Figures 1 and 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. (Commercial only) $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
4. "X" in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$


NOTES:

1. Timing depends on which signal is asserted last, $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
2. Timing depends on which signal is de-asserted first, $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
3. $R W=V_{H H}$ and $\overline{O E}=V_{H}$, unless otherwise noted.
4. Start of valid data depends on which timing becomes effective, tAOE, tACE or tAA
5. taA for RAM Address Access and tsAA for Semaphore Address Access.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(6)}$

| Symbol | Parameter | $7134 \times 20^{(5)}$ |  | $7134 X 25$ |  | $7134 \times 35$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. | Min. | Max. | Unit |  | WRITE CYCLE


| twc | Write Cycle Time | 20 | - | 25 | - | 35 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tEW | Chip Enable to End-of-Write | 15 | - | 20 | - | 30 | - | ns |
| taw | Address Valid to End-of-Write | 15 | - | 20 | - | 30 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twP | Write Pulse Width | 15 | - | 20 | - | 25 | - | ns |
| twR | Write RecoveryTime | 0 | - | 0 | - | 0 | - | ns |
| tDW | Data Valid to End-of-Write | 15 | - | 15 | - | 20 | - | ns |
| tHZ | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 15 | - | 20 | ns |
| tDH | Data Hold Time ${ }^{(3)}$ | 0 | - | 0 | - | 3 | - | ns |
| twZ | Write Enabled to Output in High-Z |  |  |  |  |  |  |  |
| tow | Output Active from End-of-Write ${ }^{(1,2,3)}$ | - | 15 | - | 15 | - | 20 | ns |
| twDD | Write Pulse to Data Delay ${ }^{(4)}$ | 3 | - | 3 | - | 3 | - | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(4)(7)}$ | - | 40 | - | 50 | - | 60 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from Low or High impedance voltage with Output Test Load (Figures 1 and 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although toH and tow values will vary over voltage and temperature, the actual toH will always be smaller than the actual tow.
4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port - to - Port Read".
5. (Commercial only), $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range .
6. " $X$ " in part number indicates power rating (SA or LA).
7. $t D D D=35$ ns for military temperature range.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(6)}$ (CONT'D)

| Symbol | Parameter | 7134X45 |  | 7134X55 |  | 7134X70 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 45 | - | 55 | - | 70 | - | ns |
| tew | Chip Enable to End-of-Write | 40 | - | 50 | - | 60 | - | ns |
| taw | Address Valid to End-of-Write | 40 | - | 50 | - | 60 | - | ns |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 40 | - | 50 | - | 60 | - | ns |
| twR | Write RecoveryTime | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End-of-Write | 20 | - | 25 | - | 30 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 20 | - | 25 | - | 30 | ns |
| tDH | Data Hold Time ${ }^{(3)}$ | 3 | - | 3 | - | 3 | - | ns |
| twz | Write Enabled to Output in High-Z ${ }^{(1,2)}$ | - | 20 | - | 25 | - | 30 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,3)}$ | 3 | - | 3 | - | 3 | - | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(4)}$ | - | 70 | - | 80 | - | 90 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(4)}$ | - | 45 | - | 55 | - | 70 | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ fromLow orHigh impedance voltage with Output Test Load (Figures 1 and 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although toh and tow values will vary over voltage and temperature, the actual toH will always be smaller than the actual tow.
4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port - to - Port Read".
5. (Commercial only), $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.
6. " $X$ " in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF WRITE WITH PORT - TO - PORT READ ${ }^{(1)}$


NOTE:

1. Write cycle parameters should be adhered to, in order to ensure proper writing.
2. $\overline{\mathrm{CE}}=\overline{\mathrm{CE}} \mathrm{R}=\mathrm{VIL} . \overline{\mathrm{OE}} \mathrm{B}^{\prime}=\mathrm{VIL}$.
3. Port " A " may be either left or right port. Port " B " is the opposite from port " A ".

TIMING WAVEFORM OF WRITE CYCLE NO. $1, \mathrm{R} / \bar{W} \operatorname{CONTROLLED~TIMING~}{ }^{(1,5,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED TIMING(1,5)

NOTES:

1. $\mathrm{A} / \overline{\mathrm{W}}$ or $\overline{C E}$ must be High during all address transitions.
2. A write occurs during the overlap (tew or twP) of a $\overline{\mathrm{CE}}=\mathrm{VIL}$ and $\mathrm{R} \overline{\mathrm{W}}=\overline{\mathrm{V}} \mathrm{VIL}$.
3. twh is measured from the earlier of $\overline{C E}$ or $R / \bar{W}$ going high to the end-of-write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{C E}$ low transition occurs simultaneously with or after the $\mathrm{R} \vec{W}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal ( $\overline{C E}$ or $R \bar{W}$ ) is asserted last.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with the Output Test Load (Figure 2).
8. If $\overline{O E}$ is low during a $R / \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the l/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## FUNCTIONAL DESCRIPTION

The IDT7134 provides two ports with separate control, address, and $\mathrm{I} / \mathrm{O}$ pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected ( $\overline{C E}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\mathrm{OE}})$. In the read mode, the port's $\overline{\mathrm{OE}}$ turns on the output drivers when set LOW. Non-contention READ/ WRITE conditions are illustrated in the table below.

TABLE I - READ/WRITE CONTROL

| Left or Right Port ${ }^{(1)}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :--- |

NOTE:

1. $A O L-A 11 L \neq A O R-A_{11 R}$
"H" = HIGH, "L" = LOW, "X" = Don't Care, and "Z" = High Impedance

ORDERING INFORMATION


Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883, Class B
48-pin Plastic DIP (P48-1
48-pin Ceramic DIP (C48-2)
52-pin PLCC (J52-1)
48 -pin LCC (L48-1)
48-pin Ceramic Flatpack (F48-1)
Commercial Only $\}$ Speed in nanoseconds

Low Power
Standard Power
32K (4K $\times 8$-Bit) Dual-Port RAM

## FEATURES:

- High-speed access
- Commercial: 20/25/35/45/55/70ns (max.)
- Low-power opera(7) tion
- IDT71342SA

Active: 500 mW (typ.)
Standby: 5mW (typ.)

- IDT71342LA

Active: 500 mW (typ.)
Standby: 1 mW (typ.)

- Fully asynchronous operation from either port
- Full on-chip hardware support of semaphore signalling between ports
- Battery backup operation-2V data retention
- TTL-compatible; single 5V ( $\pm 10 \%$ ) power supply
- Available in plastic packages


## DESCRIPTION:

The IDT71342 is an extremely high-speed $4 \mathrm{~K} \times 8$ Dual-Port Static RAM with full on-chip hardware support of semaphore signalling between the two ports.

The IDT71342 provides two independent ports with separate control, address, and $1 / O$ pins that permit independent, asynchronous access for reads or writes to any location in memory. To assist in arbitrating between ports, a fully independent semaphore logic block is provided. This block contains unassigned flags which can be accessed by either side; however, only one side can control the flag at any time. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$ and $\overline{\mathrm{SEM}}$, permits the on-chip circuitry of each port to enter a very low standby power mode (both $\overline{\mathrm{CE}}$ and $\overline{\mathrm{SEM}}$ high).

Fabricated using IDT's CMOS high-performance technology, this device typically operates on only 500 mW of power. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery. The device is packaged in either a 64-pin TQFP, thin quad plastic flatpack, or a 52-pin PLCC.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS ${ }^{(1)}$



NOTE:

1. Index indicator is Pin 1 ID in package outline.
2. This text does not indicate orientation of actual part-marking.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to Ground | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TbIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{PT}^{(3)}$ | Power Dissipation | 1.5 | 1.5 | W |
| lout | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTEMAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$ for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of VTERM $\geq \mathrm{Vcc}$ +0.5 V .


CAPACITANCE ${ }^{(1)}\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=3 \mathrm{dV}$ | 9 | pF |
| CouT | Output Capacitance | VOUT $=3 \mathrm{dV}$ | 10 | pF |

## NOTE:

1. This parameter is determined by device characterization but is not production tested.
2. 3 dv references the interpolated capacitance when the input and output signals switch from OV to 3 V and from 3 V to OV .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

2721 tbl 03

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Ground | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $\geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE (VCC $=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT71342SA |  | IDT71342LA |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| IILII | Input Leakage Current ${ }^{(1)}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Illol | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $1 \mathrm{OL}=6 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
|  |  | $\mathrm{IOL}=8 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | 二 | V |

NOTES:

1. At $\mathrm{Vcc} \leq 2.0 \mathrm{~V}$ input leakages are undefined.

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Conditions | Version | 71342X20 |  | 71342X25 |  | 71342X35 |  | 71342X45 |  | 71342X55 |  | 71342X70 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. |  |
| ICC | Dynamic Operating <br> Current <br> (Both Ports Active) | $\begin{gathered} \overline{\mathrm{CE}}=\mathrm{VIL} \\ \text { Outputs Open } \\ \overline{\mathrm{SEM}}=\text { Don't }^{\text {Care }} \\ \mathrm{f}=\mathrm{fmAX}^{(3)} \end{gathered}$ | COM'L. S $\mathrm{L}$ | - | $\begin{aligned} & 280 \\ & 240 \end{aligned}$ | $-$ | $\begin{aligned} & 280 \\ & 240 \end{aligned}$ | $-$ | $\left.\begin{array}{\|l\|} \hline 260 \\ 220 \end{array} \right\rvert\,$ | - | $\left\lvert\, \begin{aligned} & 240 \\ & 200 \end{aligned}\right.$ | $-$ | $\left\|\begin{array}{l} 240 \\ 200 \end{array}\right\|$ | $-$ | $\begin{aligned} & 240 \\ & 200 \end{aligned}$ | mA |
| ICC1 | Dynamic Operating <br> Current (Semaphores Both Sides) | $\begin{gathered} \overline{\mathrm{CE}}=\mathrm{VIH}_{\mathrm{IH}} \\ \text { Outputs Open } \\ \begin{array}{c} \mathrm{SEM} \leq V_{\mathrm{VIL}} \\ \mathrm{f}=\mathrm{fmAX}^{(3)} \end{array} \\ \hline \end{gathered}$ | COM'L. S <br> L | $-$ | $\begin{aligned} & 280 \\ & 240 \end{aligned}$ | - | $\begin{aligned} & 200 \\ & 170 \end{aligned}$ | $-$ | $\begin{array}{\|l\|} \hline 185 \\ 155 \end{array}$ | - | $\begin{array}{\|l\|} \hline 170 \\ 140 \\ \hline \end{array}$ | $-$ | $\begin{array}{\|l\|} \hline 170 \\ 140 \\ \hline \end{array}$ | $-$ | $\begin{array}{\|l\|} \hline 170 \\ 140 \\ \hline \end{array}$ | mA |
| IS81 | Standby Current <br> (Both Ports-TTL Level Inputs) | $\begin{gathered} \overline{\mathrm{CE}} \mathrm{I} \text { and } \overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{V}_{\mathrm{IH}} \\ \overline{\mathrm{SEM}} \mathrm{~L}^{=}=\overline{\mathrm{SEM}}_{\mathrm{R}} \geq \mathrm{VIH} \\ \mathrm{f}=\mathrm{fMX}^{(3)} \end{gathered}$ | COM'L. S <br> L | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 80 \\ & 50 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 75 \\ & 45 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 40 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 40 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 40 \end{aligned}$ | mA |
| ISB2 | Standby Current (One Port-TTL Level Inputs) | $\begin{array}{\|c\|} \hline \overline{\mathrm{CE}} \cdot \mathrm{~A}^{\prime}=\text { VILand } \\ \overline{\mathrm{CE}} \cdot \mathrm{~B}^{\cdot}=\mathrm{VIH}_{1 H} \\ \text { Active Port Outputs } \\ \text { Open, } \mathrm{f}=\mathrm{fmAx}^{(3)} \\ \hline \end{array}$ | COM'L. S | - | $\begin{aligned} & 180 \\ & 150 \end{aligned}$ | - | $\begin{aligned} & 180 \\ & 150 \end{aligned}$ | - | $\begin{array}{\|c\|} \hline 170 \\ 140 \end{array}$ |  | $\begin{array}{\|l\|} \hline 160 \\ 130 \end{array}$ | $-$ | $\begin{aligned} & 160 \\ & 130 \end{aligned}$ | - | $\begin{array}{\|l\|} \hline 160 \\ 130 \\ \hline \end{array}$ | mA |
| ISB3 | Full Standby Current <br> (Both Ports-All <br> CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}}$ a and <br> $\overline{C E} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> $\mathrm{Vin} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or <br> $\mathrm{VIN} \leq 0.2 \mathrm{~V}$ <br> $\overline{\operatorname{SEM}} \mathrm{L}=\overline{\mathrm{SEM}} \mathrm{R} \geq$ <br> $\mathrm{Vcc}-0.2 \mathrm{~V}, \mathrm{f}=\mathrm{O}^{(3)}$ | $\begin{array}{r} \text { COM'L. S } \\ \text { L } \end{array}$ | $\begin{aligned} & \hline 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & \hline 15 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & \hline 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & \hline 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & \hline 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & \hline 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & \hline 15 \\ & 4.0 \end{aligned}$ | mA |
| ISB4 | Full Standby Current (One Port-All CMOS Level Inputs) |  | COM'L. S L | - | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ | - | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ | $-$ | $\begin{array}{\|l\|} \hline 150 \\ 130 \\ \hline \end{array}$ | - | $\begin{array}{\|l\|} \hline 150 \\ 120 \\ \hline \end{array}$ | - | $\begin{array}{\|l\|} \hline 150 \\ 120 \end{array}$ | $-$ | $\begin{array}{\|l\|} \hline 150 \\ 120 \\ \hline \end{array}$ | mA |

## NOTES:

1. " $X$ " in part number indicates power rating (SA or LA).
2. $V C C=5 \mathrm{~V}, T_{A}=+25^{\circ} \mathrm{C}$ for typical, and parameters are not production tested.
3. $f M A X=1 /$ trc $=$ All inputs cycling at $f=1 /$ thc (except Output Enable). $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby ISB3.

## DATA RETENTION CHARACTERISTICS

(LA Version Only) VLc $=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Condition |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | VCC for Data Retention | - |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current | $\begin{aligned} & \mathrm{VCC}=2 \mathrm{~V}, \overline{\mathrm{CE}} \geq \mathrm{VHC} \\ & \overline{\mathrm{SEM}} \geq \mathrm{VHC} \\ & \mathrm{VIN} \geq \mathrm{VHC} \text { or } \leq \mathrm{VLC} \end{aligned}$ | COM'L. | - | 100 | 1500 | $\mu \mathrm{A}$ |
| tcDa ${ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t R^{(3)}$ | Operation Recovery Time |  |  | tRc ${ }^{(2)}$ | - | - | ns |

## NOTES:

1. $\mathrm{Vcc}=2 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$, and are not production tested.
2. $\mathrm{tRC}=$ Read Cycle Time.
3. This parameter is guaranteed by device characterization, but is not production tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

Input Pulse Levels
Input Rise/Fall Times
Input Timing Reference Levels
Output Reference Levels
Output Load
GND to 3.0 V
5 ns
1.5 V
1.5 V
See Figures 1 and 2

2721 tbl 08


Figure 1. AC Output Test Load


Figure 2. Output Test Load (for tiz, thz, twz, tow) *Including scope and jig

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$

| Symbol | Parameter | 71342X20 |  | 71342X25 |  | 71342X35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 20 | - | 25 | - | 35 | - | ns |
| tAA | Address Access Time | - | 20 | - | 25 | - | 35 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 20 | - | 25 | - | 35 | ns |
| taoe | Output Enable Access Time | - | 15 | - | 15 | - | 20 | ns |
| tor | Output Hold from Address Change | 3 | - | 0 | - | 0 | - | ns |
| tız | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 0 | - | 0 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 15 | - | 20 | ns |
| tpu | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 50 | - | 50 | - | 50 | ns |
| tSOP | SEM Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | - | - | 10 | - | 15 | - | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(4)}$ | - | 40 | - | 50 | - | 60 | ns |
| toDD | Write Data Valid to Read Data Delay ${ }^{(4)}$ | - | 30 | - | 30 | - | 35 | ns |
| tsAA | Semaphore Address Access Time | - | - | - | 25 | - | 35 | ns |

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$ (CONT'D)

|  | Parameter | 71342X45 |  | 71342X55 |  | 71342X70 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | Min. | Max. | Min. | Max. | Min. | Max. |  |

READ CYCLE

| tRC | Read Cycle Time | 45 | - | 55 | - | 70 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tAA | Address Access Time | - | 45 | - | 55 | - | 70 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 45 | - | 55 | - | 70 | ns |
| taoe | Output Enable Access Time | - | 25 | - | 30 | - | 40 | ns |
| toh | Output Hold from Address Change | 0 | - | 0 | - | 0 | - | ns |
| tLZ | Output Low-Z Time ${ }^{(1,2)}$ | 5 | - | 5 | - | 5 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 20 | - | 25 | - | 30 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 50 | - | 50 | - | 50 | ns |
| tsop | SEM Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 15 | - | 20 | - | 20 | - | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(4)}$ | - | 70 | - | 80 | - | 90 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(4)}$ | - | 45 | - | 55 | - | 70 | ns |
| tSAA | Semaphore Address Access Time | - | 45 | - | 55 | - | 70 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from Low or High impedance voltage with the Ouput Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{C E}=V_{I L}, \overline{\operatorname{SEM}}=\mathrm{VIH}^{2}$. To access semaphore, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{I}}$, and $\overline{\mathrm{SEM}}=\mathrm{VIL}$.
4. " $X$ " in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$


## NOTES:

1. Timing depends on which signal is asserted last, $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
2. Timing depends on which signal is de-asserted first, $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
3. $R W=V_{I H}$ and $\overline{O E}=V_{I L}$, unless otherwise noted.
4. Start of valid data depends on which timing becomes effective last; tAOE, tACE, or tAA
5. To access RAM, $\overline{C E}=V I L$ and $\overline{S E M}=V I H$. To access semaphore, $\overline{C E}=V I H$ and $\overline{S E M}=V I L$. tAA is for RAM Address Access and tSAA is for Semaphore Address Access.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ ${ }^{(1,2)}$


NOTE:

1. Write cycle parameters should be adhered to, in order to ensure proper writing.
2. $\overline{\mathrm{CE}}=\overline{\mathrm{CE}}=\mathrm{V} / \mathrm{IL} \overline{\mathrm{CE}}{ }^{*} \mathrm{~B}^{*}=\mathrm{V}_{\mathrm{IL}}$
3. Port " A " may be either left or right port. Port " B " is the opposite from port " A ".

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(6)}$

| Symbol | $71342 \times 20$ | $71342 \times 25$ |  | $71342 \times 35$ |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Unit |

## WRITE CYCLE

| twC | Write Cycle Time | 20 | - | 25 | - | 35 | - | ns |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 15 | - | 20 | - | 30 | - | ns |
| taW | Address Valid to End-of-Write | 15 | - | 20 | - | 30 | - | ns |
| tAs | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twP | Write Pulse Width | 15 | - | 20 | - | 25 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tDW | Data Valid to End-of-Write | 15 | - | 15 | - | 20 | - | ns |
| tHZ | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 15 | - | 20 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 3 | - | ns |
| twZ | Write Enabled to Output in High-Z(1,2) | - | 15 | - | 15 | - | 20 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 3 | - | 3 | - | 3 | - | ns |
| tSWR | SEM Flag Write to Read Time | 10 | - | 10 | - | 10 | - | ns |
| tSPS | SEM Flag Contention Window | 10 | - | 10 | - | 10 | - | ns |

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(6)}$ (CONT'D)

| Symbol | Parameter | 71342X45 |  | 71342X55 |  | 71342X70 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 45 | - | 55 | - | 70 | - | ns |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 40 | - | 50 | - | 60 | - | ns |
| taw | Address Valid to End-of-Write | 40 | - | 50 | - | 60 | - | ns |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 40 | - | 50 | - | 60 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tDW | Data Valid to End-of-Write | 20 | - | 25 | - | 30 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 20 | - | 25 | - | 30 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 3 | - | 3 | - | 3 | - | ns |
| twz | Write Enabled to Output in High-Z ${ }^{(1,2)}$ | - | 20 | - | 25 | - | 30 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 3 | - | 3 | - | 3 | - | ns |
| tswR | SEM Flag Write to Read Time | 10 | - | 10 | - | 10 | - | ns |
| tsPs | SEM Flag Contention Window | 10 | - | 10 | - | 10 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from Low or High impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization but is not production tested.
3. To access RAM, $\overline{C E}=V_{I L}$ and $\overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}$ and $\overline{S E M}=V I L$. Either condition must be valid for the entire tew time.
4. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
5. " X " in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/ $\bar{W}$ CONTROLLED TIMING ${ }^{(1,5,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE CONTROLLED TIMING }}{ }^{(1,5)}$


## NOTES:

1. $\mathrm{R} / \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ must be High during all address transitions.
2. A write occurs during the overlap (tEW or twP) of either $\overline{C E}$ or $\overline{S E M}=V I L$ and $R \bar{W}=V I L$.
3. twr is measured from the earlier of $\overline{C E}$ or $R \bar{W}$ going High to the end-of-write cycle.
4. During this period, the $1 / O$ pins are in the output state, and input signals must not be applied.
5. If the CE Low transition occurs simultaneously with or after the R $\bar{W}$ Low transition, the outputs remain in the High - impedance state.
6. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} \bar{W}$ ) is asserted last.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with the Output Test Load (Figure 2).
8. If $\overline{O E}$ is low during a $\mathrm{R} \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $\mathrm{R} / \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. To access RAM, $\overline{C E}=V I L$ and $\overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}$ and $\overline{S E M}=V$ IL. Either condition must be valid for the entire tEW time.

## TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$



NOTE:

1. $\overline{\mathrm{CE}}=\mathrm{VIH}$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE CONTENTION ${ }^{(1,3,4)}$


NOTES:

1. $\operatorname{DOR}=\mathrm{DOL}=\mathrm{VIL}, \overline{C E}_{\mathrm{R}}=\overline{\mathrm{CE}}=\mathrm{VIH}_{\mathrm{I}}$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
3. This parameter is measured from the point where $R \bar{W}$ " $A$ " or $\overline{S E M}$ " $A$ " goes High until $R \bar{W}$ " $B$ " or $\overline{S E M}$ " B " goes High.
4. If tsPS is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

## FUNCTIONAL DESCRIPTION

The IDT71342 is an extremely fast Dual-Port 4K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAMs and can be read from or written to at the same time, with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$, the Dual-Port RAM enable, and $\overline{\text { SEM }}$, the semaphore enable. The $\overline{\text { CE }}$ and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Table 1 where $\overline{\mathrm{CE}}$ and SEM are both high.

Systems which can best use the IDT71342 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT71342's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT71342 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by
reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor had set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT71342 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{O E}$, and $\mathrm{R} \overline{\mathrm{M}}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through the address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin $\mathrm{Do}_{0}$ is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other (see Table II). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\mathrm{SEM}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence of WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as a one, a fact which the processor will verify by the subsequent read (see Table II). As an example, assume a
processor writes a zero in the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write azero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during a subsequent read. Had a sequence of READWRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 3. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to
the semaphore flag will force its side of the semaphore flaglow and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processorwhich requested itnolonger needs the resource, the entire can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first

## TABLE I — NON-CONTENTION READ/WRITE CONTROL

| Left or Right Port ${ }^{(1)}$ |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R/WW | $\overline{C E}$ | $\overline{\text { SEM }}$ | $\overline{\mathrm{OE}}$ | D0-7 |  |
| X | H | H | X | Z | Port Disabled and in Power Down Mode |
| H | H | L | L | DATAOUT | Data in Semaphore Flag Output on Port |
| X | X | X | H | Z | Output Disabled |
| $f$ | H | L | X | DATAIN | Port Data Bit Do Written Into Semaphore Flag |
| H | L | H | L | DATAOUT | Data in Memory Output on Port |
| L | L | H | X | DATAIN | Data on Port Written Into Memory |
| X | L | L | X | - | Not Allowed |

## NOTE:

1. $A O L=A 10 L \neq A O R-A_{10 R}$.
"H" = HIGH, "L" = LOW, "X" = Don't Care, "Z" = High Impedance, and
" $\int^{\prime \prime}=$ Low-to-High transition.

TABLE II - EXAMPLE SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Function | Do - D7 Left | Do - D7 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left side has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes " 0 " to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT71342.
side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen. Code integrity is of the utmost importance when semaphores are used instead of slower, more restrictive hardware intensive schemes.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES-Some examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT71342's Dual-Port RAM. Say the $4 \mathrm{~K} \times 8$ RAM was to be divided into two $2 \mathrm{~K} \times 8$ blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of the memory.

To take a resource, in this example the lower 2 K of DualPort RAM, the processor on the left port could write and then read a zero into Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2 K . Meanwhile, the right processorwould attemptto perform the same function. Since this processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0 . At this point, the software could choose to try and gain control of the second 2K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write
a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 2 K blocks of Dual-Port RAM with each other.
The blocks do not have to by any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.
Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices had determined which memory area was "off limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.


2721 drw 14
Figure 3. IDT71342 Semaphore Logic

## ORDERING INFORMATION



## FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Military: 25/35/55/70ns (max.)
- Commercial:17/20/25/35/55ns (max.)
- Low-power operation
— IDT7005S
Active: 750 mW (typ.)
Standby: 5mW (typ.)
- IDT7005L

Active: 750 mW (typ.)
Standby: 1 mW (typ.)

- IDT7005 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master, $M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- Battery backup operation-2V data retention
- TTL-compatible, single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Available in 68-pin PGA, quad flatpack, and PLCC, and a 64-pin TQFP
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION:

The IDT7005 is a high-speed 8K $\times 8$ Dual-Port Static RAM. The IDT7005 is designed to be used as a stand-alone 64 K -bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-

## FUNCTIONAL BLOCK DIAGRAM



Port RAM for 16－bit－or－more word systems．Using the IDT MASTER／SLAVE Dual－Port RAM approach in 16－bit or wider memory system applications results in full－speed，error－free operation without the need for additional discrete logic．

This device provides two independent ports with separate control，address，and I／O pins that permit independent， asynchronous access for reads or writes to any location in memory．An automatic power down feature controlled by $\overline{C E}$ permits the on－chip circuitry of each port to enter a very low standby power mode．

Fabricated using IDT＇s CMOS high－performance technol－
ogy，these devices typically operate on only 750 mW of power． Low－power（L）versions offer battery backup data retention capability with typical power consumption of $500 \mu \mathrm{~W}$ from a 2 V battery．

The IDT7005 is packaged in a ceramic 68－pin PGA，an 68－ pin quad flatpack，a PLCC and a 64－pin thin plastic quad flatpack，（TQFP）．Military grade product is manufactured in compliance with the latest revision of MIL－STD－883，Class B， making it ideally suited to military temperature applications demanding the highest level of performance and reliability．

PIN CONFIGURATIONS

NOTE：
This text does not indicate orientation of the the actual part－marking．

| INDEX |  |  |
| :---: | :---: | :---: |
|  |  |  |
| $1 / \mathrm{O}_{2} \mathrm{C}_{10}$ | $10 \times 60$ | $\square \mathrm{A} 5$ |
| 1／О3L－ 11 | 11 59 | ］A4L |
| $\mathrm{I} / \mathrm{O}_{4} \mathrm{C}_{12}$ | 12 汭 | $\square$ Аз |
| I／O5L－ 13 | 13 边 57 | $\square \mathrm{A} 2 \mathrm{~L}$ |
| GND－14 | 14 IDT7005 56 | －A1L |
| I／O6L－ 15 | 15 J68－1 | $\square \mathrm{AOL}$ |
| I／O7L 16 | 16 F68－1 54 | $\square \overline{\mathrm{INTL}}$ |
| Vcc－ 17 | 17 ［ 53 | $\square \overline{B U S Y}$ |
| GND－18 | 18 PLCC／FLATPACK 52 | $\square$ GND |
| I／Oor－19 | 19 TOP VIEW 51 | $\square \mathrm{M} / \bar{S}^{\text {d }}$ |
| I／O1R－20 | 20 － 50 | $\overline{B U S Y}^{\text {BUS }}$ |
| I／O2R－12 | 21 － 49 | $\square \overline{N T}^{1}$ |
| $\mathrm{Vcc} \square^{22}$ | 22 （ 48 | $\square \mathrm{AOR}$ |
| 1／O3R－123 | 23 － 47 | $\square A_{12}$ |
| l／O4R－24 | $24 \times 46$ | $\square \mathrm{A} 2 \mathrm{R}$ |
| I／O5R－ 25 | 25 － 45 | －${ }^{\text {a }}$ R |
| 1／O6R－2 | 26 27 $28293031323334353637383940414243^{44}$ | －A4R |
|  | 2728293031323334353637383940414243 |  |
|  | 丘 | drw 02 |



2738 drw 04
PIN NAMES

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{\mathrm{CE}} \mathrm{R}$ | Chip Enable |
| $\mathrm{R} \overline{\bar{W}} \mathrm{~L}$ | $\mathrm{R} / \bar{W}_{\mathrm{W}}$ | Read/Write Enable |
| $\overline{\mathrm{OEL}}$ | $\overline{\mathrm{OE}} \mathrm{R}$ | Output Enable |
| AoL - A12L | A0R - A12R | Address |
| I/OOL - I/O7L | I/O0R - I/O7R | Data Input/Output |
| $\overline{\text { SEML }}$ | $\overline{\text { SEMR }}$ | Semaphore Enable |
| $\overline{\text { INTL }}$ | $\overline{\text { INTR }}$ | Interrupt Flag |
| $\overline{\text { BUSYL }}$ | $\overline{\text { BUSYR }}$ | Busy Flag |
| M/ $\bar{S}$ |  | Master or Slave Select |
| Vcc |  | Power |
| GND |  | Ground |

## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate oriention of the actual part-marking

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs $^{(1)}$ |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | $\mathrm{R} \overline{\mathrm{W}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{SEM}}$ | I/Oo-7 |  |
| H | X | X | H | High-Z | Deselected: Power-Down |
| L | L | X | H | DATAIN | Write to Memory |
| L | H | L | H | DATAOUT | Read Memory |
| X | X | H | X | High-Z | Outputs Disabled |

NOTE:
2738 tbl 02

1. A0L - A12L IS NOT EQUAL TO A0R - A $12 R$

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL(1)

| Inputs |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | $\mathrm{R} \bar{W}$ | $\overline{O E}$ | SEM | 1/O0-7 |  |
| H | H | L | L | DATAoUt | Read in Semaphore Flag Data Out |
| H | $f$ | X | L | DATAIN | Write I/Oo into Semaphore Flag |
| L | X | X | L | - | Not Allowed |

2738 tbl 03

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOÜT | DC Output <br> Current | 50 | 50 | mA |

## NOTES:

2738 tb 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$ for more than $25 \%$ of the cycle time or $10 \%$ maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of VTERM $\geq \mathrm{Vcc}$ +0.5 V .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTES:
2738 tbl 06

1. $\mathrm{VIL} \geq-1.5 \mathrm{~V}$ for puise width less than 10 ns .
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=3 \mathrm{dvV}$ | 9 | pF |
| COUT | Output <br> Capacitance | VouT $=3 \mathrm{dvV}$ | 10 | pF |

NOTE:
2738 tbl 07

1. This parameter is determined by device characterization but is not production tested. TQFP Package only.
2. 3dv references the interpolated capacitance when the input and output signals switch from 0 V to 3 V or from 3 V to OV .

## DC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VCC $=5.0 \mathrm{~V} \pm 10 \%$ )| Symbol | Parameter | Test Conditions | IDT7005S |  | IDT7005L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| IILII | Input Leakage Current ${ }^{(1)}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Illol | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

NOTE:

1. At $\mathrm{Vcc}=2.0 \mathrm{~V}$ input leakages are undefined.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$


## NOTES:

1. " X " in part numbers indicates power rating ( S or L )
2. $V C C=5 V, T_{A}=+25^{\circ} \mathrm{C}$, and are not production tested. $\mathrm{ICC} D C=120 \mathrm{~mA}$ (TYP)
3. At $f=f M A X$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / t R C$, and using "AC Test Conditions" of input levels of GND to 3V.
4. $f=0$ means no address or control lines change.
5. Port "A"may be either left or right port. Port " $B$ " is the port opposite port " $A$ ".

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$ (Continued) (VCC $=5.0 \mathrm{~V} \pm 10 \%$ )


## NOTES:

1. ' X ' in part numbers indicates power rating ( S or L )
2. $V C C=5 V, T_{A}=+25^{\circ} \mathrm{C}$ and are not production tested. $I C C D C=120 \mathrm{~mA}$ (TYP)
3. At $f=f$ max, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / \mathrm{tRC}$, and using "AC Test Conditions" of input levels of GND to 3 V .
4. $f=0$ means no address or control lines change.
5. Port " $A$ " may be either left or right port. Port " $B$ " is the port opposite port " $A$ ".

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only) $(\mathrm{VLC}=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V})^{(4)}$

| Symbol | Parameter | Test Condition |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | Vcc for Data Retention | $\mathrm{VcC}=2 \mathrm{~V}$ |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current | $\begin{aligned} & \overline{\mathrm{CE}} \geq \mathrm{VHC}^{\prime} \\ & \mathrm{VIN} \geq \mathrm{VHC} \text { or } \leq \mathrm{VLC} \\ & \overline{\mathrm{SEM}} \geq \mathrm{VHC} \end{aligned}$ | MIL. COM'L. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  |  | - | 100 | 1500 |  |
| $\mathrm{tCDR}^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t \mathrm{R}^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{tRC}^{(2)}$ | - | - | ns |

NOTES:

1. $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{Vcc}=2 \mathrm{~V}$
2. $\operatorname{tRC}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $5 \mathrm{~ns} \mathrm{Max}$. |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure $1 \& 2$ |
| 2738 tbl 12 |  |



Figure 1. AC Output Test Load


2738 drw 06
Figure 2. Output Load (For tLZ, tHZ, tWZ, tow) Including scope and jig

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$| Symbol | Parameter | IDT7005X17 Com'l Only |  | $\begin{aligned} & \text { IDT7005X20 } \\ & \text { Com'I Only } \\ & \hline \end{aligned}$ |  | IDT7005X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 17 | - | 20 | - | 25 | - | ns |
| taA | Address Access Time | - | 17 | - | 20 | - | 25 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 17 | - | 20 | - | 25 | ns |
| taoe | Output Enable Access Time | - | 10 | - | 12 | - | 13 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 10 | - | 12 | - | 15 | ns |
| tpu | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 17 | - | 20 | - | 25 | ns |
| tSOP | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 10 | - | 10 | - | 10 | - | ns |
| tSAA | Semaphore Address Access Time | - | 17 | - | 20 | - | 25 | ns |


| Symbol | Parameter | IDT7005X35 |  | IDT7005X55 |  | $\begin{aligned} & \text { IDT7005X70 } \\ & \text { MIL ONLY } \\ & \hline \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 35 | - | 55 | - | 70 | - | ns |
| taA | Address Access Time | - | 35 | - | 55 | - | 70 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 35 | - | 55 | - | 70 | ns |
| taoe | Output Enable Access Time | - | 20 | - | 30 | - | 35 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 25 | - | 30 | ns |
| tpu | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 35 | - | 50 | - | 50 | ns |
| tSop | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 15 | - | 15 | - | 15 | - | ns |
| tSAA | Semaphore Address Access Time | 一 | 35 | - | 55 | - | 70 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{C E}=$ VIL and $\overline{S E M}=\mathrm{VIH}$. To access semaphore, $\overline{\mathrm{CE}}=\mathrm{VIN}$ and $\overline{\mathrm{SEM}}=\mathrm{VIL}$.
4. ' X ' in part numbers indicates power rating ( S or L ).

## WAVEFORM OF READ CYCLES ${ }^{(5)}$



NOTES:

1. Timing depends on which signal is asserted last, $\overline{O E}$ or $\overline{C E}$.
2. Timing depends on which signal is de-asserted first $\overline{C E}$ or $\overline{O E}$.
3. tBDDdelay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last taOe, tace, taA or tBdo.
5. $\overline{S E M}=\mathrm{VIH}$.

## TIMING OF POWER-UP POWER-DOWN



AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$

| Symbol | Parameter | IDT7005X17 Com'I Only |  | IDT7005X20 Com'I Only |  | IDT7005X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 17 | - | 20 | - | 25 | - | ns |
| tEw | Chip Enable to End-of-Write ${ }^{(3)}$ | 12 | - | 15 | - | 20 | - | ns |
| taw | Address Valid to End-of-Write | 12 | - | 15 | - | 20 | - | ns |
| tas | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 12 | - | 15 | - | 20 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tDw | Data Valid to End-of-Write | 10 | - | 15 | - | 15 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 10 | - | 12 | - | 15 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 10 | - | 12 | - | 15 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tswRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 5 | - | 5 | - | 5 | - | ns |
| tSPS | SEM Flag Contention Window | 5 | - | 5 | - | 5 | - | ns |


| Symbol | Parameter | IDT7005X35 |  | IDT7005X55 |  | $\begin{aligned} & \text { IDT7005X70 } \\ & \text { MIL. Only } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Max | Min. | Max. | Min | Max | Min |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 35 | - | 55 | - | 70 | - | ns |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 30 | - | 45 | - | 50 | - | ns |
| taw | Address Valid to End-of-Write | 30 | - | 45 | - | 50 | - | ns |
| tas | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 25 | - | 40 | - | 50 | - | ns |
| tWR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End-of-Write | 15 | - | 30 | - | 40 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 25 | - | 30 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 15 | - | 25 | - | 30 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tSWRD | $\overline{\text { SEM Flag Write to Read Time }}$ | 5 | - | 5 | - | 5 | - | ns |
| tSPS | SEM Flag Contention Window | 5 | - | 5 | - | 5 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figure 2).
2. This parameter is guaranteed by device characterization but is not production tested.
3. To access RAM, $\overline{C E}=$ VIL, $\overline{S E M}=$ VIH. To access semaphore, $\overline{C E}=V I H$ and $\overline{S E M}=$ VIL. Either condition must be valid for the entire tEW time.
4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
5. ' $X$ ' in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE CYCLE NO. $1, \mathrm{R} \overline{\mathrm{W}}$ CONTROLLED TIMING ${ }^{(1,5,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED TIMING ${ }^{(1,5)}$


1. $\mathrm{R} \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ must be high during all address transitions.
2. A write occurs during the overlap (tEW or twP) of a low $\overline{C E}$ and a low $R / \bar{W}$ for memory array writing cycle.
3. twR is measured from the earlier of $\overline{\mathrm{CE}}$ or $\mathrm{R} \bar{W}$ (or $\overline{\mathrm{SEM}}$ or $\mathrm{R} \bar{W}$ ) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the $\overline{\mathrm{CE}}$ or $\overline{\mathrm{SEM}}$ low transition occurs simultaneously with or after the $\mathrm{R} \overline{\mathrm{W}}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{\mathrm{CE}}$ or $\mathrm{R} \overline{\mathcal{W}}$.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured $+/-500 \mathrm{mv}$ from steady state with the Output Test Load (Figure 2).
8. If $\overline{O E}$ is low during $\mathrm{R} \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz +tDW ) to allow the I/O drivers to tum off and data to be placed on the bus for the required tow. If $\overline{\mathrm{OE}}$ is high during an $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. To access RAM, $\overline{C E}=$ VIH and $\overline{S E M}=$ VIL. To access semaphore, $\overline{C E}=V I H$ and $\overline{S E M}=$ VIL. tEw must be met for either condition.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$


NOTE:

1. $\overline{\mathrm{CE}}=\mathrm{VIH}$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$


NOTES:

1. $\operatorname{DOR}=\mathrm{DOL}=\mathrm{VIL}, \overline{\mathrm{CE}}=\overline{\mathrm{CE}}=\mathrm{VIH}$.
2. All timing is the same for left and right ports. Port " $A$ " may be either left or right port. " $B$ " is the opposite from port " $A$ ".
3. This parameter is measured from $R \bar{W}_{A}$ or $\overline{S E M}_{A}$ going High to $R / \bar{W}_{B}$ or $\overline{S E M}_{B}$ going High.
4. If tSPS is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

| Symbol | Parameter | IDT7005X17 <br> Com' Only |  | IDT7005X20 Com' Only |  | IDT7005X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/S $=\mathrm{H}$ ) |  |  |  |  |  |  |  |  |
| tBAA | BUSY Access Time from Address Match | - | 17 | - | 20 | - | 20 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | 17 | - | 20 | - | 20 | ns |
| tBac | BUSY Access Time from Chip Enable | - | 17 | - | 20 | - | 20 | ns |
| tBDC | BUSY Disable Time from Chip Enable | - | 17 | - | 17 | - | 17 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 17 | - | 20 | , - | 25 | ns |
| BUSY TIMING (M/ $\bar{S}=\mathrm{L}$ ) |  |  |  |  |  |  |  |  |
| tw | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(5)}$ | 13 | - | 15 | - | 17 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| tWDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 30 | - | 45 | - | 50 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 25 | - | 35 | - | 35 | ns |


| Symbol | Parameter | IDT7005X35 |  | IDT7005X55 |  | $\begin{aligned} & \text { IDT7005X70 } \\ & \text { MIL, ONLY } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/ $\overline{\mathbf{S}}=\mathbf{H}$ ) |  |  |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address Match | - | 20 | - | 45 | - | 45 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | 20 | - | 40 | - | 40 | ns |
| tBAC | BUSY Access Time from Chip Enable | - | 20 | - | 40 | - | 40 | ns |
| tBDC | BUSY Disable Time from Chip Enable | - | 20 | - | 35 | - | 35 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 35 | - | 55 | - | 70 | ns |
| BUSY TIMING (M/S $=$ L) |  |  |  |  |  |  |  |  |
| twB | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(5)}$ | 25 | - | 25 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| tWDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 60 | - | 80 | - | 95 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | 二 | 45 | - | 65 | - | 80 | ns |

## NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0 , tWDD - tWP (actual) or tDDD - tDW (actual).
4. To ensure that the write cycle is inhibited on port " B " during contention with port " A ".
5. To ensure that a write cycle is completed on port " B " after contention on port " A ".
6. " X " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ WITH $\overline{B_{U S Y}^{(2,5)}}\left(\mathbf{M} / \mathrm{S}=\mathrm{V}_{\mathrm{H}}\right)$


## NOTES:

1. To ensure that the earlier of the two ports wins. taps is ignored for for $M / \bar{S}=V I L$ (slave).
2. $\overline{C E}_{L}=\overline{C E}_{R}=V I L$
3. $\overline{\mathrm{OE}}=$ VIL for the reading port.
4. If $M / \bar{S}=V I L$ (slave), then $\overline{B U S Y}$ is an input $\left(\overline{B U S Y^{\prime \prime}} A^{"}=V I H\right)$, and $\overline{B U S Y}{ }^{\prime \prime} B^{\prime}=$ "don't care", for this example.
5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port " $B$ " is the port opposite port " $A$ ".

## TIMING WAVEFORM OF WITH WRITE BUSY



NOTE:

1. tWH must be met for both $\overline{B U S Y}$ input (slave) and output (master).
2. $\overline{B U S Y}$ is asserted on Port " $B$ " Blocking $R \bar{W} " B$ ", until $\overline{B U S Y} " B$ " goes High.

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E} \operatorname{TIMING}{ }^{(1)}(\mathbf{M} / \bar{S}=\mathbf{H})$


WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $\operatorname{TIMING}{ }^{(1)}(M / \bar{S}=H)$


NOTES:

1. All timing is the same for left and right ports. Port " A " may be either the left or right port. Port " B " is the port opposite from port " A ".
2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$

| Symbol | Parameter | IDT7005X17 <br> Com'l Only |  | IDT7005X20Com'I Only |  | IDT7005X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 15 | - | 20 | - | 20 | ns |
| tiNR | Interrupt Reset Time | - | 15 | - | 20 | - | 20 | ns |


|  | Parameter | IDT7005X35 |  | IDT7005X55 |  | IDT7005X70 <br> MIL. ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tINS | Interrupt Set Time | - | 25 | - | 40 | - | 50 | ns |
| tINR | Interrupt Reset Time | - | 25 | - | 40 | - | 50 | ns |

NOTE:

1. "X" in part numbers indicates power rating ( S or L ).

## WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$



## NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from port " $A$ ".
2. See Interrupt truth table.
3. Timing depends on which enable signal ( $\overline{C E}$ or $R / \bar{W}$ ) asserted last.
4. Timing depends on which enable signal ( $\overline{C E}$ or $R \bar{W}$ ) is de-asserted first.

## TRUTH TABLES

## TRUTH TABLE I — INTERRUPT FLAG ${ }^{(1)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} / \bar{W} \mathrm{~L}$ | $\overline{\mathrm{CE}} \mathrm{L}$ | $\overline{O E L}$ | A12L-A0L | INTL | $\mathrm{R} / \bar{W}_{\mathrm{W}}$ | $\overline{C E E R}^{\text {Cr }}$ | $\overline{O E}_{R}$ | A12R-A0R | $\overline{\text { INTR }}$ |  |
| L | L | X | 1FFF | X | X | X | X | X | $\mathrm{L}^{(2)}$ | Set Right $\overline{\text { NTR }}$ Flag |
| X | X | X | X | X | X | L | L | 1FFF | $H^{(3)}$ | Reset Right INTR Flag |
| X | X | X | X | $L^{(3)}$ | L | L | X | 1FFE | X | Set Left INTL Flag |
| X | L | L | 1FFE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left INTL. Flag |

## NOTES:

1. Assumes $\overline{B U S Y} L=\overline{B U S Y}{ }_{R}=V I H$.
2. If $\overline{B U S Y L}=\mathrm{VIL}$, then no change.
3. If $\overline{B U S Y}=$ VIL, then no change.

TRUTH TABLE II - ADDRESS BUSY
ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{\text { CER }}$ | A0L-A12L <br> A0R-A12R | $\overline{\mathrm{BUSY}}{ }^{(1)}$ | $\overline{B U S Y}^{\text {a }}{ }^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES:
2738 tbl 18

1. Pins $\overline{B U S Y} L$ and $\overline{B U S Y} R$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{B U S Y} \times$ outputs on the IDT7005 are push-pull, not open drain outputs. On slaves the $\bar{B} U S Y X$ input internally inhibits writes.
2. ' $L$ ' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either $\overline{B U S Y} L$ or $\overline{B U S Y} A=L o w$ will result. $\overline{B U S Y} L$ and $\overline{B U S Y} R$ outputs can not be low simultaneously.
3. Writes to the left port are internally ignored when $\overline{B U S Y} L$ outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when $\overline{B U S Y} \bar{R}$ outputs are driving low regardless of actual logic level on the pin.

## TRUTH TABLE III - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do - D7 Left | D0-D7 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

NOTE:
2738 tbl 19

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7005.

## FUNCTIONAL DESCRIPTION

The IDT7005 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7005 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{C E}$ high). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mailbox or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location 1FFE (HEX), where a write is defined as $\overline{\mathrm{CE}}=\mathrm{R} / \overline{\mathrm{W}}=\mathrm{V}$ IL per the Truth Table. The left port clears the interrupt through access of address location 1FFE when $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{VIL}$. For this example, $\mathrm{R} \overline{\mathrm{W}}$ is a "don't care". Likewise, the right port interrupt flag (INTR) is asserted when
the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag ( $\overline{\mathrm{INT}} \mathrm{R}$ ), the right port must read the memory location 1FFF. The message ( 8 bits) at 1FFE or 1FFF is userdefined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all


Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7005 RAMs.
applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $M / \bar{S}$ pin. Once in slave mode the $\overline{B U S Y}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7005 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7005 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7005 RAM the busy pin is an output if the part is used as a master ( $\mathrm{M} / \mathrm{S} \operatorname{pin}=\mathrm{H}$ ), and the busy pin is an input if the part used as a slave ( $M / \mathrm{S}$ pin $=\mathrm{L}$ ) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be
initiated with the $\mathrm{R} / \overline{\mathrm{W}}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT7005 is an extremely fast Dual-Port $8 \mathrm{~K} \times 8$ CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical infunction to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, anon-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$, the Dual-Port RAM enable, and $\overline{\text { SEM }}$, the semaphore enable. The $\overline{\mathrm{CE}}$ and $\overline{\mathrm{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{C E}$ and $\overline{\text { SEM }}$ are both high.

Systems which can best use the IDT7005 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7005's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the
maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7005 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7005 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{O E}$, and $R / \bar{W}$ ) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\text { SEM }}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a testloop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming
technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES-SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7005's Dual-Port RAM. Say the $8 \mathrm{~K} \times 8$ RAM was to be divided into two $4 \mathrm{~K} \times 8$ blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4 K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4 K . Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and
perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.


Figure 4. IDT7005 Semaphore Logic
2738 drw 20

## ORDERING INFORMATION




Integrated Device Technology, Inc.

HIGH-SPEED
16K x 8 DUAL-PORT
STATIC RAM

## FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Military: 25/35/55/70ns (max.)
— Commercial: 17/20/25/35/55ns (max.)
- Low-power operation
- IDT7006S

Active: 750 mW (typ.)
Standby: 5mW (typ.)

- IDT7006L

Active: 750 mW (typ.)
Standby: 1mW (typ.)

- IDT7006 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master,
$M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- Battery backup operation-2V data retention
- TTL-compatible, single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Available in 68-pin PGA, quad flatpack, PLCC, and a 64pin TQFP
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION:

The IDT7006 is a high-speed $16 \mathrm{~K} \times 8$ Dual-Port Static

## FUNCTIONAL BLOCK DIAGRAM



RAM. The IDT7006 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 16 -bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in fullspeed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\mathrm{CE}}$ permits the on-chip circuitry of each port to enter a very low

## PIN CONFIGURATIONS

standby power mode.
Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750 mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of $500 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7006 is packaged in a ceramic 68-pin PGA, an 68pin quad flatpack, a PLCC, and a 64-pin thin plastic quad flatpack, TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

$\square \square \square \square \square \square \square \square \square \square \square \square \square \square ا ~ 42 ~ 43 ~$


NOTE:

1. This text is does not indicate the actual part-marking


PIN NAMES

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{\mathrm{CE}}$ R | Chip Enable |
| $\mathrm{R} \overline{\mathrm{W}} \mathrm{L}$ | $\mathrm{R} / \overline{\mathrm{W}} \mathrm{R}$ | Read/Write Enable |
| $\overline{\mathrm{OE}} \mathrm{L}$ | $\overline{\mathrm{OE}} \mathrm{R}$ | Output Enable |
| A0L-A13L | A0R - A13R | Address |
| 1/OOL - I/O7L | I/OOR - 1/O7R | Data Input/Output |
| $\overline{\text { SEML }}$ | $\overline{\text { SEM }}$ R | Semaphore Enable |
| INTL | INTR | Interrupt Flag |
| $\overline{\text { BUSYL }}$ | $\overline{\text { BUSYR }}$ | Busy Flag |
| M/ $\bar{S}$ |  | Master or Slave Select |
| Vcc |  | Power |
| GND |  | Ground |

## NOTES:

2739 tbl 01

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate orientation of the actual part-marking

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs ${ }^{(1)}$ |  |  |  | Outputs | Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | R $\bar{W}$ | $\overline{\mathrm{OE}}$ | SEM | 1/O0-7 |  |  |
| H | X | X | H | High-Z | Deselected: Power-Down |  |
| L | L | X | H | DATAIN | Write to Memory |  |
| L | H | L | H | DATAOUT | Read Memory |  |
| X | X | H | X | High-Z | Outputs Disabled |  |

NOTE:

1. A0L - A13L is not equal to $A 0 R$ - $A_{13 R}$

## TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

| Inputs |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | $\mathrm{R} \overline{\mathbf{W}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{SEM}}$ | VO0-7 |  |
| H | H | L | L | DATAOUT | Read Data in Semaphore Flag Data Out |
| H | $\boldsymbol{f}$ | X | L | DATAIN | Write I/Oo into Semaphore Flag |
| L | X | X | L | - | Not Allowed |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTES:
2739 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functiona! operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $V c c+0.5 \mathrm{~V}$ for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of $\mathrm{VTERM} \leq \mathrm{Vcc}$ +0.5 V .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING

 CONDITIONS| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{VIH}_{\text {IH }}$ | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTES:

1. $V_{I L} \geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed $V c c+0.5 \mathrm{~V}$.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | Vin $=3 \mathrm{dV}$ | 9 | pF |
| Cout | Output <br> Capacitance | VoUT $=3 \mathrm{dV}$ | 10 | pF |

## NOTE:

1. This parameter is determined by device characterization, but is not production tested (TQFP Package Only).
2. 3 dv references the interpolated capacitance when the input and output signals switch from OV to 3 V or from 3 V to OV .

## DC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VCC = $5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT7006S |  | IDT7006L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \|ILII | Input Leakage Current ${ }^{(1)}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| ILLOI | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| VoL | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

NOTE:

1. At $\mathrm{Vcc}=2.0 \mathrm{~V}$ input leakages are undefined.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$ (Continued) (VCC $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | Version |  | X17 Only <br> Max. |  | $\begin{aligned} & \text { X20 } \\ & \text { Only } \\ & \text { Max. } \end{aligned}$ | $\begin{array}{r} 7006 \\ \text { Typ. }{ }^{(2)} \end{array}$ | $\begin{aligned} & \text { X25 } \\ & \text { Max. } \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \mathrm{CE}=\text { VIL, Outputs Open } \\ & \mathrm{SEM}=\mathrm{V}_{1 H} \\ & \mathrm{f}=\mathrm{fMAX}^{(3)} \end{aligned}$ | MIL. $\quad \begin{aligned} & \text { S } \\ & \\ & \end{aligned}$ | - | - | - | - | $\begin{aligned} & 155 \\ & 155 \end{aligned}$ | $\begin{aligned} & 340 \\ & 280 \end{aligned}$ | mA |
|  |  |  | COM'L. | $\begin{aligned} & 170 \\ & 170 \end{aligned}$ | $\begin{aligned} & \hline 310 \\ & 260 \end{aligned}$ | $\begin{aligned} & \hline 160 \\ & 160 \end{aligned}$ | $\begin{aligned} & 290 \\ & 240 \end{aligned}$ | $\begin{aligned} & \hline 155 \\ & 155 \end{aligned}$ | $\begin{aligned} & \hline 265 \\ & 220 \end{aligned}$ |  |
| ISB1 | Standby Current (Both Ports — TTL Level Inputs) | $\begin{aligned} & \overline{\overline{\mathrm{CE}} \mathrm{~L}}=\overline{\mathrm{CE}} \mathrm{R}=\mathrm{V}_{\mathrm{IH}} \\ & \mathrm{SEM}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{V}_{\mathrm{IH}} \\ & \mathrm{f}=\mathrm{fmax}^{(3)} \end{aligned}$ | MIL. $\quad$ S | - | - | - | - | $\begin{aligned} & \hline 16 \\ & 16 \end{aligned}$ | 80 | mA |
|  |  |  | COM'L. S | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 60 \\ & 50 \end{aligned}$ | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & \hline 60 \\ & 50 \end{aligned}$ | $\begin{aligned} & \hline 16 \\ & 16 \end{aligned}$ | $\begin{aligned} & 60 \\ & 50 \end{aligned}$ |  |
| ISB2 | Standby Current (One Port — TTL Level Inputs) | $\overline{\mathrm{CE}}{ }^{\prime \prime} \mathrm{A}^{\prime}=\mathrm{VIL}_{\text {and }} \overline{\mathrm{CE}}^{\prime \prime} \mathrm{B}^{\prime \prime}=\mathrm{VIH}^{(5)}$ <br> Active Port Outputs Open $\begin{aligned} & f=f_{\text {MAX }}{ }^{(3)} \\ & \overline{\operatorname{SEM}}=\overline{\operatorname{SEM}} \mathrm{L} \geq V_{I H} \end{aligned}$ | MIL. S <br>  L | - | - | - | - | $\begin{aligned} & 90 \\ & 80 \end{aligned}$ | $\begin{aligned} & 215 \\ & 180 \end{aligned}$ | mA |
|  |  |  | COM'L. | $\begin{aligned} & 105 \\ & 105 \end{aligned}$ | $\begin{aligned} & 190 \\ & 160 \end{aligned}$ | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ | $\begin{aligned} & 180 \\ & 150 \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ |  |
| IsB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | $\begin{aligned} & \text { Both Ports } \overline{\mathrm{CE}} \mathrm{~L} \text { and } \\ & \overline{\mathrm{CER}} \geq \mathrm{VCc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{VCC}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)} \\ & \overline{\mathrm{SEMR}}=\overline{\mathrm{SEM}} \geq \mathrm{VCC}-0.2 \mathrm{~V} \end{aligned}$ | MIL. S <br>  L <br> COM'L. S <br>  L | 二 | - | - | - | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | 30 10 | mA |
|  |  |  |  | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | 15 5 |  |
| IsB4 | Full Standby Current (One Port - All CMOS Level Inputs) |  | MIL. | - | - | - | - - | 85 85 | 200 170 | mA |
|  |  |  | $\text { COM'L. } \mathrm{S}$ <br> L | 100 100 | 170 140 | 90 90 | 155 130 | 85 85 | 145 120 |  |

NOTES:

1. ' $X$ ' in part numbers indicates power rating ( S or L )
2. $V C C=5 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$, and are not production tested. ICC $D C=120 \mathrm{~mA}$ (TYP)
3. At $f=$ fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / \mathrm{tRC}$, and using "AC Test Conditions" of input levels of GND to 3V.
4. $f=0$ means no address or comtrol lines change.
5. Port " A " may be either left of right port. Port " B " is the opposite from port " A ".

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$ (Continued) (Vcc $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | Version | $\begin{array}{r} 700 \\ \text { Typ. }{ }^{(2)} \end{array}$ | X35 Max. |  | X55 Max. |  | X70 ONLY Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Dynamic Operating Current <br> (Both Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}=\text { VIL, Outputs Open }} \\ & \text { SEM }=\mathrm{V}_{1 H} \\ & \mathrm{f}=\mathrm{fmax}^{(3)} \end{aligned}$ | MIL.S  <br>  L | $\begin{aligned} & \hline 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | $\begin{aligned} & \hline 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | $\begin{aligned} & 140 \\ & 140 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | mA |
|  |  |  | COM'L. | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 250 \\ & 210 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 250 \\ & 210 \end{aligned}$ | - | - |  |
| ISB1 | Standby Current (Both Ports — TTL Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}} \mathrm{~L}=\overline{\mathrm{CE}} \mathrm{R}=\mathrm{V}_{\mathrm{IH}} \\ & \mathrm{SEMR}=\overline{\mathrm{SEM}} \mathrm{~L}=\hat{V I H} \\ & \mathrm{f}=\mathrm{fmAx} \end{aligned}$ | $\begin{array}{ll}\text { MIL. } & \mathrm{S} \\ & \mathrm{L}\end{array}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{aligned} & 80 \\ & 65 \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{aligned} & 80 \\ & 65 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 80 \\ & 65 \end{aligned}$ | mA |
|  |  |  | $\begin{array}{ll} \hline \text { COM'L. } & \mathrm{S} \\ & \text { L } \end{array}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{aligned} & 60 \\ & 50 \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{aligned} & 60 \\ & 50, \end{aligned}$ | - | - |  |
| ISB2 | Standby Current (One Port — TTL Level Inputs) | $\overline{\mathrm{CE}} \mathrm{AA}^{\prime}=\mathrm{V}_{\mathrm{IL}} \text { and } \overline{\mathrm{CE}}_{\mathrm{L}^{\prime}} \mathrm{B}^{\prime}=\mathrm{V}_{1 H}{ }^{(5)}$ <br> Active Port Outputs Open, $\begin{aligned} & f=f_{M A X}{ }^{(3)} \\ & \overline{S E M}_{R}=\overline{S E M} L=V_{I H} \end{aligned}$ | MIL. S | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 190 \\ & 160 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 190 \\ & 160 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 190 \\ & 160 \end{aligned}$ | mA |
|  |  |  | COM'L. $\begin{array}{cc}\text { S } \\ & L\end{array}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 155 \\ & 130 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 155 \\ & 130 \end{aligned}$ | - | - |  |
| ISB3 | Full Standby Current (Both Ports - All CMOS Level Inputs)$\overline{\mathrm{SEM}} \mathrm{R}=\overline{\mathrm{SEM}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | $\begin{aligned} & \text { Both Ports CEL and } \\ & \overline{C E R} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)} \end{aligned}$ | MIL. $\quad$ S | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | mA |
|  |  |  | COM'L. S <br>  L | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | - | - |  |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) | $\begin{aligned} & \text { CE"A" }^{\prime} \leq 0.2 \mathrm{~V} \text { and } \\ & \text { CE"B" }^{2} \geq \mathrm{VCC}-0.2 \mathrm{~V}^{(5)} \\ & \overline{\text { SEMR }}=\overline{\mathrm{SEM}} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{VCC}-0.2 \mathrm{~V} \text { or } \\ & \text { VIN } \leq 0.2 \mathrm{~V} \end{aligned}$ <br> Active Port Outputs Open, $\mathrm{f}=\mathrm{fmax}^{(3)}$ | MIL. | 80 80 | 175 150 | 80 80 | 175 150 | 75 75 | 175 150 | mA |
|  |  |  | $\begin{array}{\|ll} \hline \text { COM'L. } & \mathrm{S} \\ & \mathrm{~L} \end{array}$ | 80 80 | 135 110 | 80 80 | 135 110 | - | - |  |

NOTES:

1. ' X ' in part numbers indicates power rating ( S or L )
2. $V C C=5 \mathrm{~V}, \mathrm{~T}_{A}=+25^{\circ} \mathrm{C}$, and are not production tested. ICC DC=120ma (TYP)
3. At $\mathrm{f}=\mathrm{fmax}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / \mathrm{tRC}$, and using "AC Test Conditions" of input levels of GND to 3V.
4. $f=0$ means no address or comtrol lines change.
5. Port "A" may be either left or right port. Port "B"is the opposite from port "A".

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only) $(\mathrm{VLC}=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V})^{(4)}$

| Symbol | Parameter | Test Condition |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | Vcc for Data Retention | $\begin{aligned} & \mathrm{VCC}=2 \mathrm{~V} \\ & \overline{\mathrm{CE}} \geq \mathrm{VHC} \\ & \mathrm{VIN} \geq \mathrm{VHC} \text { or } \leq \mathrm{VLC} \end{aligned}$ |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current |  | MIL. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 100 | 1500 |  |
| $\operatorname{tCDR}^{(3)}$ | Chip Deselect to Data Retention Time | $\overline{\mathrm{SEM}} \geq \mathrm{VHC}$ |  | 0 | - | - | ns |
| $t \mathrm{R}^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{tRC}^{(2)}$ | - | - | ns |

## NOTES:

1. $T \mathrm{~A}=+25^{\circ} \mathrm{C}, \mathrm{VCC}=2 \mathrm{~V}$, and are not production tested.
2. tRc = Read Cycle Time
3. This parameter is guaranteed but not tested.
4. At $\mathrm{Vcc}=2 \mathrm{~V}$ input leakages are undefined

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

Input Pulse Levels<br>Input Rise/Fall Times<br>Input Timing Reference Levels<br>Output Reference Levels<br>Output Load

## GND to 3.0 V 5ns Max.



Figure 1. AC Output Test Load


Figure 2. Output Load (5pF for tLz, thz, twz, tow) Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$

| Symbol | Parameter | IDT7006X17 Com'I Only |  | IDT7006X20 Com'I Only |  | IDT7006X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 17 | - | 20 | - | 25 | - | ns |
| tAA | Address Access Time | - | 17 | - | 20 | - | 25 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 17 | - | 20 | - | 25 | ns |
| taoe | Output Enable Access Time | - | 10 | - | 12 | - | 13 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| ttz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 10 | - | 12 | - | 15 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 17 | - | 20 | - | 25 | ns |
| tsop | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 10 | - | 10 | - | 10 | - | ns |
| tsAA | Semaphore Address Access Time | - | 17 | - | 20 | - | 25 | ns |


| Symbol | Parameter | IDT7006X35 |  | IDT7006X55 |  | $\begin{aligned} & \text { IDT7006X70 } \\ & \text { MIL ONLY } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tre | Read Cycle Time | 35 | - | 55 | - | 70 | - | ns |
| taA | Address Access Time | - | 35 | - | 55 | - | 70 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 35 | - | 55 | - | 70 | ns |
| taoe | Output Enable Access Time | - | 20 | - | 30 | - | 35 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 25 | - | 30 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 35 | - | 50 | - | 50 | ns |
| tsop | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 15 | - | 15 | - | 15 | - | ns |
| tsaA | Semaphore Address Access Time | - | 35 | - | 55 | - | 70 | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{\mathrm{CE}}=\mathrm{VIL}$ and $\overline{\mathrm{SEM}}=\mathrm{VIH}$. To access semaphore $\overline{\mathrm{CE}}=\mathrm{VIH}$ and $\overline{\mathrm{SEM}}=\mathrm{VIL}$
4. ' $X$ ' in part numbers indicates power rating ( $S$ or L).

## WAVEFORM OF READ CYCLES ${ }^{(5)}$



NOTES:

1. Timing depends on which signal is asserted last, $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
2. Timing depends on which signal is de-asserted first $\overline{C E}$ or $\overline{O E}$.
3. tbDD delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last $\operatorname{tAOE}, \mathrm{t} A C E, \mathrm{t} A \mathrm{~A}$ or tBDD .
5. $\overline{\mathrm{SEM}}=\mathrm{VIH}$.

TIMING OF POWER-UP POWER-DOWN


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$

| Symbol | Parameter | IDT7006X17Com'I Only |  | $\begin{aligned} & \text { IDT7006X20 } \\ & \text { Com'I Only } \\ & \hline \end{aligned}$ |  | IDT7006X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 17 | - | 20 | - | 25 | - | ns |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 12 | - | 15 | - | 20 | - | ns |
| taw | Address Valid to End-of-Write | 12 | - | 15 | - | 20 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 12 | - | 15 | - | 20 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End-of-Write | 10 | - | 15 | - | 15 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 10 | - | 12 | - | 15 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 10 | - | 12 | - | 15 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tSWRD | SEM Flag Write to Read Time | 5 | - | 5 | - | 5 | - | ns |
| tsps | $\overline{\text { SEM }}$ Flag Contention Window | 5 | - | 5 | - | 5 | - | ns |


| Symbol | Parameter | IDT7006X35 |  | IDT7006X55 |  | IDT7006X70 MIL. ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 35 | - | 55 | - | 70 | - | ns |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 30 | - | 45 | - | 50 | - | ns |
| taw | Address Valid to End-of-Write | 30 | - | 45 | - | 50 | - | ns |
| tas | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 25 | - | 40 | - | 50 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tDw | Data Valid to End-of-Write | 15 | - | 30 | - | 40 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 25 | - | 30 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 15 | - | 25 | - | 30 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tswRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 5 | - | 5 | - | 5 | - | ns |
| tSPS | $\overline{\text { SEM }}$ Flag Contention Window | 5 | - | 5 | - | 5 | - | ns |
| NOTES: |  |  |  |  |  |  |  | 739 tol 1 |

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 2).
2. This parameter is guaranteed by device characterization, but is not production tested but not tested.
3. To access RAM, $\overline{C E}=\mathrm{L}, \overline{\mathrm{SEM}}=\mathrm{H}$. To access semaphore, $\overline{\mathrm{CE}}=\mathrm{H}$ and $\mathrm{SEM}=\mathrm{L}$. Either condition must be valid for the entire tEW time.
4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
5. ' $X$ ' in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE CYCLE NO. $1, \mathrm{R} \overline{\mathrm{W}}$ CONTROLLED TIMING ${ }^{(1,5,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. $2, \overline{\mathrm{CE}}$ CONTROLLED TIMING ${ }^{(1,5)}$


## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ must be high during all address transitions.
2. A write occurs during the overlap (tEW or twP) of a low $\overline{C E}$ and a low $R / \bar{W}$ for memory array writing cycle.
3. twr is measured from the earlier of $\overline{\mathrm{CE}}$ or $\mathrm{R} \bar{W}$ (or $\overline{\mathrm{SEM}}$ or $\mathrm{R} \bar{M}$ ) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ or $\overline{S E M}$ low transition occurs simultaneously with or after the $\mathrm{R} \overline{\mathrm{W}}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{C E}$ or $R \bar{W}$.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured by $+/-500 \mathrm{mV}$ from steady state with the Output Test Load (Figure 2)
8. If $\overline{O E}$ is low during $\mathrm{R} / \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\mathrm{OE}}$ is high during an $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twe.
9. To access RAM, $\overline{C E}=$ VIL and $\overline{S E M}=$ VIH. To access semaphore $\overline{C E}=\mathrm{VIH}$ and $\overline{S E M}=$ VIL. tew must be met for either condition.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$


NOTE:
2739 drw 11

1. $\overline{\mathrm{CE}}=\mathrm{VIH}$ for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$



NOTES:

1. $\mathrm{DOR}^{2}=\mathrm{DOL}=\mathrm{VIL}, \overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{CE}}=\mathrm{VIH}$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. All timing is the same for left and right ports. Port " A " may be either left or right port. Port " B " is the opposite from port " A ".

3. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

AC ELECTRICAL CHARACTERISTICS OVER THE

## OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

| Symbol | Parameter | IDT7006X17 <br> Com'l Only |  | IDT7006X20 Com'l Only |  | IDT7006X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/S = H ) |  |  |  |  |  |  |  |  |
| tBAA | BUSY Access Time from Address Match | - | 17 | - | 20 | - | 20 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | 17 | - | 20 | - | 20 | ns |
| tbac | $\overline{\text { BUSY }}$ Access Time from Chip Enable LOW | - | 17 | - | 20 | - | 20 | ns |
| tBDC | BUSY Disable Time from Chip Enable HIGH | - | 17 | - | 17 | - | 17 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tbid | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 17 | - | 20 | - | 25 | ns |
| BUSY TIMING (M/S = L) |  |  |  |  |  |  |  |  |
| twB | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tWH | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(5)}$ | 13 | - | 15 | - | 17 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| tWDD | Write Pulse to Data Delay ${ }^{(1)}$ | 一 | 30 | - | 45 | - | 50 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 25 | 一 | 30 | - | 35 | ns |


| Symbol | Parameter | IDT7006X35 |  | IDT7006X55 |  | IDT7006X70 MIL. ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/S = H) |  |  |  |  |  |  |  |  |
| tBAA | BUSY Access Time from Address Match | - | 20 | - | 45 | - | 45 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | 20 | - | 40 | - | 40 | ns |
| tbac | BUSY Access Time from Chip Enable LOW | - | 20 | - | 40 | - | 40 | ns |
| tBDC | BUSY Disable Time from Chip Enable HIGH | - | 20 | - | 35 | - | 35 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBDD | BUSY Disable to Valid Data ${ }^{(3)}$ | - | 35 | - | 55 | - | 70 | ns |
| BUSY TIMING (M/S = L) |  |  |  |  |  |  |  |  |
| twb | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(5)}$ | 25 | - | 25 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 60 | - | 80 | - | 95 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 45 | - | 65 | - | 80 | ns |

## NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0 , TWDD - tWP (actual) or tDDD - tDW (actual).
4. To ensure that the write cycle is inhibited with port " B " during contention on port " A ".
5. To ensure that a write cycle is completed on port " B " after contention with port " A ".
6. " X " is part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND $\overline{B U S Y}{ }^{(2,5)}$ ( $\mathbf{M} / \bar{S}=V_{H}$ )


## TIMING WAVEFORM OF WRITE WITH BUSY



NOTES:

1. TWH must be met for both BUSY input (slave) and output (master).
2. $\overline{B U S Y}$ is asserted on Port " $B$ " Blocking $R \bar{W} " B$ ", until $\overline{B U S Y} " B$ " goes High.

## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E} \operatorname{TIMING}{ }^{(1)}$ ( $\mathbf{M} / \bar{S}=\mathrm{H}$ )



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING ${ }^{(1)}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{H})$


## NOTES:

1. All timing is the same for left and right ports. Port " A " may be either the left or right port. Port " B " is the port opposite from port " A ".
2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$

| Symbol | Parameter | IDT7006X17 <br> Com'I Only |  | $\begin{aligned} & \text { IDT7006X20 } \\ & \text { Com'I Only } \\ & \hline \end{aligned}$ |  | IDT7006X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 15 | - | 20 | - | 20 | ns |
| ting | Interrupt Reset Time | - | 15 | - | 20 | - | 20 | ns |


| Symbol | Parameter | IDT7006X35 |  | IDT7006X55 |  | $\begin{aligned} & \text { IDT7006X70 } \\ & \text { MIL. ONLY } \\ & \hline \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tINS | Interrupt Set Time | - | 25 | - | 40 | - | 50 | ns |
| tINR | Interrupt Reset Time | - | 25 | - | 40 | - | 50 | ns |

NOTE:
2739 tbl 16

1. " $X$ " in part numbers indicates power rating (S or $L$ ).

## WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port " $B$ " is the port opposite from port " $A$ ".
2. See Interrupt truth table.
3. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} / \bar{W})$ is asserted last.
4. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} \overline{\mathrm{W}}$ ) is de-asserted first.

## TRUTH TABLES

## TRUTH TABLE I - INTERRUPT FLAG ${ }^{(1)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R $\bar{W}$ | $\overline{\text { CEL }}$ | $\overline{\text { OEL }}$ | A13L-A0L | $\overline{\text { INTL }}$ | $\mathrm{R} / \bar{W}_{\mathrm{F}}$ | $\overline{C E E R}^{\text {chen }}$ | $\overline{\mathrm{OE}} \mathrm{R}$ | A13R-A0R | INTR |  |
| L | L | X | 1FFF | X | X | X | X | X | $\mathrm{L}^{(2)}$ | Set Right INTR Flag |
| X | X | X | X | X | X | L | L | 1FFF | $H^{(3)}$ | Reset Right $\overline{N T} \overline{N T}_{\text {Flag }}$ |
| X | X | X | X | $L^{(3)}$ | L | L | X | 1FFE | X | Set Left INTL Flag |
| X | L | L | 1FFE | $H^{(2)}$ | X | X | X | X | X | Reset Left $\overline{\text { NTL }}$ Flag |

## NOTES:

1. Assumes $\overline{B U S Y} L=\overline{B U S Y}_{R}=V / H$.
2. If $\mathrm{BUSYL}=\mathrm{VIL}$, then no change.
3. If $\overline{B U S Y_{P}}=V$ VIL, then no change.

## TRUTH TABLE II - ADDRESS BUSY

## ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CEI }}$ | $\overline{C E}^{\text {C }}$ | AOL-A13L A0R-A13R | $\overline{\mathrm{BUSY}}{ }^{(1)}$ | $\overline{\text { BUSYR }}^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES:
2739 tbl 18

1. Pins $\overline{B U S Y}$ and $\overline{B U S Y}$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{B U S Y} x$ outputs on the IDT7006 are push pull, not open drain outputs. On slaves the BUSYX input internally inhibits writes.
2. " L " if the inputs to the opposite port were stable prior to the address and enable inputs of this port. " H " if the inputs to the opposite port became stable
 simultaneously.
3. Writes to the left port are internally ignored when $\overline{B U S Y}$ L outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

## TRUTH TABLE III - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do - D7 Left | Do - D7 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

## NOTE:

2739 tbl 19

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7006.

## FUNCTIONAL DESCRIPTION

The IDT7006 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7006 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{C E}$ high). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location 3FFE (HEX) where a write is defined as $\overline{C E}=\mathrm{R} \overline{\mathrm{W}}=$ VIL per the Truth Table. The left port clears the interrupt by reading address location 3FFE access when CER = OER $=$ VIL, R $\bar{W}$ is a "don't care". Likewise, the right port interrupt flag ( $\overline{\mathrm{NT}} \mathrm{R}$ ) is asserted when the left port
writes to memory location 3FFF (HEX) and to clear the interrupt flag (NTTR), the right port must read the memory location 3FFF. The message ( 8 bits) at 3FFE or 3FFF is userdefined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table 1 for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all


Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7006 RAMs.
initiated with the $\mathrm{R} / \overline{\mathrm{W}}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT7006 is an extremely fast Dual-Port $16 \mathrm{~K} \times 8$ CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and $\overline{\text { SEM }}$ are both high.

Systems which can best use the IDT7006 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7006s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources
to be allocated in varying configurations. The IDT7006 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7006 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{O E}$, and $R / \bar{W}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins AO-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\mathrm{SEM}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READNRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a
resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES-SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7006's Dual-Port RAM. Say the $16 \mathrm{~K} \times 8$ RAM was to be divided into two $8 \mathrm{~K} x$ 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8 K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0 . If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8 K . Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0 . At this point, the software could choose to try and gain control of the second 8 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and
perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.


Figure 4. IDT7006 Semaphore Logic

## ORDERING INFORMATION



## FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Military: 25/35/55ns (max.)
- Commercial: 20/25/35/55ns (max.)
- Low-power operation
— IDT7007S
Active: 750 mW (typ.)
Standby: 5mW (typ.)
- IDT7007L

Active: 750 mW (typ.)
Standby: 1 mW (typ.)

- IDT7007 easily expands data bus width to 16 bits or
more using the Master/Slave select when cascading more than one device
- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master, $M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- TTL-compatible, single 5 V ( $\pm 10 \%$ ) power supply
- Available in 68-pin PGA and PLCC and a 64 -pin TQFP
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## FUNCTIONAL BLOCK DIAGRAM



## DESCRIPTION:

The IDT7007 is a high-speed 32K $\times 8$ Dual-Port Static RAM. The IDT7007 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in fullspeed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and $1 / O$ pins that permit independent, asynchronous access for reads or writes to any location in
memory. An automatic power down feature controlled by $\overline{\mathrm{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750 mW of power.

The IDT7007 is packaged in a 68 -pin pin PGA, a 68 -pin PLCC, and a 80 -pin thin plastic quad flatpack, TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## PIN CONFIGURATIONS



NOTE:

1. This text does not indicate orientation of the actual part marking.

## PIN CONFIGURATIONS (Continued)



NOTE:

1. This text does not indicate orientation of the actual part-marking.


## PIN NAMES

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ R | Chip Enable |
| $\mathrm{R} / \overline{\mathrm{M}} \mathrm{L}$ | $\mathrm{R} / \bar{W}_{R}$ | Read/Write Enable |
| $\overline{O E L}$ | $\overline{\mathrm{OE}}$ R | Output Enable |
| A0L - A14L | A0R - A14R | Address |
| I/OOL - I/O7L | I/OOR - l/O7R | Data Input/Output |
| $\overline{\text { SEML }}$ | $\overline{S E M R}^{\text {S }}$ | Semaphore Enable |
| INTL | $\overline{\text { NTR }}$ | Interrupt Flag |
| $\overline{\text { BUSYL }}$ | $\overline{\text { BUSYR }}$ | Busy Flag |
| M/ $\bar{S}$ |  | Master or Slave Select |
| Vcc |  | Power |
| GND |  | Ground |

## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate orientation of the actual part marking.

## TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs ${ }^{(1)}$ |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | $\mathrm{R} \overline{\mathrm{W}}$ | $\overline{O E}$ | $\overline{\text { SEM }}$ | I/O0.7 |  |
| H | X | X | H | High-Z | Deselected: Power-Down |
| L | L | X | H | DATAIN | Write to Memory |
| L | H | L | H | DATAOUT | Read Memory |
| X | X | H | X | High-Z | Outputs Disabled |

NOTE:
2940 tbl 02

1. $A O L-A_{14 L} \neq A_{O R}-A_{14 R}$

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL ${ }^{(1)}$

| Inputs |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | $\mathbf{R} \overline{\mathrm{W}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{SEM}}$ | I/O0-7 |  |
| H | H | L | L | DATAOUT |  |
| H | $\boldsymbol{\mu}$ | X | L | DATAIN | Write I/Oo into Semaphore Flag |
| L | X | X | L | - | Not Allowed |

2940 tbl 03

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2940 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed Vcc +0.5 V for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of V TERM $\geq \mathrm{Vcc}$ +0.5 V .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTES:

1. VIL $\geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed Vcc +0.5 V .

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=3 \mathrm{dV}$ | 9 | pF |
| Cout | Output <br> Capacitance | VouT $=3 \mathrm{dV}$ | 10 | pF |

NOTE:
2940 tb 07

1. This parameter is determined by device characterization but is not production tested. TQFP package only.
2. $3 d V$ represents the interpolated capacitance when the input and output signals switch from OV to 3 V or from 3 V to OV .

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VCC $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT7007S |  | IDT7007L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \|ILII | Input Leakage Current ${ }^{(1)}$ | $\mathrm{VCC}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| IILOI | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\mathrm{OL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

NOTE:
2940 tbl 08

1. At $\mathrm{Vcc}=2.0 \mathrm{~V}$, input leakages are undefined.

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$


## NOTES:

1. " X " in part numbers indicates power rating ( $S$ or $L$ )
2. $V C C=5 \mathrm{~V}, \mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and are not production tested. $\mathrm{ICCDC}=120 \mathrm{~mA}$ (Typ.)
3. At $f=$ fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ trc, and using "AC Test Conditions" of input levels of GND to 3V.
4. $f=0$ means no address or control lines change.
5. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " A ".

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$ (Continued) (VCC $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | Version |  |  | $\begin{aligned} & \hline \text { X35 } \\ & \text { Max. } \end{aligned}$ |  | $\begin{aligned} & \hline \text { X55 } \\ & \text { Max. } \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}}=\text { VIL, Outputs Open } \\ & \mathrm{SEM}=\mathrm{VIH}^{\prime} \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}{ }^{(3)} \end{aligned}$ | MIL. COM'L. | S | - | $\begin{aligned} & 335 \\ & 295 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 310 \\ & 270 \end{aligned}$ | mA |
|  |  |  |  | S | $\begin{aligned} & 160 \\ & 160 \end{aligned}$ | $\begin{aligned} & 295 \\ & 255 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 270 \\ & 230 \end{aligned}$ |  |
| ISB1 | Standby Current <br> (Both Ports — TTL <br> Level Inputs) | $\begin{aligned} & \overline{\overline{C E}} \mathrm{~L}=\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{VIH} \\ & \mathrm{SEM} \mathrm{E}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{VIH} \\ & \mathrm{f}=\mathrm{fMAX}^{(3)} \end{aligned}$ | MIL. | S | - | $\begin{gathered} 100 \\ 80 \end{gathered}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{gathered} 100 \\ 80 \end{gathered}$ | mA |
|  |  |  | COM'L. | S | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & 85 \\ & 60 \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{aligned} & 85 \\ & 60 \end{aligned}$ |  |
| IsB2 | Standby Current (One Port - TTL Level Inputs) | $\overline{\mathrm{CE}}{ }^{\prime \prime} \mathrm{A}^{\prime \prime}=\mathrm{VIL} \text { and } \overline{\mathrm{CE}}{ }^{\prime \prime} \mathrm{B}^{\prime \prime}=\mathrm{VIH}^{(5)}$ <br> Active Port Outputs Open, $\begin{aligned} & f=f \mathrm{MAX}^{(3)} \\ & \overline{S E M}^{\operatorname{SEM}}=\overline{\operatorname{SEM}} \mathrm{L}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | MIL. | S | - | $\begin{aligned} & 215 \\ & 185 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 195 \\ & 165 \end{aligned}$ | mA |
|  |  |  | COM'L. | S | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ | $\begin{aligned} & 185 \\ & 155 \\ & \hline \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 165 \\ & 135 \end{aligned}$ |  |
| ISB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}} \mathrm{L}$ and $\overline{\mathrm{CER}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | MIL. | S | - | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | mA |
|  |  | $\begin{aligned} & V I N \geq V c c-0.2 V \text { or } \\ & V I N \leq 0.2 V, f=0^{(4)} \\ & \text { SEMR }=\overline{S E M L} \geq V C C-0.2 V \end{aligned}$ | COM'L. | S | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} \hline 15 \\ 5 \end{gathered}$ |  |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}}^{\prime \prime} \mathrm{A}^{\prime} \leq 0.2 \mathrm{~V} \text { and } \\ & \overline{\mathrm{CE}}^{\prime \prime} \mathrm{B} \geq \mathrm{VCC}-0.2 \mathrm{~V}^{(5)} \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{VCC}-0.2 \mathrm{~V} \\ & \mathrm{SEM}_{\mathrm{S}}=\overline{\mathrm{SEM}} \mathrm{~L} \geq \mathrm{VCC}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{VCC}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \leq 0.2 \mathrm{~V} \end{aligned}$ <br> Active Port Outputs Open, $f=\text { fmax }^{(3)}$ | MIL. | S | - | $\begin{aligned} & 190 \\ & 165 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 165 \\ & 140 \end{aligned}$ | mA |
|  |  |  | COM'L. | S | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 160 \\ & 135 \end{aligned}$ | $\begin{aligned} & \hline 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 135 \\ & 110 \end{aligned}$ |  |

NOTES:
" X " in part numbers indicates power rating ( S or L )
$V C C=5 \mathrm{~V}, \mathrm{TA}_{A}=+25^{\circ} \mathrm{C}$, and are not production tested. $\mathrm{I} C C D C=120 \mathrm{~mA}$ (Typ.)
3. At $f=$ fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / t R C$, and using "AC Test Conditions" of input levels of GND to 3 V .
4. $f=0$ means no address or control lines change.
5. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $5 \mathrm{~ns} \mathrm{Max}$. |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |
| 2940 tol 11 |  |



2940 drw 05
Figure 1. AC Output Load


Figure 2. Output Test Load (for tiz, thz, twz, tow)

* Including scope and jig.


## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$| Symbol | Parameter | $\begin{aligned} & \text { IDT7007X20 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7007X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |
| tre | Read Cycle Time | 20 | - | 25 | - | ns |
| tAA | Address Access Time | - | 20 | - | 25 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 20 | - | 25 | ns |
| taOe | Output Enable Access Time | - | 12 | - | 13 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | ns |
| tLZ | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 12 | - | 15 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 20 | - | 25 | ns |
| tSop | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 10 | - | 12 | - | ns |
| tSAA | Semaphore Address Access Time | - | 20 | - | 25 | ns |


| Symbol | Parameter | IDT7007X35 |  | IDT7007X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |
| trc | Read Cycle Time | 35 | - | 55 | - | ns |
| tAA | Address Access Time | - | 35 | - | 55 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 35 | - | 55 | ns |
| taie | Output Enable Access Time | - | 20 | - | 30 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 25 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 35 | - | 50 | ns |
| tsop | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 15 | - | 15 | - | ns |
| tSAA | Semaphore Address Access Time | - | 35 | - | 55 | ns |

NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low- or high-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{C E}=$ VIL and $\overline{S E M}=$ VIH. To access semaphore,$\overline{C E}=V I H$ and $\overline{S E M}=V I L$.
4. " $X$ " in part numbers indicates power rating ( $S$ or $L$ ).

## WAVEFORM OF READ CYCLES ${ }^{(5)}$



NOTES:

1. Timing depends on which signal is asserted last, $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
2. Timing depends on which signal is de-asserted first $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$.
3. tBDD delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations $\overline{B U S Y}$ has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
5. $\overline{\mathrm{SEM}}=\mathrm{V} \mathrm{H}$.

## TIMING OF POWER-UP POWER-DOWN



## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7007X20 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7007X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |
| twc | Write Cycle Time | 20 | - | 25 | - | ns |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 15 | - | 20 | - | ns |
| taw | Address Valid to End-of-Write | 15 | - | 20 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 15 | - | 20 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | ns |
| tDw | Data Valid to End-of-Write | 15 | - | 15 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 12 | - | 15 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 12 | 二 | 15 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | ns |
| tSWRD | SEM Flag Write to Read Time | 5 | - | 5 | - | ns |
| tSPS | SEM Flag Contention Window | 5 | - | 5 | - | ns |


| Symbol | Parameter | IDT7007X35 |  | IDT7007X55 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max | Min. | Max. | Unit |


| WRITE CYCLE |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twc | Write Cycle Time | 35 | - | 55 | - | ns |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 30 | - | 45 | - | ns |
| taw | Address Valid to End-of-Write | 30 | - | 45 | - | ns |
| tAs | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 25 | - | 40 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | ns |
| tDw | Data Valid to End-of-Write | 15 | - | 30 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 25 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 15 | - | 25 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | ns |
| tswRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 5 | - | 5 | - | ns |
| tsps | SEM Flag Contention Window | 5 | - | 5 | - | ns |

NOTES:
2940 tbl 13

1. Transition is measured $\pm 200 \mathrm{mV}$ from low- or high-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{C E}=V_{I L}$ and $\overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}$ and $\overline{S E M}=V I L$. Either condition must be valid for the entire tew time.
4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although toh and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
5. " X " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/ $\bar{W}$ CONTROLLED TIMING ${ }^{(1,5,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING ${ }^{(1,5,5)}$


NOTES:

1. $\mathrm{R} / \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (EEW or twP) of a LOW $\overline{C E}$ and a LOW R $\bar{W}$ for memory array writing cycle.
3. tw is measured from the earlier of $\overline{\mathrm{CE}}$ or $\mathrm{R} \bar{W}$ (or SEM or $\mathrm{R} \overline{\mathrm{M}}$ ) going HIGH to the end of write cycle.
4. During this period, the $I / O$ pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ or $\overline{\text { SEM }}$ LOW transition occurs simultaneously with or after the $\mathrm{R} \bar{W}$ LOW transition, the outputs remain in the high-impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{C E}$ or $R \bar{W}$.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with the Output Test Load (Figure 2).
8. If $\overline{O E}$ is LOW during $\mathrm{R} / \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is HIGH during an $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. To access RAM, $\overline{C E}=\mathrm{VIL}$ and $\overline{\mathrm{SEM}}=\mathrm{VIH}$. To access semaphore $\overline{\mathrm{CE}}=\mathrm{VIH}$ and $\overline{\mathrm{SEM}}=\mathrm{VIL}$. tew must be met for either condition.
timing waveform of semaphore read after write timing, Either side ${ }^{(1)}$


NOTE:

1. $\overline{C E}=\mathrm{V}_{\mathrm{IH}}$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$


## NOTES:

1. $\operatorname{DOR}=\mathrm{DOL}=\mathrm{VIL}, \overline{\mathrm{CE}}=\overline{\mathrm{CE}} \mathrm{L}=\mathrm{VIH}$.
2. All timing is the same for left and right ports. Port "A" may be either left or right port. "B" is the opposite from port "A".
3. This parameter is measured from $\mathrm{R} / \bar{W}_{A}$ or $\overline{\text { SEM }}_{A}$ going HIGH to $\mathrm{R} / \bar{W}_{B}$ or $\overline{\text { SEMB going HIGH. }}$
4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

| Symbol | Parameter | IDT7007X20 COM'L ONLY |  | IDT7007X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/S = H) |  |  |  |  |  |  |
| tBaA | $\overline{\text { BUSY }}$ Access Time from Address Match | - | 20 | - | 20 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | 20 | - | 20 | ns |
| tBac | BUSY Access Time from Chip Enable LOW | - | 20 | - | 20 | ns |
| tBDC | BUSY Disable Time from Chip Enable HIGH | - | 17 | - | 17 | ns |
| taps | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 20 | - | 25 | ns |
| BUSY TIMING (M/్̄ = L) |  |  |  |  |  |  |
| tw | BUSY Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(5)}$ | 15 | - | 17 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 45 | - | 50 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 30 | - | 35 | ns |


| Symbol | Parameter | IDT7007X35 |  | IDT7007X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/ $\bar{S}=\mathrm{H}$ ) |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address Match | - | 20 | - | 45 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | 20 | - | 40 | ns |
| tBac | $\overline{\text { BUSY }}$ Access Time from Chip Enable LOW | - | 20 | - | 40 | ns |
| tBDC | BUSY Disable Time from Chip Enable HIGH | - | 20 | - | 35 | ns |
| taps | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | ns |
| tBDD | BUSY Disable to Valid Data ${ }^{(3)}$ | - | 35 | - | 55 | ns |
| BUSY TIMING (M/S = L) |  |  |  |  |  |  |
| twB | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\text { BUSY }}^{(5)}$ | 25 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |
| tWDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 60 | - | 80 | ns |
| todo | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 45 | - | 65 | ns |

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and $\overline{B U S Y}(M / \bar{S}=V I H)$ ".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0 , twDD - twP (actual) or tDDD - tDw (actual).
4. To ensure that the write cycle is inhibited on port " B " during contention on port " A ".
5. To ensure that a write cycle is completed on port " B " after contention on port " A ".
6. " X " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND $\overline{\mathrm{BUSY}}{ }^{(2,5)}$ (M/ $\left.\overline{\mathrm{S}}=\mathrm{VIH}\right)$


## NOTES:

1. To ensure that the earlier of the two ports wins. taps is ignored for $M / \bar{S}=V \operatorname{II}$ (SLAVE).
2. $\overline{\mathrm{CE}}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{V}_{\mathrm{IL}}$
3. $\overline{\mathrm{OE}}=\mathrm{V} / \mathrm{L}$ for the reading port.
4. If $M / \bar{S}=V \operatorname{VIL}(S L A V E)$, then $\overline{B U S Y}$ is an input ( $\overline{B U S Y}{ }^{*} A^{\prime}=V_{I H}$ and $\overline{B U S Y}{ }^{\prime \prime} B^{\prime \prime}=$ "don't care", for this example).
5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

## TIMING WAVEFORM OF WRITE WITH BUSY (M/S = VIL)



NOTES:

1. twh must be met for both $\overline{B U S Y}$ input (SLAVE) and output (MASTER).
2. $\overline{B U S Y}$ is asserted on port " $B$ " blocking $R \bar{W}$ " $B$ ", until $\overline{B U S Y} " B$ " goes High.

## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E} \operatorname{TIMING}{ }^{(1)}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{H})$



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING ${ }^{(1)}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{H})$


NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port " $B$ " is the port opposite from port " $A$ ".
2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7007X20 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7007X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |
| tas | Address Set-up Time | 0 | - | 0 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 20 | - | 20 | ns |
| tinR | Interrupt Reset Time | - | 20 | - | 20 | ns |


| Symbol | Parameter | IDT7007X35 |  | IDT7007X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 25 | - | 40 | ns |
| tinR | Interrupt Reset Time | - | 25 | - | 40 | ns |

NOTE:

1. " $X$ " in part numbers indicates power rating ( $S$ or $L$ ).

## WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$



NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from port " $A$ ".
2. See Interrupt truth table.
3. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} \overline{\mathrm{W}}$ ) is asserted last.
4. Timing depends on which enable signal (CE or $R / \bar{W}$ ) is de-asserted first.

## TRUTH TABLES

## TRUTH TABLE I — INTERRUPT FLAG ${ }^{(1)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} \overline{\mathrm{W}} \mathrm{L}$ | $\overline{\mathrm{CE}}$. | $\overline{\mathrm{OE}}$. | A14L-A0L | INTL | $\mathrm{R} / \bar{W}_{\mathrm{W}}$ | $\overline{\text { CER }}_{\text {R }}$ | $\overline{\mathrm{OE}} \mathrm{R}$ | A14R-A0R | $\overline{\text { NTTR }}$ |  |
| L | L | X | 7FFF | X | X | X | X | $X$ | $\mathrm{L}^{(2)}$ | Set Right $\overline{\text { INTR Flag }}$ |
| X | X | X | X | X | X | L | L | 7FFF | $H^{(3)}$ | Reset Right $\overline{\text { NTTR Flag }}$ |
| X | X | X | X | $L^{(3)}$ | L | L | X | 7FFE | X | Set Left INTL Flag |
| X | L | L | 7FFE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left INTL Flag |

NOTES:

1. Assumes $\overline{B U S Y} \bar{L}=\overline{B U S Y} \bar{R}=V_{I H}$.
2. If $\overline{B U S Y} \mathrm{~L}=\mathrm{V} \mathrm{L}$, then no change.
3. If $\mathrm{BUSY}_{\mathrm{R}}=\mathrm{V}_{\mathrm{IL}}$, then no change.

## TRUTH TABLE II - ADDRESS BUSY <br> ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{\mathrm{CE}}$ R | AoL-A14L Aor-A14R | $\overline{B U S Y}{ }^{(1)}$ | $\overline{\text { BUSYR }}^{\text {(1) }}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

## NOTES:

2940 tbl 17

1. Pins $\overline{B U S Y L}$ and $\overline{B U S Y} \bar{R}$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{B U S Y}$ outputs on the IDT7007 are push-pull, not open drain outputs. On slaves the BUSY input internally inhibits writes.
2. " L " if the inputs to the opposite port were stable prior to the address and enable inputs of this port. " H " if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either $\overline{B U S Y}$ Lor $\overline{B U S Y}$ R $=$ LOW will result. $\overline{B U S Y}$ L and $\overline{B U S Y}$ R outputs can not be LOW simultaneously.
3. Writes to the left port are internally ignored when $\overline{B U S Y}$ L outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.
TRUTH TABLE III - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do - D7 Left | Do - D $^{\prime}$ Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7007.

## FUNCTIONAL DESCRIPTION

The IDT7007 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7007 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}} \mathrm{HIGH}$ ). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\mathrm{INTL}}$ ) is asserted when the right port writes to memory location 7FFE (HEX), where a write is defined as $\overline{\mathrm{CE}}=\mathrm{R} \bar{W}=$ VIL per the Truth Table. The left port clears the interrupt through access of address location 7FFE when $\overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{OE}}_{\mathrm{R}}=\mathrm{VIL}, \mathrm{R} / \overline{\mathrm{W}}$ is a "don't care". Likewise, the right port interrupt flag ( $\overline{\mathrm{NT}} \mathrm{R})$ is asserted when the left port writes to memory location 7FFF (HEX) and to clear the interrupt flag (ㄴNTR), the right port must read the memory
location 7FFF. The message ( 8 bits) at 7FFE or 7FFF is userdefined since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FFE and 7FFF are not used as mail boxes, but as part of the random access memory. Referto Table 1 for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not
desirable, the busy logic can be disabled by placing the part in slave mode with the $M / \bar{S}$ pin. Once in slave mode the $\overline{B U S Y}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{B U S Y}$ pins HIGH. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port LOW.

The busy outputs on the IDT 7007 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7007 RAM array in width while using busy logic, one master part is used to decide which side of the RAMs array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7007 RAM the busy pin is


Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7007 RAMs.
an output if the part is used as master ( $\mathrm{M} / \overline{\mathrm{S}} \mathrm{pin}=\mathrm{H}$ ), and the busy pin is an input if the part used as a slave $(M / \bar{S}$ pin $=L)$ as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the $\mathrm{R} \bar{W}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT7007 is an extremely fast Dual-Port 16K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a
privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{C E}$, the Dual-Port RAM enable, and $\overline{\text { SEM, }}$, the semaphore enable. The $\overline{\mathrm{CE}}$ and $\overline{\text { SEM }}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{C E}$ and SEM are both HIGH.

Systems which can best use the IDT7007 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7007s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7007 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to
gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7007 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text { SEM }}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\mathrm{OE}}$, and $\mathrm{R} / \overline{\mathrm{W}}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\mathrm{SEM}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must
be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is


Figure 4. IDT7007 Semaphore Logic
easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7007's Dual-Port RAM. Say the $32 \mathrm{~K} \times 8$ RAM was to be divided into two $16 \mathrm{~K} \times$ 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the
indicator for the upper section of memory.
To take a resource, in this example the lower 16 K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 16 K . Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 16 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 16K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned
different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

## ORDERING INFORMATION



## FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Military: 35/55ns (max.)
- Commercial: 25/35/55ns (max.)
- Low-power operation
- IDT7008S

Active: 750 mW (typ.)
Standby: 5mW (typ.)

- IDT7008L

Active: 750 mW (typ.)
Standby: 1mW (typ.)

- IDT7008 easily expands data bus width to 16 bits or
more using the Master/Slave select when cascading more than one device
- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master, $M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- TTL-compatible, single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Available in 84-pin PGA and PLCC and a 100-pin TQFP
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## FUNCTIONAL BLOCK DIAGRAM



## DESCRIPTION:

The IDT7008 is a high-speed $64 \mathrm{~K} \times 8$ Dual-Port Static RAM. The IDT7008 is designed to be used as a stand-alone 512K-bitDual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16 -bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, errorfree operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750 mW of power.

The IDT7008 is packaged in an 84-pin pin PGA, an 84-pin PLCC, and a 1000 -pin thin plastic quad flatpack, TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN NAMES

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}} \mathrm{L}$ | $\overline{\text { CER }}$ | Chip Enable |
| $\mathrm{R} / \overline{\mathrm{W}}$ L | $\mathrm{R} / \bar{W}^{\text {R }}$ | Read/Write Enable |
| $\overline{O E L}$ | $\overline{\mathrm{OE}}$ R | Output Enable |
| A0L - A15L | A0R - A15R | Address |
| I/OoL - I/O7L | I/OOR - I/O7R | Data Input/Output |
| $\overline{\text { SEML }}$ | $\overline{\text { SEMR }}$ | Semaphore Enable |
| $\overline{\text { INTL }}$ | INTR | Interrupt Flag |
| BUSY̌ | BUSYR | Busy Flag |
| M/ $\bar{S}$ |  | Master or Slave Select |
| Vcc |  | Power |
| GND |  | Ground |

## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate orientation of the actual part marking.

ORDERING INFORMATION


Integrated Device Technology, Inc.

## FEATURES:

- High-speed access
- Commercial: 25/35/45/55ns (max.)
- Low-power operation
- IDT70121/70125S

Active: 500 mW (typ.)
Standby: 5mW (typ.)

- IDT70121/70125L

Active: 500 mW (typ.)
Standby: 1mW (typ.)

- Fully asychronous operation from either port
- MASTER IDT70121 easily expands data bus width to 18 bits or more using SLAVE IDT70125 chip
- On-chip port arbitration logic (IDT70121 only)
- BUSY output flag on Master; BUSY input on Slave
- $\overline{\text { INT }}$ flag for port-to-port communication
- Battery backup operation-2V data retention
- TTL-compatible, signal 5V ( $\pm 10 \%$ ) power supply
- Available in 52-pin PLCC


## DESCRIPTION:

The IDT70121/IDT70125 are high-speed 2K $\times 9$ Dual-Port Static RAMs. The IDT70121 is designed to be used as a stand-alone 9-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT70125 "SLAVE" Dual-Port in 18-bit-or-more word width systems. Using the IDT MASTER/ SLAVE Dual-Port RAM approach in 18-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power-down feature, controlled by $\overline{C E}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70121/IDT70125 utilizes a 9-bit wide data path to allow for Data/Control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

## FUNCTIONAL BLOCK DIAGRAM



## DESCRIPTION (Continued):

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 400 mW of power. Low-power (L) versions offer battery backup data

## PIN CONFIGURATIONS



2654 drw 02
NOTE:

1. This text does not indicate the orientation of the actual part-marking.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :---: | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to GND | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | mA |

## NOTE:

2654 tbl 01

1. Stresses greater than those listed under ABSOLUTEMAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.
2. VTERM must not exceed Vcc +0.5 V for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of VTERM $\geq \mathrm{Vcc}+$ 0.5 V .
retention capability with each port typically consuming $200 \mu \mathrm{~W}$ from a 2V battery.

The IDT70121/IDT70125 devices are packaged in a 52-pin PLCC.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0.0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2654 tbl 03

1. $\mathrm{VIL} \geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. VTERM must not exceed Vcc +0.5 V .

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Condition | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=3 \mathrm{dV}$ | 9 | pF |
| CouT | Output Capacitance | VoUT $=3 \mathrm{dV}$ | 10 | pF |

2654 tbl 13
NOTE:

1. This parameter is determined by device characterization but is not production tested.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | $\begin{aligned} & \hline 70121 \mathrm{~S} \\ & 70125 \mathrm{~S} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 70121 \mathrm{~L} \\ & 70125 \mathrm{~L} \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \|lıII | Input Leakage Current ${ }^{(5)}$ | $\mathrm{VCC}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| IILOI | Output Leakage Current ${ }^{(5)}$ | $\begin{aligned} & \mathrm{VCC}=5.5 \mathrm{~V}, \overline{\mathrm{CE}}=\mathrm{VIH} \\ & \mathrm{VOUI}=0 \mathrm{~V} \text { to } \mathrm{VCC} \end{aligned}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V} \mathrm{OL}_{2}$ | Output Low Voltage | $10 \mathrm{~L}=4 \mathrm{~mA}$ | 二 | 0.4 | 二 | 0.4 | V |
| VOH | Output High Voltage | $1 \mathrm{OH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | $V$ |

NOTE:

1. At $\mathrm{VCc}<2.0 \mathrm{~V}$ leakages are undefined.

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1,4)}(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Condition | Version | $\begin{aligned} & 70121 \times 25 \\ & 70125 \times 25 \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 70121 \times 35 \\ 70125 \times 35 \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline 70121 \times 45 \\ 70125 \times 45 \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline 70121 \times 55 \\ 70125 \times 55 \\ \hline \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. | Max. | Typ. | Max. | Typ. | Max. | Typ. | Max. |  |
| Icc | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}}=\text { VIL,Outputs Open, } \\ & \mathrm{f}=\mathrm{fmAX} \end{aligned}$ | $\begin{array}{ll} \text { Com'l. } & \mathrm{S} \\ & \mathrm{~L} \end{array}$ | $\begin{aligned} & 125 \\ & 125 \end{aligned}$ | $\begin{array}{\|l\|} \hline 260 \\ 220 \end{array}$ | $\begin{array}{\|l\|} \hline 125 \\ 125 \end{array}$ | $\begin{aligned} & 250 \\ & 210 \end{aligned}$ | $\begin{aligned} & 125 \\ & 125 \end{aligned}$ | $\begin{array}{\|l\|} \hline 245 \\ 205 \end{array}$ | $\begin{array}{l\|} 125 \\ 125 \end{array}$ | $\begin{array}{\|l\|} \hline 240 \\ 200 \end{array}$ | mA |
| ISB1 | Standby Current <br> (Both Ports-TTL <br> Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}} \cdot A^{\prime} \text { and } \overline{\mathrm{CE}} \cdot{ }^{\prime} \cdot=\mathrm{VIH}, \\ & \mathrm{f}=\mathrm{fmax}^{(2)} \end{aligned}$ | $\begin{array}{ll} \text { Com'l. } & \mathrm{S} \\ & \mathrm{~L} \end{array}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | mA |
| ISB2 | Standby Current (One Port-TTL Level Inputs) | $\overline{\mathrm{CE}}^{\prime} \mathrm{A}^{\prime}=\mathrm{V}_{\mathrm{LL}} \text { and } \overline{\mathrm{CE}}^{-} \mathrm{B}^{\prime}=\mathrm{V}_{1 \mathrm{H}^{(5)}}$ <br> Active Port Outputs Open, $f=f \text { MAX }^{(2)}$ | $\begin{array}{cc} \text { Com'l. } & \mathrm{S} \\ & \mathrm{~L} \end{array}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 175 \\ & 145 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 165 \\ & 135 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 160 \\ & 130 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 155 \\ & 125 \end{aligned}$ | mA |
| ISB3 | Full Standby Current (Both Ports CMOS Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}}^{\prime} A^{\prime} \text { and } \overline{\mathrm{CE}}^{\prime} \mathrm{B}^{\prime} \geq \mathrm{VCC}-0.2 \mathrm{~V}, \\ & \mathrm{VIN} \geq \mathrm{VCC}-0.2 \mathrm{~V} \\ & \text { or } \operatorname{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(3)} \end{aligned}$ | $\begin{array}{ll} \hline \text { Com'l. } & \mathrm{S} \\ \mathrm{~L} \end{array}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | mA |
| ISB4 | Full Standby Current (One Port CMOS Level Inputs) | $\begin{aligned} & \overline{C E} \cdot A^{\prime} \leq 0.2 \mathrm{~V} \text { and } \overline{\mathrm{CE}} \cdot B^{\prime} \geq \mathrm{VCC}-0.2 V^{(5)} \\ & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \\ & \text { VIN } \leq 0.2 \mathrm{~V}, \text { Active Port } \\ & \text { Outputs Open, } f=\mathrm{fmAx}^{(2)} \\ & \hline \end{aligned}$ | Com'l. S <br> L | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 160 \\ & 130 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 155 \\ & 125 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 150 \\ & 120 \end{aligned}$ | mA |

## NOTES:

1. " $X$ " in part numbers indicates power rating ( S or L ).
2. At $\mathrm{f}=$ fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ tre, and using "AC TEST CONDITIONS" of input levels of GND to 3 V .
3. $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
4. $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for Typ , and is not production tested.
5. Port " A " may be either left or right port. Port " B " is opposite from port " A ".

DATA RETENTION CHARACTERISTICS (L Version Only)

| Symbol | Parameter | Test Condition |  | 70121L/70125L |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. ${ }^{(1)}$ | Max. |  |
| VDR | Vcc for Data Retention | $\begin{aligned} & V C C=2.0 \mathrm{~V}, \overline{C E} \geq V C C-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \mathrm{VIN} \leq 0.2 \mathrm{~V} \end{aligned}$ | Com'l. | 2 | - | - | V |
| ICCDR | Data Retention Current |  |  | - | 100 | 1500 | $\mu \mathrm{A}$ |
| $\mathrm{tCDR}^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t R^{(3)}$ | Operation Recovery Time |  |  | trc ${ }^{(2)}$ | - | - | ns |

NOTES:

1. $\mathrm{VcC}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and are not production tested.
2. $\mathrm{trc}=$ Read Cycle Time.
3. This parameter is guaranteed but is not production tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load


2654 drw 04


Figure 2. Output Test Load (For tLZ, thz, twz, tow) Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(3)}$

| Symbol | Parameter | $\begin{aligned} & 70121 \times 25 \\ & 70125 \times 25 \end{aligned}$ |  | $\begin{aligned} & \hline 70121 \times 35 \\ & 70125 \times 35 \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 70121 \times 45 \\ 70125 \times 45 \end{array}$ |  | $\begin{aligned} & \hline 70121 \times 55 \\ & 70125 \times 55 \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 25 | - | 35 | - | 45 | - | 55 | - | ns |
| tAA | Address Access Time | - | 25 | - | 35 | - | 45 | - | 55 | ns |
| tace | Chip Enable Access Time | - | 25 | - | 35 | - | 45 | - | 55 | ns |
| taoe | Output Enable Access Time | - | 12 | - | 25 | - | 30 | - | 35 | ns |
| toh | Output Hold from Address Change | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tLZ | Output Low-Z Time ${ }^{(1,2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 10 | - | 15 | - | 20 | - | 30 | ns |
| tPU | Chip Enable to Power-Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power-Down Time ${ }^{(2)}$ | - | 50 | - | 50 | - | 50 | - | 50 | ns |

NOTES:
Figure 1. AC Output Test Load

[^8]
## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1,2,4)}$



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(5)}$


## NOTES:

1. Timing depends on which signal is aserted last, $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
2. Timing depends on which signal is deaserted first, $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
3. tBDD delay is required only in a case where the opposite port is completing a write operation to the same address location. For simultanious read operations $\overline{B U S Y}$ has no relationship to valid output data.
4. Start of valid data depends on which timing becomes effective last, tAOE, tACE, tAA, or tBDD.
5. $R / \bar{W}=V I H$, and the address is valid prior to other coincidental with $\overline{\mathrm{CE}}$ transition Low.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$

| Symbol | Parameter | $\begin{array}{\|l\|} \hline 70121 \times 25 \\ 70125 \times 25 \\ \hline \end{array}$ |  | $\begin{aligned} & 70121 \times 35 \\ & 70125 \times 35 \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 70121 \times 45 \\ 70125 \times 45 \\ \hline \end{array}$ |  | $\begin{aligned} & 70121 \times 55 \\ & 70125 \times 55 \\ & \hline \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time ${ }^{(3)}$ | 25 | - | 35 | - | 45 | - | 55 | - | ns |
| tew | Chip Enable to End-of-Write | 20 | - | 30 | - | 35 | - | 40 | - | ns |
| taw | Address Valid to End-of-Write | 20 | - | 30 | - | 35 | - | 40 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twP | Write Pulse Width ${ }^{(6)}$ | 20 | - | 30 | - | 35 | - | 40 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tDw | Data Valid to End-of-Write | 12 | - | 20 | - | 20 | - | 20 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 10 | - | 15 | - | 20 | - | 30 | ns |
| tDH | Data Hold Time ${ }^{(5)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enabled to Output in High-Z ${ }^{(1,2)}$ | - | 10 | - | 15 | - | 20 | - | 30 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1.Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with Output Test Load (Figure 2).
2. This parameter guaranteed by device characterization, but is not production tested.
3. For MASTER/SLAVE combination, twc $=$ tBAA +twp , since $R \bar{W}=V_{I L}$ must occur after tbAA .
4. " $X$ " in part numbers indicates power rating (S or L).
5. The specified tDH must be met by the device supplying write date to the RAM under all operating conditions.

Although tDr and tow values will vary over voltage nad temperature. The actual toh will always be smaller than the actual tow.
6. If $\overline{O E}$ is low during a $R / \bar{W}$ controlled write cycle, the write pulse width must be the larger of twP or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{O E}$ is High during a $R / \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twe.
TIMING WAVEFORM OF WRITE CYCLE NO. $1, \mathrm{R} \overline{\mathrm{W}}$ CONTROLLED TIMING ${ }^{(1,5,8)}$


## NOTES:

1. $\mathrm{P} \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ must be High during all address transitions.
2. A write occurs during the overlap (tew or twP) of a $\overline{C E}=V_{I L}$ and a $R / \bar{W}=V_{I L}$
3. twR is measured from the earlier of $\overline{C E}$ or $\mathrm{R} \bar{W}$ going High to the end of the write cycle.
4. During this period, the $1 / O$ pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ Low transition occurs simultaneously with or after the $R / \bar{W}$ Low transition, the outputs remain in the high-impedance state.
6. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} / \overline{\mathrm{W}}$ ) is asserted last.
7. This parameter is determined be device characterization, but is not production tested. Transition is measured $+/-500 \mathrm{mV}$ from steady state with the Output Test Load (Figure 2).
8. If $\overline{\mathrm{OE}}$ is low during a $\mathrm{R} / \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the l/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{O E}$ is High during a $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\mathrm{CE}}$ CONTROLLED TIMING ${ }^{(1,5)}$



2654 drw 08
NOTES:

1. R $\bar{W}$ or $\overline{C E}$ must be High during all address transitions.
2. A write occurs during the overlap (tEw or twP) of a $\overline{C E}=$ VIL and a $R / \bar{W}=$ VIL
3. twr is measured from the earlier of $\overline{C E}$ or $\mathrm{R} \bar{W}$ going High to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE Low transition occurs simultaneously with or after the R $\bar{W}$ Low transition, the outputs remain in the high-impedance state.
6. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} \overline{\mathrm{M}}$ ) is asserted last.
7. This parameter is determined be device characterization, but is not production tested. Transition is measured $+/-500 \mathrm{mV}$ from steady state with the Output Test Load (Figure 2).
8. If $\overline{\mathrm{OE}}$ is low during a $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the $\mathrm{I} / \mathrm{O}$ drivers to turn off data to be placed on the bus for the required tow. If $\overline{O E}$ is High during a $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$| Symbol | Parameter | $\begin{aligned} & 70121 \times 25 \\ & 70125 \times 25 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 70121 \times 35 \\ & 70125 \times 35 \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 70121 \times 45 \\ 70125 \times 45 \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline 70121 \times 55 \\ 70125 \times 55 \\ \hline \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Busy Timing (For Master IDT70121 Only) |  |  |  |  |  |  |  |  |  |  |
| tBAA | BUSY Access Time from Address | - | 20 | - | 20 | - | 20 | - | 30 | ns |
| tBDA | BUSY Disable Time from Address | - | 20 | - | 20 | - | 20 | - | 30 | ns |
| tBAC | $\overline{\text { BUSY }}$ Access Time from Chip Enable | - | 20 | - | 20 | - | 20 | - | 30 | ns |
| tBDC | BUSY Disable Time from Chip Enable | - | 20 | - | 20 | - | 20 | - | 30 | ns |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 50 | - | 60 | - | 70 | - | 80 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 35 | - | 45 | - | 55 | - | 65 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 25 | - | 35 | - | 45 | - | 55 | ns |
| Busy Timing (For Slave IDT70125 Only) |  |  |  |  |  |  |  |  |  |  |
| twB | Write to $\overline{\text { BUSY }}$ Input ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}^{(5)}$ | 15 | - | 20 | - | 20 | - | 20 | - | ns |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 50 | - | 60 | - | 70 | - | 80 | ns |
| tod | Write Data Valid to Read Data Delay ${ }^{(1)}$ | 一 | 35 | - | 45 | - | 55 | - | 65 | ns |

## NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port -to-Port Read and BUSY.
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0 , twDD - twP (actual) or tDDD - tDw (actual).
4. To ensure that a write cycle is inhibited on port ' $B$ ' during contention on port ' $A$ '..
5. To ensure that a write cycle is completed on port ' B ' after contention on port ' A '.
6. "X" in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND $\overline{\operatorname{BUSY}}{ }^{(1,2,3)}$


NOTES:

1. To ensure that the earlier of the two ports wins. taps is ignored for Slave (IDT 70125).
2. $\overline{\mathrm{CE}}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{F}}=\mathrm{V}_{\mathrm{IL}}$
3. $\overline{\mathrm{OE}}=$ VIL for the reading port.
4. $\overline{A l l}$ timing is the same for the left and right ports. Port ' A ' may be either the left or right port. Port " B " is oppsite from port " A ".

TIMING WAVEFORM OF WRITE WITH BUSY


NOTES:

1. tWH must be met for both BUSY input (slave) and output (master).
2. $\overline{B U S Y}$ is asserted on port ' $B$ ' blocking RW'B', until BUSY'B' goes High.
3. All timing is the same for left and right ports. Port" A " may be either left or right port. Port " B " is the opposite from port " A ".

## TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{\mathrm{CE}}$ TIMIING ${ }^{(1)}$



NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".
2. If tAPS is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (70121 only).

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESS ${ }^{(1)}$


NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".
2. If taps is not satisified, the $\overline{B U S Y}$ will be asserted on one side or the other, but there is no guarantee on which side $\overline{B U S Y}$ will be asserted ( 70121 only).

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$

| Symbol | Parameter | $\begin{aligned} & \hline 70121 \times 25 \\ & 70125 \times 25 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 70121 \times 35 \\ & 70125 \times 35 \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 70121 \times 45 \\ 70125 \times 45 \\ \hline \end{array}$ |  | $\begin{aligned} & 70121 \times 55 \\ & 70125 \times 55 \\ & \hline \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Interrupt Timing |  |  |  |  |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 25 | - | 25 | - | 40 | - | 45 | ns |
| tINR | Interrupt Reset Time | - | 25 | - | 35 | 二 | 40 | - | 45 | ns |

NOTES:

1. " $X$ " in part numbers indicates power rating (S or L).

## TIMING WAVEFORM OF INTERRUPT MODE



NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".
2. See Interupt Truth Table.
3. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} \overline{\mathcal{W}}$ ) is asserted last.
4. Timing depends on which enable signal ( $\overline{C E}$ or $\mathrm{R} / \overline{\mathrm{W}}$ ) is de-asserted first.

## TRUTH TABLES

TABLE I. NON-CONTENTION
READ/WRITE CONTROL ${ }^{(4)}$

| Left or Right Port ${ }^{(1)}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} \overline{\mathrm{W}}$ | $\overline{C E}$ | $\overline{\mathrm{OE}}$ | D0-8 |  |
| X | H | X | Z | Port Disabled and in PowerDown Mode, ISB2 or ISB4 |
| X | H | X | Z | $\overline{\mathrm{C}}_{\mathrm{E}}=\overline{\mathrm{C}}_{\mathrm{E}}=\mathrm{H}$, Power-Down Mode, ISB1 or ISB3 |
| L | L | X | DATAIN | Data on Port Written Into Memory ${ }^{(2)}$ |
| H | L | L | DATAOUT | Data in Memory Output on Port ${ }^{(3)}$ |
| H | L | H | Z | High Impedance Outputs |

NOTES:
2654 tbl 12

1. $A 0 L-A 10 L \neq A 0 R-A 10 R$.
2. If $\overline{B U S Y}=L$, data is not written.
3. If $\overline{B U S Y}=L$, data may not be valid, see twDD and tDDD timing.
4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, ' Z ' = HIGH IMPEDANCE

TABLE II. INTERRUPT FLAG ${ }^{(1,4)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} / \bar{W}_{L}$ | CEL | OEL | AOL - A10L | INTL | RWW | $\overline{C E R}^{\text {R }}$ | $\overline{\mathrm{OE}} \mathrm{F}$ | A0L-A10R | $\overline{\text { INTR }}$ |  |
| L | L | X | 7FF | X | X | X | X | X | $\mathrm{L}^{(2)}$ | Set Right INTR Flag |
| X | X | X | X | X | X | L | L | 7FF | $H^{(3)}$ | Reset Right INTR Flag |
| X | X | X | X | $L^{(3)}$ | L | L | X | 7FE | X | Set Left $\overline{\text { NTL }}$ Flag |
| X | L | L | 7FE | $H^{(2)}$ | X | X | X | X | X | Reset Left INTL Flag |

NOTES:

1. Assumes $\overline{B U S Y L}=\overline{B U S Y} R=V_{I H}$
2. If $\overline{B U S Y L}=\mathrm{VIL}$, then No Change.
3. If $\overline{B U S Y R}=$ VIL, then No Change.
4. 'H' = HIGH,' L' = LOW,' X' = DON'T CARE

## FUNCTIONAL DESCRIPTION

The IDT70121/125 provides two ports with separate control, address and $/ / O$ pins that permit independent access for reads or writes to any location in memory. The IDT70121/125 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}}$ high). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location 7FE (HEX), where a write is defined as the $\overline{\mathrm{CE}}=\mathrm{R} / \overline{\mathrm{W}}=$ VIL per the Truth Table. The left port clears the interrupt by access address location 7FE access when $\overline{\mathrm{CE}} \mathrm{R}=\overline{\mathrm{OE}} \mathrm{R}=\mathrm{V} \mathrm{IL}, \mathrm{R} \overline{\mathrm{W}}$ is a "don't care". Likewise, the rightport interrupt flag ( $\overline{\mathrm{NT}} \mathrm{R})$ is asserted when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag ( $\overline{\mathrm{NT}} \mathrm{R}$ ), the right port must access the memory location 7FF. The message ( 9 bits) at 7FE or 7FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes, but as part of the random access memory. Refer to Table 1 for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.
The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $M / \bar{S}$ pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{B U S Y}$ pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT70121/125 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70121/125 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70121 RAM the busy pin is an output of the part, and the busy pin is an input of the IDT70125 as shown in Figure 3.
If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.
The busy arbitration, on a master, is based on the chip enable


Figure 3. Busy and chip enable routing for both width and ${ }^{26}$ depth expansion with 70121 (Master) and 70125 (Slave) RAMs.
and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy fiag to be output from the master before the actual write pulse can be initiated with either the $\mathrm{R} \overline{\mathrm{N}}$ signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## ORDERING INFORMATION



## FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Commercial: 12/15/20/25ns (max.)
- Low-power operation
- IDT7014S

Active: 900 mW (typ.)

- Fully asynchronous operation from either port
- TTL-compatible; single 5 V ( $\pm 10 \%$ ) power supply
- Available in 52-pin PLCC and a 64-pin TQFP


## DESCRIPTION:

The IDT7014 is an extremely high-speed $4 \mathrm{~K} \times 9$ Dual-Port Static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to high-speed applications which do not rely on $\overline{B U S Y}$ signals to manage simultaneous access.

The IDT7014 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. See functional description.

The IDT7014 utilitizes a 9-bit wide data path to allow for parity at the user's option. This feature is especially useful in data communication applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's BiCMOS high-performance technology, these Dual-Ports typically operate on only 900 mW of power at maximum access times as fast as 12ns.

The IDT7014 is packaged in a 52-pin PLCC and a 64-pin thin plastic quad flatpack, (TQFP).

## FUNCTIONAL BLOCK DIAGRAM



2528 drw 01

## PIN CONFIGURATION



NOTES:

1. All Vcc pins must be connected to power supply.
2. All ground pins must be connected to ground supply.
3. This text does not indicate the orentation of the actual part-marking

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | 50 | mA |

## NOTES:

2528 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$ for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of VTERM $\geq$ Vcc +0.5 V .


## RECOMMENDED OPERATING

 TEMPERATURE AND SUPPLY VOLTAGE| Grade | Ambient <br> Temperature | GND | vcc |
| :---: | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDTIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{VIL} \geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. VTERM must not exceed Vcc +0.5 V .

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | IDT7014S |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| \|lill | Input Leakage Current | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | $\mu \mathrm{A}$ |
| Illol | Output Leakage Current | Vout $=0 \mathrm{~V}$ to Vcc | - | 10 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | V |
| VoH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | $V$ |

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | Version | IDT7014S12 Com'l Only |  | IDT7014S15 Com'I Only |  | IDT7014S20 |  | IDT7014S25 |  | DT7014S35 Mil Only |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. | Max. | Typ. | Max. | Typ. | Max. | Typ. | Max. | Typ. | Max. |  |
| ICC | Dynamic <br> Operating <br> Current (Both <br> Ports Active) | Outputs Open$f=f \operatorname{mAX}{ }^{(1)}$ | Mil. | - | - | 160 | 260 | 155 | 260 | 150 | 255 | 150 | 250 | mA |
|  |  |  | Com'l. | 160 | 250 | 160 | 250 | 155 | 245 | 150 | 240 | - | - |  |

## NOTES:

1. At $f=$ fmax, address inputs are cycling at the maximum read cycle of $1 / t R C$ using the "AC Test Conditions" input levels of GND to $3 V$.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1, 2, and 3 |

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ ) TQFP
Package Only

| Symbol | Parameter ${ }^{(1)}$ | Condition $^{(2)}$ | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=3 \mathrm{dV}$ | 9 | pF |
| COUT | Output Capacitance | Vout $=3 \mathrm{dV}$ | 10 | pF |

1. This parameter is determined by device characteristics but is not tested.
2. 3dv references the interperlated capacitance when the input and output signals swith from OV to 3 V or from 3 V to 0 v .


Figure 1. AC Output Test Load.
Figure 2. Output Test Load (for tHZ, tWZ, and tOW) Including scope and jig.
$\triangle t A A$
(Typical, ns)


2528 drw 06
Figure 1. Typical Output Derating (Lumped Capacitive Load).

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE|  |  | 7014S×12 |  | 7014S×15 |  | 7014Sx20 |  | 7014S×25 |  | 7014Sx35 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | COM'L ONL |  | COM'L ONL |  |  |  |  |  | MIL | NLY | Unit |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| tre | Read Cycle Time | 12 | - | 15 | - | 20 | - | 25 | - | 35 | - | ns |
| tAA | Address Access Time | - | 12 | - | 15 | - | 20 | - | 25 | - | 35 | ns |
| taoe | Output Enable Access Time | - | 8 | - | 8 | - | 10 | - | 12 | - | 20 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 7 | - | 7 | - | 9 | - | 11 | - | 15 | ns |

NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is determined by device characterization, but is not production tested.

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1,2)}$


2528 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$


NOTES:

1. $R / \bar{W}=V_{I H}$ for Read Cycles.
2. $\overline{O E}=V_{I L}$.
3. Addresses valid prior to $\overline{O E}$ transition LOW.

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE

|  |  | $7014 \mathrm{S12}$ |  | 7014515 |  | 7014520 |  | 7014 S 25 |  | 7014535 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Parameter | Com/l Only |  | Com/l Only |  |  |  |  |  |  | Only | Unit |
| Symbol |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 12 | - | 15 | - | 20 | - | 25 | - | 35 | - | ns |
| taw | Address Valid to End-of-Write | 10 | - | 14 | - | 15 | - | 20 | - | 30 | - | ns |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 10 | - | 12 | - | 15 | - | 20 | - | 30 | - | ns |
| twr | Write Recovery Time | 1 | - | 1 | - | 2 | - | 2 | - | 2 | - | ns |
| tDW | Data Valid to End-of-Write | 8 | - | 10 | - | 12 | - | 15 | - | 25 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 7 | - | 7 | - | 9 | - | 11 | - | 15 | ns |
| tDH | Data Hold Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enabled to Output in High-Z ${ }^{(1,2)}$ | - | 7 | - | 7 | - | 9 | - | 11 | - | 15 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(4)}$ | - | 25 | - | 30 | - | 40 | - | 45 | - | 55 | ns |
| toDD | Write Data Valid to Read Data Delay ${ }^{(4)}$ | - | 22 | - | 25 | - | 30 | - | 35 | - | 45 | ns |

NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although toH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write With Port-to-Port Read".

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ ${ }^{(1,2)}$


NOTES:

1. $\mathrm{R} \overline{W^{-}} \mathrm{B}^{*}=\mathrm{V}_{\mathrm{V}}$, Read cycle pass through.

2528 dww 09
2. All timing is the same for left and right ports. Port " $A$ " may be either left or right port. Port " $B$ " is opposite from port " $A$ ".

TIMING WAVEFORM OF WRITE CYCLE ${ }^{(1,2,3,4,5)}$


## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ must be HIGH during all address transitions.
2. twr is measured from $\mathrm{R} \bar{W}$ going HIGH to the end of write cycle.
3. During this period, the I/O pins are in the output state, and input signals must not be applied.
4. Transition is measured +200 mV from the Low or High-impedance voltage with the Output Test Load (Figure 2).
5. If $\overline{O E}$ is LOW during a $\mathrm{R} / \overline{\mathrm{W}}$ controlled write cycle, the write pulse width must be the larger of twp or ( $\mathrm{twz}+$ tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tDW. If $\overline{\mathrm{OE}}$ is HIGH during an $\mathrm{R} \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## FUNCTIONAL DESCRIPTION

The IDT7014 provides two ports with separate control, address, and $I / O$ pins that permit independent access for reads or writes to any location in memory. It lacks the chip enable feature of CMOS Dual Ports, thus it operates in active mode as soon as power is applied. Each port has its own Output Enable control ( $\overline{\mathrm{OE}}$ ). In the read mode, the port's $\overline{\mathrm{OE}}$ turns on the output drivers when set LOW. The user application should avoid simultaneous write operations to the same memory location. There is no on-chip arbitration circuitry to resolve write priority and partial data from both ports may be written. READ/WRITE conditions are illustrated in table 1.

TABLE I - READ/WRITE CONTROL

| Left or Right Port ${ }^{(1)}$ |  |  |  |
| :---: | :---: | :---: | :---: |
| R/W | $\overline{\mathrm{OE}}$ | Do-8 |  |
| L | X | DATAIN | Data on port written into memory |
| $H$ | L | DATAOUT | Data in memory output on port |
| $X$ | $H$ | Z | High-impedance outputs |

NOTE:
2528 tbl 10

1. Aol - A11L is not equal to Aor - A11r.
'H' = HIGH,'L' = LOW, 'X' = Don't Care, and ' $Z$ ' = High Impedance.

## ORDERING INFORMATION



2528 drw 11

## FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Military: 25/35ns (max.)
- Commercial:15/17/20/25/35ns (max.)
- Low-power operation
- IDT7015S

Active: 750 mW (typ.)
Standby: 5mW (typ.)

- IDT7015L

Active: 750 mW (typ.)
Standby: 1 mW (typ.)

- IDT7015 easily expands data bus width to 18 bits or more using the Master/Slave select when cascading more than one device
- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master

M/S $=\mathrm{L}$ for $\overline{B U S Y}$ input on Slave

- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- TTL-compatible, single 5 V ( $\pm 10 \%$ ) power supply
- Available in ceramic 68-pin PGA, 68 -pin PLCC, and an 80-pin TQFP
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION:

The IDT7015 is a high-speed 8K $\times 9$ Dual-Port Static RAMs. The IDT7015 is designed to be used as stand-alone 72K bit Dual-Port RAMs or as a combination MASTER/ SLAVE Dual-Port RAM for 18 -bit-or-more word systems.

## FUNCTIONAL BLOCK DIAGRAM



## NOTES:

1. In MASTER mode: $\overline{B U S Y}$ is an output and is a push-pull driver In SLAVE mode: BUSY is input.
2. BUSY outputs and INT outputs are non-tristated push-pull drivers.
3. At2L and A12R

Using the IDT MASTER/SLAVE Dual-Port RAM approach in 18-bit or wider memory system applications results in fullspeed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\mathrm{CE}}$ permits the on-chip circuitry of each port to enter a very low
standby power mode.
Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750 mW of power.

The IDT7015 is packaged in a ceramic 68-pin PGA, a 64pin PLCC and an 80-pinTQFP (Thin Quad FlatPack). Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATIONS


PIN NAMES (7015)

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}} \mathrm{L}$ | $\overline{\mathrm{CE}}_{\mathrm{R}}$ | Chip Enable |
| $\mathrm{R} / \overline{\mathrm{W}} \mathrm{L}$ | $\mathrm{R} / \bar{W}_{R}$ | Read/Write Enable |
| $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | Output Enable |
| A0L - A12L | A0R - A12R | Address |
| I/OOL - I/O8L | I/O0R - I/O8R | Data Input/Output |
| $\overline{\mathrm{SEM}} \mathrm{L}$ | $\overline{\text { SEM }}$ R | Semaphore Enable |
| INTL | $\overline{\text { INTR }}$ | Interrupt Flag |
| $\overline{\text { BUSYL }}$ | $\overline{B U S Y}^{\text {B }}$ | Busy Flag |
| M/S |  | Master or Slave Select |
| VcC ${ }^{(1)}$ |  | Power |
| GND ${ }^{(2)}$ |  | Ground |

## NOTES:

1. This text does not imply orientation of Part-Mark.

NOTES:
2954 tbl 01

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply


## NOTES:

1. This text does not imply orientation of Part-Mark.


TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs $^{(1)}$ |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | R $\bar{W}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{SEM}}$ | I/Oo-8 |  |
| H | X | X | H | High-Z | Deselected: Power-Down |
| L | L | X | H | DATAIN | Write to Memory |
| L | H | L | H | DATAout | Read Memory |
| X | X | H | X | High-Z | Outputs Disabled |

NOTE:
2954 tbl 02

1. Condition: $A 0 L-A 12 L$ is not equal to $A 0 R-A 12 R$

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

| Inputs |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | $\mathrm{R} \overline{\mathrm{W}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{SEM}}$ | I/Oo-8 |  |
| H | H | L | L | DATAOUT | Read Semaphore Flag Data Out |
| H | $\mathcal{F}$ | X | L | DATAIN | Write I/Oo into Semaphore Flag |
| L | X | X | L | - | Not Allowed |

2954 tbl 03

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTES:

2954 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$ for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of V TERM $\geq \mathrm{Vcc}$ +0.5 V .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTES:

1. $V_{I L} \geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. VTERM must not exceed $V c c+0.5 \mathrm{~V}$.

CAPACITANCE $\left(T A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right.$, for TQFP
Package) ${ }^{(1)}$

| Symbol | Parameter | Conditions $^{(2)}$ | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=3 \mathrm{dV}$ | 9 | pF |
| COUT | Output <br> Capacitance | VouT $=3 \mathrm{dV}$ | 10 | pF |

2954 tbl 07

## NOTES:

1. This parameter is determined by device characteristics but is not production tested.
2. 3dV references the interpolated capacitance when the input and output signals switch from 0 V to 3 V or from 3 V to 0 V .

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE（Vcc $=5.0 \mathrm{~V} \pm 10 \%$ ）

| Symbol | Parameter | Test Conditions | 7015 S |  | 7015 L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min． | Max． | Min． | Max． |  |
| ｜｜L．I｜ | Input Leakage Current ${ }^{(5)}$ | $\mathrm{VCC}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | － | 10 | － | 5 | $\mu \mathrm{A}$ |
| Illol | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{V} \mathrm{IH}, \mathrm{VOUT}=0 \mathrm{~V}$ to VCC | － | 10 | － | 5 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ | － | 0.4 | － | 0.4 | V |
| VOH | Output High Voltage | $1 \mathrm{OH}=-4 \mathrm{~mA}$ | 2.4 | － | 2.4 | － | V |

NOTES：
2954 tbl 08
At $\mathrm{Vcc}=2.0 \mathrm{~V}$ ，Input leakages are undefined．
DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Condition | Version |  | $$ |  | $\begin{array}{\|c\|} \hline \text { 7015X17 } \\ \text { COM' ONLY } \\ \text { Typ. }{ }^{(2)} \quad \text { Max. } \\ \hline \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Dynamic Operating Current <br> （Both Ports Active） |  | MIL．$\quad \mathrm{S}$ |  | － <br> - <br> 170 <br> 170 | － |  |  | mA |
|  |  |  | COM＇L． | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ |  | $\begin{array}{r} 310 \\ \times \quad 260 \\ \hline \end{array}$ | $\begin{aligned} & 170 \\ & 170 \\ & \hline \end{aligned}$ | $\begin{aligned} & 310 \\ & 260 \\ & \hline \end{aligned}$ |  |
| ISB1 | Standby Current （Both Ports－TTL Level Inputs） | $\begin{aligned} & \overline{\overline{C E}} \mathrm{R}=\overline{\mathrm{CE}}_{\mathrm{L}}=V_{I H} \\ & \overline{S E M}_{\mathrm{SE}}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{V} I H \\ & \mathrm{f}=\mathrm{fmax}^{(3)} \end{aligned}$ | MIL． | S | 二 | 5 | － | 二 | mA |
|  |  |  | COM＇L． | S | 25 | 60 60 | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | 60 50 |  |
| ISB2 | Standby Current （One Port — TTL Level Inputs） | $\overline{\mathrm{CE}}{ }^{\prime \prime} \mathrm{A}^{4}=\mathrm{V}_{\mathrm{LL}} \text { and } \overline{\mathrm{CE}}{ }^{-1} \mathrm{~B}^{\prime}=\mathrm{V}_{1 H^{(5)}}$ <br> Active Port Outputs Open $\begin{aligned} & f=f M A X^{(3)} \\ & \overline{\operatorname{SEM}} \mathrm{R}=\overline{\operatorname{SEM} L}=V_{I H} \end{aligned}$ | MIL． | S L | － | $\stackrel{3}{2}$ | － | － | mA |
|  |  |  | COM＇L． | S | $\begin{aligned} & 105 \\ & 105 \end{aligned}$ | $\begin{array}{r} 190 \\ 160 \end{array}$ | $\begin{aligned} & 105 \\ & 109 \end{aligned}$ | $\begin{aligned} & 190 \\ & 160 \end{aligned}$ |  |
| IsB3 | Full Standby Current （Both Ports－All CMOS Level Inputs） | $\begin{aligned} & \text { Both Ports } \overline{C E} L \text { and } \\ & \overline{C E} R \geq V C c-0.2 \mathrm{~V} \\ & V I N \geq V c c-0.2 \mathrm{~V} \text { or } \\ & V I N \leq 0.2 V, f=0^{(4)} \\ & \text { SEMR }=\overline{S E M L} \geq V C c-0.2 \mathrm{~V} \end{aligned}$ | MIL． | S | 一 | $\square$ 二 | － | － | mA |
|  |  |  | COM＇L． | S | 1.0 0.2 | 15 <br> 5 | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ |  |
| IsB4 | Full Standby Current （One Port－All CMOS Level Inputs） | $\begin{aligned} & \hline \overline{C E}^{*} A^{*} \leq 0.2 \mathrm{~V} \text { and } \\ & \overline{\mathrm{CE}}^{\prime \prime} \mathrm{B}^{*} \geq \mathrm{Vcc}-0.2 \mathrm{~V}^{(5)} \\ & \overline{S E M}^{\mathrm{S}}=\overline{\mathrm{SEM}} \mathrm{~L} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \mathrm{VIN} \leq 0.2 \mathrm{~V} \end{aligned}$ <br> Active Port Outputs Open， $f=f_{M A X}{ }^{(3)}$ | MIL． | S | ¢！ | －－ | － | － | mA |
|  |  |  | COM＇L． | S L | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ |  |

NOTES：
1．＂ X ＂in part numbers indicates power rating（ S or L ）
2． $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ，and are not production tested． $\mathrm{I} C C D C=120 \mathrm{~mA}$（typ．）
3．At $f=$ fmax，address and control lines（except Output Enable）are cycling at the maximum frequency read cycle of $1 /$ thc，and using＂AC Test Conditions＂ of input levels of GND to 3 V ．
4．$f=0$ means no address or control lines change．
5．Port＂$A$＂may be either left or right port．Port＂$B$＂is the opposite of port＂$A$＂．

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$ (Continued) (VCC $=5.0 \mathrm{~V} \pm 10 \%$ )


NOTES:
2954 tbl 10

1. " X " in part numbers indicates power rating ( S or L )
2. $\mathrm{VcC}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and are not production tested. I $\mathrm{CcDC}=120 \mathrm{~mA}$ (typ.)
3. At $f=$ fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / \mathrm{tRC}$, and using "AC Test Conditions" of input levels of GND to 3V.
4. $f=0$ means no address or control lines change.
5. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite of port " $A$ ".

## OUTPUT LOADS AND AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :--- |
| Input Rise/Fall Times | 5 ns Max. |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | Figure $1 \& 2$ |


$2940 \mathrm{~d} / \mathrm{w} 05$
Figure 1. AC Output Test Load


Figure 2. Output Test Load (For tlz, thz, twz, tow) Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$| Symbol | Parameter | $\begin{aligned} & \text { IDT7015X15 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7015X17 COM'L ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  | S |  |  |  |  |
| tRC | Read Cycle Time | 15 | $\cdots$ | 17 | - | ns |
| tAA | Address Access Time | - | 4 | - | 17 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | \} 1 5 | - | 17 | ns |
| taio | Output Enable Access Time | - | $\bigcirc 10$ | - | 10 | ns |
| tor | Output Hold from Address Change | 3 ¢ | $\pm$ | 3 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 3 . | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 10 | - | 10 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | $\cdots$ | 15 | - | 17 | ns |
| tSOP | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 10: | - | 10 | - | ns |
| tSAA | Semaphore Address Access Time | - | 15 | - | 17 | ns |


| Symbol | Parameter | IDT7015X20 |  | IDT7015X25 |  | IDT7015X35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 20 | - | 25 | - | 35 | - | ns |
| tAA | Address Access Time | - | 20 | - | 25 | - | 35 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 20 | - | 25 | - | 35 | ns |
| taoe | Output Enable Access Time | - | 12 | - | 13 | - | 20 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tLZ | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 12 | - | 15 | - | 20 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 20 | - | 25 | - | 35 | ns |
| tSop | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 10 | - | 10 | - | 15 | - | ns |
| tSAA | Semaphore Address Access Time | - | 20 | - | 25 | - | 35 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low- or high-impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{\mathrm{CE}}=\mathrm{VIL}$ and $\overline{\mathrm{SEM}}=$ VIH. To access semaphore, $\overline{\mathrm{CE}}=\mathrm{VIN}$ and $\overline{\mathrm{SEM}}=\mathrm{VIL}$.
4. " $X$ " in part numbers indicates power rating ( S or L ).

## WAVEFORM OF READ CYCLES ${ }^{(5)}$



NOTES:

1. Timing depends on which signal is asserted last, $\overline{O E}$ or $\overline{C E}$.
2. Timing depends on which signal is de-asserted first, $\overline{C E}$ or $\overline{O E}$.
3. teoddelay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last taOE, tACE, tAA or tedo.
5. $\overline{\mathrm{SEM}}=\mathrm{VIH}$.

TIMING OF POWER-UP / POWER-DOWN


## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$

| Symbol | Parameter | IDT7015X15COM'L ONLY |  | $\begin{aligned} & \text { IDT7015X17 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |
| twc | Write Cycle Time | 15 | 1 | 17 | - | ns |
| tEw | Chip Enable to End-of-Write ${ }^{(3)}$ | 12 | $\leqslant$ | 12 | - | ns |
| taw | Address Valid to End-of-Write | 12 | 4 - | 12 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | प | 0 | - | ns |
| twp | Write Pulse Width | 12 | $\pm$ | 12 | - | ns |
| twr | Write Recovery Time | 2 | $\cdots$ - | 2 | - | ns |
| tDw | Data Valid to End-of-Write | 12 | \% - | 10 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | $\cdots \quad 10$ | - | 10 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | $0<$ | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 10 | - | 10 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 3 C | - | 0 | - | ns |
| tswRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 5 | - | 5 | - | ns |
| tSPS | $\overline{\text { SEM }}$ Flag Contention Window | 5 | - | 5 | - | ns |



## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low - or high-impedance voltage with the output test load (Figure 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{C E}=$ VIL and $\overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V I H$ and $\overline{S E M}=V I L$. Either condition must be valid for the entire tew time.
4. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although tor and tow values will vary over voltage and temperature, the actual toH will always be smaller than the actual tow.
5. " X " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE CYCLE NO. $1, \mathrm{R} \bar{W} \bar{W}$ CONTROLLED TIMING ${ }^{(1,5,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED TIMING ${ }^{(1,5)}$


## NOTES:

1. $\mathrm{R} / \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ must be high during all address transitions.
2. A write occurs during the overlap (tEW or twP) of a low $\overline{C E}$ and a low $\mathrm{A} / \bar{W}$ for memory array writing cycle.
3. twR is measured from the earlier of $\overline{C E}$ or $R \bar{W}$ (or SEM or $R \bar{W}$ ) going high to the end of write cycle.
4. During this period, the $\mathrm{I} / \mathrm{O}$ pins are in the output state and input signals must not be applied.
5. If the $\overline{\mathrm{CE}}$ or $\overline{\mathrm{SEM}}$ low transition occurs simultaneously with or after the $\mathrm{R} \overline{\mathrm{W}}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{C E}$ or $R \bar{W}$.
7. This parameter is guaranteed by device characterization but is not production tested, transition is measured $+/-200 \mathrm{mV}$ from steady state with the Output Test load (Figure 2).
8. If $\overline{O E}$ is low during $\mathrm{R} \bar{W}$ controlled write cycle, the write pulse width must be the larger of $\mathrm{t} w \mathrm{f}$ or (twz +tDW ) to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\mathrm{OE}}$ is high during an $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $t$ w.
9. To access RAM, $\overline{C E}=$ VIL and $\overline{\operatorname{SEM}}=\mathrm{VIH}$. To access Semaphore, $\overline{\mathrm{CE}}=\mathrm{VIH}$ and $\overline{\mathrm{SEM}}=\mathrm{VIL}$. tew must be met for either condition.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$


NOTE:

1. $\overline{C E}=$ VIH for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$


## NOTES:

1. $\mathrm{DOR}^{2}=\mathrm{DOL}=\mathrm{VIH}, \overline{\mathrm{CE}}=\overline{\mathrm{CE}}=\mathrm{VIH}$.
2. All timing is the same for left and right ports. Port" A " may be either left or right port. " B " is the opposite port from " A ".
3. This parameter is measured from $\mathrm{R} \bar{W}_{A}$ or $\overline{S E M}_{A}$ going high to $\mathrm{R} \bar{W}_{B}$ or $\overline{\text { SEMB }} \mathrm{B}$ going High.
4. If tsps is not satisfied, there is no guarantee which side will obtain the semaphore flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$| Symbol | Parameter | IDT7015X15 COM'L ONLY |  | IDT7015X17 COM'L ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| BUSY TIMING ( $M / \bar{S}=H$ ) |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address Match | - | \$. 15 | 一 | 17 | ns |
| tBda | $\overline{\text { BUSY }}$ Disable Time from Address Not Matched | - | ¢ 15 | - | 17 | ns |
| tBac | $\overline{\text { BUSY Access Time from Chip Enable LOW }}$ | - | $\square 15$ | - | 17 | ns |
| tBDC | $\overline{\text { BUSY }}$ Disable Time from Chip Enable HIGH | - | - 15 | - | 17 | ns |
| taps | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | \% | 5 | - | ns |
| tBDD | BUSY Disable to Valid Data ${ }^{(3)}$ |  | $\square 15$ | - | 17 | ns |
| BUSY TIMING (M/S = L) |  | $\square$ |  |  |  |  |
| twB | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(5)}$ | 13. | - | 13 | - | ns |
| PORT-TO-PORT DELAY TIMING |  | 0 |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | $\cdots$ | 30 | 一 | 30 | ns |
| tod | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 25 | - | 25 | ns |


| Symbol | Parameter | IDT7015X20 |  | IDT7015X25 |  | IDT7015X35 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Unit |


| BUSY TIMING (M/ $\bar{S}=\mathbf{H})$ |  |  |  |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tBAA | $\overline{B U S Y}$ Access Time from Address Match | - | 20 | - | 20 | - | 20 | ns |
| tBDA | $\overline{\overline{B U S Y}}$ Disable Time from Address Not Matched | - | 20 | - | 20 | - | 20 | ns |
| tBAC | $\overline{\overline{B U S Y}}$ Access Time from Chip Enable LOW | - | 20 | - | 20 | - | 20 | ns |
| tBDC | $\overline{B U S Y}$ Disable Time from Chip Enable HIGH | - | 17 | - | 17 | - | 20 | ns |
| taPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBDD | $\overline{B U S Y}$ Disable to Valid Data ${ }^{(3)}$ | - | 20 | - | 25 | - | 35 | ns |

BUSY TIMING (M/ $\bar{S}=\mathrm{L})$

| twB | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twH | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(5)}$ | 15 | - | 17 | - | 25 | - | ns |

PORT-TO-PORT DELAY TIMING

| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 45 | - | 50 | - | 60 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 30 | - | 35 | - | 45 | ns |

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Wave form of Write with Port-to-Port Read and $\overline{\mathrm{BUSY}}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{V} / H)$ ".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0 , twDD - twP (actual) or tDDD - tDw (actual).
4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
5. To ensure that a write cycle is completed on port " B " after contention on port " A ".
6. " X " in part numbers indicates power rating ( S or L ).

## TIMING WAVEFORM OF READ WITH $\overline{B U S Y}{ }^{(2)}\left(M / \bar{S}=V_{H}\right)$



NOTES:

1. To ensure that the earlier of the two ports wins. tAPS is ignored for M/S $=$ VIL.
2. $\overline{C E}_{L}=\overline{C E}_{R}=V I L$
3. $\overline{\mathrm{OE}}=\mathrm{VIL}$ for the reading port.
4. If $M / \bar{S}=V I L$ ( $S L A V E$ ), the $\overline{B U S Y}$ is an input ( $\overline{B U S Y}=V I H)$. For this example, $\overline{B U S Y}=$ "don't care".
5. All timing is the same for left and right ports. Port " A " may be either the left or right port. Port " B " is the port opposite from port " A ".

TIMING WAVEFORM OF WRITE WITH BUSY

## NOTES:



1. tWH must be met for both $\overline{B U S Y}$ input (SLAVE) and output (MASTER).
2. $\bar{B} U S Y$ is asserted on port " $B$ " blocking $R \bar{W} " B "$, until $\overline{B U S Y}$ " $B$ " goes High.

## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E}$ TIMING ${ }^{(1)}\left(\mathbf{M} / \bar{S}=V_{H}\right)$



## WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING ${ }^{(1)}\left(M / \bar{S}=V_{I H}\right)$



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port " B " is the port opposite from " A ".
2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$

| Symbol | Parameter | IDT7015X15 COM'L ONLY |  | IDT7015X17 COM'L ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |
| tas | Address Set-up Time | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 15 | - | 17 | ns |
| tINR | Interrupt Reset Time | - | 15 | - | 17 | ns |


| Symbol | Parameter | IDT7015X20 |  | IDT7015X25 |  | IDT7015X35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 20 | - | 20 | - | 25 | ns |
| tINR | Interrupt Reset Time | - | 20 | - | 20 | - | 25 | ns |

NOTE:

1. " X " in part numbers indicates power rating ( S or L ).

## WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$



NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. See Interrupt truth table.
3. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} \overline{\bar{W}}$ ) is asserted last.
4. Timing depends on which enable signal ( $\overline{C E}$ or $R \bar{W}$ ) is de-asserted first.

## TRUTH TABLES

TRUTH TABLE I - INTERRUPT FLAG ${ }^{(1)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} \bar{W} \mathrm{~L}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{OE}}$. | A12L-A0L | $\overline{\text { NTL }}$ | $\mathrm{R} / \bar{W}_{\text {/ }}$ | $\overline{C E E R}^{\text {R }}$ | $\overline{\mathrm{OE}} \mathrm{F}^{\prime}$ | A12R-A0R | INTR |  |
| L | L | X | 1FFF | X | X | X | X | X | $L^{(2)}$ | Set Right $\overline{N T T}_{\text {R }}$ Flag |
| X | X | X | X | X | X | L | L | 1FFF | $\mathrm{H}^{(3)}$ | Reset Right $\overline{N T} T_{\text {R }}$ Flag |
| X | X | X | X | $L^{(3)}$ | L | L | X | 1FFE | X | Set Left INTL Flag |
| X | L | L | 1FFE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left INTL. Flag |

NOTES:

1. Assumes $\overline{B U S Y} L=\overline{B U S Y} R=V I H$.
2. If $\overline{B U S Y L}=V I L$, then no change.
3. If $\overline{\mathrm{BUSY}} \mathrm{A}=\mathrm{VIL}$, then no change.

TRUTH TABLE II - ADDRESS BUSY
ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CEL}}$. | $\overline{\mathrm{CE}} \mathrm{R}$ | Aol-A12L <br> A0R-A12R | $\overline{\text { BUSYL }}{ }^{(1)}$ | $\overline{B U S Y}^{\text {a }}{ }^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES:
2954 tbl 16

1. Pins $\overline{B U S Y} \mathrm{~L}$ and $\overline{\mathrm{BUSY}} \mathrm{R}$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{\mathrm{BUSY}} \mathrm{x}$ outputs on the IDT7015 are push-pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If $t$ APS is not met, either $\overline{B U S Y}$ L or $\overline{B U S Y}$ h $=$ Low will result. $\overline{B U S Y L}$ and $\overline{B U S Y R}$ outputs can not be low simultaneousiy.
3. Writes to the left port are internally ignored when $\overline{B U S Y}$ L outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when $\overline{B U S Y R}$ outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do-D8 Left | Do-D8 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

NOTE:
2954 tbl 17

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7015.

## FUNCTIONAL DESCRIPTION

The IDT7015 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7015 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}}$ High). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location 1FFE where a write is defined as the $\overline{C E}=R / \bar{W}=$ VIL per the Truth Table. The left port clears the interrupt by an address location 1FFE access when $\overline{\mathrm{CE}}_{\mathrm{R}}$ $=\overline{\mathrm{OE}}_{\mathrm{R}}=\mathrm{VIL}, \mathrm{R} / \overline{\mathrm{W}}$ is a "don't care". Likewise, the right port interrupt flag (INTR) is asserted when the left port writes to
memory location 1FFF and to clear the interrupt flag (INTR), the right port must access memory location 1FFF. The message ( 9 bits) at 1FFE or 1FFF isuser-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes but are still part of the random access memory. Refer to Table I for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all


Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7015 RAMs.
applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $M / \bar{S}$ pin. Once in slave mode the $\overline{B U S Y}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{B U S Y}$ pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT7015 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7015 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7015 RAM the busy pin is an output if the part is used as master $(\mathrm{M} / \overline{\mathrm{S}} \mathrm{pin}=\mathrm{H})$, and the busy pin is an input if the part used as a slave ( $M / \bar{S}$ pin $=L$ ) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse
can be initiated with the $\mathrm{R} \bar{W}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT7015 are extremely fast Dual-Port 8Kx9 Static RAMs with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, anon-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{C E}$, the Dual-Port RAM enable, and SEM, the semaphore enable. The $\overline{\text { CE }}$ and $\overline{\text { SEM }}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{\mathrm{CE}}$ and $\overline{\text { SEM }}$ are both high.

Systems which can best use the IDT7015 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7015's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7015 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7015 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{O E}$, and $R / \bar{M}$ ) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side
until the semaphore is freed by the first side.
When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (SEM) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a testloop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. . If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a
resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES-SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7015's Dual-Port RAM. Say the $8 \mathrm{~K} \times 9$ RAM was to be divided into two $4 \mathrm{~K} \times 9$ blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4 K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero
into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and thel/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.


Figure 4. IDT7015/7016 Semaphore Logic

## ORDERING INFORMATION



## FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Military: 25/35ns (max.)
— Commercial:15/17/20/25/35ns (max.)
- Low-power operation
- IDT7016S

Active: 750 mW (typ.)
Standby: 5mW (typ.)

- IDT7016L

Active: 750 mW (typ.)
Standby: 1mW (typ.)

- IDT7016 easily expands data bus width to 18 bits or more using the Master/Slave select when cascading more than one device
- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master
$M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001 V electrostatic discharge
- TTL-compatible, single 5 V ( $\pm 10 \%$ ) power supply
- Available in ceramic 68-pin PGA, 68-pin PLCC, and an 80-pin TQFP
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION:

The IDT7016 is a high-speed 16K x 9 Dual-Port Static RAMs. The IDT7016 is designed to be used as stand-alone 144K bit Dual-Port RAMs or as a combination MASTER/ SLAVE Dual-Port RAM for 18-bit-or-more word systems.

## FUNCTIONAL BLOCK DIAGRAM



Using the IDT MASTER/SLAVE Dual-Port RAM approach in 18-bit or wider memory system applications results in fullspeed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter a very low
standby power mode.
Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750 mW of power.

The IDT7016 is packaged in a ceramic 68 -pin PGA, a $64-$ pin PLCC and an 80-pinTQFP (Thin Quad FlatPack). Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## PIN CONFIGURATIONS



PIN NAMES (7016)

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}} \mathrm{L}$ | $\overline{\mathrm{CEE}}_{\mathrm{R}}$ | Chip Enable |
| $\mathrm{R} / \overline{\mathrm{W}} \mathrm{L}$ | $\mathrm{R} / \bar{W}_{\mathrm{B}}$ | Read/Write Enable |
| $\overline{\mathrm{OEL}}$ | $\overline{\mathrm{OE}} \mathrm{R}^{\text {d }}$ | Output Enable |
| A0L - A13L | A0R-A13R | Address |
| I/OOL - $/$ /O8L | 1/OOR - 1/O8R | Data Input/Output |
| $\overline{\text { SEM }}$ L | $\overline{S E M R}^{\text {S }}$ | Semaphore Enable |
| $\overline{\text { INTL }}$ | $\overline{\text { INTR }}$ | Interrupt Flag |
| $\overline{\text { BUSYL }}$ | $\overline{\text { BUSYR }}$ | Busy Flag |
| M/S |  | Master or Slave Select |
| Vcc ${ }^{(1)}$ |  | Power |
| GND ${ }^{(2)}$ |  | Ground |
| NOTES: <br> 1. All Vcc pins must be connected to power supply. <br> 2. All GND pins must be connected to ground supply. |  |  |

NOTES:

1. This text does not imply orientation of Part-Mark.

All VCc pins must be connected to power supply
2. All GND pins must be connected to ground supply.



TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs ${ }^{(1)}$ |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | RMW | $\overline{\mathrm{OE}}$ | SEM | 1/00-8 |  |
| H | X | X | H | High-Z | Deselected: Power-Down |
| L | L | X | H | DATAIN | Write to Memory |
| L | H | L | H | DATAOUT | Read Memory |
| X | X | H | X | High-Z | Outputs Disabled |

NOTE:

1. Condition: AOL - A13L is not equal to $A 0 R-A 13 R$

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | $\mathrm{R} \overline{\mathrm{N}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{SEM}}$ | I/Oo-8 |  |
| H | H | L | L | DATAOUT | Read Semaphore Flag Data Out |
| H | f | X | L | DATAIN | Write I/Oo into Semaphore Flag |
| L | X | X | L | - | Not Allowed |

3190 tbl 03

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output <br> Current | 50 | 50 | mA |

## NOTES:

3190 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other - conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $V c c+0.5 \mathrm{~V}$ for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of V TERM $\geq \mathrm{Vcc}$ +0.5 V .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTES:

1. $V_{I L} \geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns.
2. Vterm must not exceed Vcc +0.5 V .

CAPACITANCE $\left(\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right.$, for TQFP Package) ${ }^{(1)}$

| Symbol | Parameter | Conditions $^{(2)}$ | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=3 \mathrm{dV}$ | 9 | pF |
| COUT | Output <br> Capacitance | VOUT $=3 \mathrm{dV}$ | 10 | pF |

## NOTES:

1. This parameter is determined by device characteristics but is not production tested.
2. 3dV references the interpolated capacitance when the input and output signals switch from OV to 3 V or from 3 V to OV .

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE（VCC $=5.0 \mathrm{~V} \pm 10 \%$ ）

| Symbol | Parameter | Test Conditions | 7016 S |  | 7016 L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min． | Max． | Min． | Max． |  |
| ｜lLII | Input Leakage Current ${ }^{(5)}$ | $\mathrm{VCC}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to VCC | － | 10 | － | 5 | $\mu \mathrm{A}$ |
| Illol | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=O \mathrm{~V}$ to VCC | － | 10 | － | 5 | $\mu A$ |
| VOL | Output Low Voltage | $1 \mathrm{LL}=4 \mathrm{~mA}$ | － | 0.4 | － | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | 二 | 2.4 | － | V |

NOTES：
3190 tbl 08
At $\mathrm{Vcc}=2.0 \mathrm{~V}$ ，Input leakages are undefined．
DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Condition | Version |  |  | X15 ONLY <br> Max． |  | X17 <br> ONLY <br> Max． | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Dynamic Operating Current <br> （Both Ports Active） | $\begin{aligned} & \overline{\mathrm{CE}}=\text { VIL, Outputs Open } \\ & \mathrm{SEM}=V_{I H} \\ & \mathrm{f}=\mathrm{fMAX}{ }^{(3)} \end{aligned}$ | MIL． | S 1 | － | － | － | － | mA |
|  |  |  | COM＇L． | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 170 \\ & 170 \\ & \hline \end{aligned}$ | $\begin{array}{r} 310 \\ 260 \\ \hline \end{array}$ | $\begin{aligned} & 170 \\ & 170 \\ & \hline \end{aligned}$ | $\begin{aligned} & 310 \\ & 260 \\ & \hline \end{aligned}$ |  |
| ISB1 | Standby Current （Both Ports－TTL Level Inputs） | $\begin{aligned} & \overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{CE}} \overline{\mathrm{C}}_{\mathrm{L}}=\mathrm{V}_{I H} \\ & \overline{\mathrm{SEM}} \mathrm{P}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{V} I \mathrm{H} \\ & \mathrm{f}=\mathrm{fMAX}^{(3)} \end{aligned}$ | MIL． | S | 二 | 二 | － | － | mA |
|  |  |  | COM＇L． | L | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 60 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 60 \\ & 50 \\ & \hline \end{aligned}$ |  |
| ISB2 | Standby Current （One Port —TTL Level Inputs） | $\overline{\mathrm{CE}^{\prime \prime} A^{\prime}=}=\mathrm{VIL} \text { and } \overline{\mathrm{CE}} \mathrm{EBP}^{\prime \prime}=\mathrm{VIH}^{(5)}$ <br> Active Port Outputs Open $\begin{aligned} & f=\mathrm{fmax}^{(3)} \\ & \overline{\mathrm{SEM}}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | MIL． | S | － | － | － | － | mA |
|  |  |  | COM＇L． | S | $\begin{aligned} & 105 \\ & 105 \end{aligned}$ | $\begin{aligned} & 190 \\ & 160 \end{aligned}$ | $\begin{aligned} & 105 \\ & 109 \end{aligned}$ | $\begin{aligned} & 190 \\ & 160 \end{aligned}$ |  |
| IsB3 | Full Standby Current （Both Ports－All CMOS Level Inputs） | $\begin{aligned} & \text { Both Ports } \overline{C E L} \text { and } \\ & \overline{C E} R \geq V c c-0.2 \mathrm{~V} \\ & V I N \geq V c c-0.2 \mathrm{~V} \text { or } \\ & \text { VIN } \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)} \\ & \text { SEMR }=\overline{\operatorname{SEM}} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \end{aligned}$ | MIL． | S | 二 | － | － | － | mA |
|  |  |  | COM＇L． | S | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ |  |
| ISB4 | Full Standby Current （One Port－All CMOS Level Inputs） |  | MIL． | S | 二 | － | － | － | mA |
|  |  |  | COM＇L． | S | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ |  |

## NOTES：

1．＂X＂in part numbers indicates power rating（ S or L ）
2． $\mathrm{VcC}=5 \mathrm{~V}, \mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ，and are not production tested． $\mathrm{ICCDC}=120 \mathrm{~mA}$（typ．）
3．At $f=$ fmax，address and control lines（except Output Enable）are cycling at the maximum frequency read cycle of $1 / \mathrm{trc}$ ，and using＂AC Test Conditions＂ of input levels of GND to 3 V ．
4．$f=0$ means no address or control lines change．
5．Port＂A＂may be either left or right port．Port＂B＂is the opposite of port＂A＂．

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$ (Continued) (VCC $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | Version | $\begin{array}{r} 7016 \\ \text { Typ. }{ }^{(2)} \\ \hline \end{array}$ | X20 <br> Max. | $\begin{array}{r} 7016 \\ \text { Typ. }{ }^{(2)} \\ \hline \end{array}$ | $\begin{aligned} & \text { X25 } \\ & \text { Max. } \end{aligned}$ |  | $\begin{aligned} & \text { X35 } \\ & \text { Max. } \end{aligned}$ | Uni |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{\overline{\mathrm{CE}}=\mathrm{VIL}, \text { Outputs Open }} \\ & \mathrm{SEM}=V_{I H} \\ & \mathrm{f}=\mathrm{fmax}^{(3)} \end{aligned}$ | MIL. S <br>  L | 二 | - | $\begin{aligned} & 155 \\ & 155 \end{aligned}$ | $\begin{aligned} & 340 \\ & 280 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | mA |
|  |  |  | COM'L. <br>  <br>  | $\begin{aligned} & 160 \\ & 160 \end{aligned}$ | $\begin{aligned} & 290 \\ & 240 \end{aligned}$ | $\begin{aligned} & 155 \\ & 155 \end{aligned}$ | $\begin{aligned} & 265 \\ & 220 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 250 \\ & 210 \end{aligned}$ |  |
| IsB1 | Standby Current (Both Ports - TTL <br> Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}} \mathrm{~L}=\overline{\mathrm{CE}} \mathrm{R}=V_{I H} \\ & \mathrm{SEM}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{V} I H \\ & \mathrm{f}=\mathrm{fmAx}^{(3)} \end{aligned}$ | MIL.S <br>  | - | - | $\begin{aligned} & \hline 16 \\ & 16 \end{aligned}$ | $\begin{aligned} & 80 \\ & 65 \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | 80 | mA |
|  |  |  | $\begin{array}{\|l\|} \hline \text { COM'L. } \\ \\ \hline \end{array}$ | $\begin{aligned} & 20 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{array}{r} 60 \\ 50 \\ \hline \end{array}$ | $\begin{aligned} & 16 \\ & 16 \\ & \hline \end{aligned}$ | $\begin{aligned} & 60 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 60 \\ & 50 \\ & \hline \end{aligned}$ |  |
| Isb2 | Standby Current (One Port — TTL Level Inputs) | $\overline{\mathrm{CE}}{ }^{\prime \prime} A^{\prime \prime}=\mathrm{VIL}$ and $\overline{\mathrm{CE}}{ }^{\prime \prime} \mathrm{B}^{\prime}=\mathrm{VIH}{ }^{(5)}$ <br> Active Port Outputs Open $\begin{aligned} & f=f \text { mAX }^{(3)} \\ & \text { SEMR }=\overline{\text { SEML }}=V_{I H} \end{aligned}$ | MIL. $\quad$ S | - | - | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 215 \\ & 180 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 190 \\ & 160 \end{aligned}$ | mA |
|  |  |  | COM'L. $\begin{array}{ll}\text { S } \\ & L\end{array}$ | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ | $\begin{aligned} & 180 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 170 \\ & 140 \\ & \hline \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 155 \\ & 130 \\ & \hline \end{aligned}$ |  |
| ISB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports $\overline{C E L}$ and <br> $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> VIN $\geq \mathrm{VCC}-0.2 \mathrm{~V}$ or <br> VIN $\leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)}$ <br> $\overline{S E M} \overline{1}=\overline{S E M} L \geq V C C-0.2 V$ | MIL. $\quad$S <br>  | - | - | $\begin{aligned} & 1.0 \\ & 0.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \\ & \hline \end{aligned}$ | 30 <br> 10 | mA |
|  |  |  | COM'L. S | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | 15 5 |  |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) | $\begin{array}{\|l\|} \hline \overline{\mathrm{CE}}{ }^{\prime \prime} A^{\prime} \leq 0.2 \mathrm{~V} \text { and } \\ \overline{\mathrm{CE}} \mathrm{~B} \text { " } \geq \mathrm{Vcc}-0.2 \mathrm{~V}^{(5)} \\ \overline{S E M R}^{\mathrm{SE}} \overline{\mathrm{SEM}} \mathrm{~L} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \\ \mathrm{VIN} \leq 0.2 \mathrm{~V} \\ \text { Active Port Outputs Open, } \\ f=\mathrm{fMAX}^{(3)} \\ \hline \end{array}$ | MIL. S | - | - | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 200 \\ & 170 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 175 \\ & 150 \end{aligned}$ | mA |
|  |  |  | COM'L. $\begin{array}{ll}\text { S } \\ & \text { L }\end{array}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 155 \\ & 130 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 145 \\ & 120 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 135 \\ & 110 \end{aligned}$ |  |

## NOTES:

1. " X " in part numbers indicates power rating ( S or L )
2. $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$, and are not production tested. $\mathrm{I} C C D C=120 \mathrm{~mA}$ (typ.)
3. At $f=$ fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / t R C$, and using "AC Test Conditions" of input levels of GND to 3V.
4. $f=0$ means no address or control lines change.
5. Port "A" may be either left or right port. Port " B " is the opposite of port " A ".

## OUTPUT LOADS AND AC TEST

 CONDITIONS| Input Pulse Levels | GND to 3.0V |
| :--- | :--- |
| Input Rise/Fall Times | $5 n s$ Max. |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | Figure $1 \& 2$ |



3190 drw 05

Figure 1. AC Output Test Load


Figure 2. Output Test Load ( for tlz, thz, twz, tow) Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7016X15 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7016X17 COM'L ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |
| tRC | Read Cycle Time | 15 | - | 17 | - | ns |
| tAA | Address Access Time | - | 15 | - | 17 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 15 | - | 17 | ns |
| taoe | Output Enable Access Time | - | 10 | - | 10 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 10 | - | 10 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 15 | - | 17 | ns |
| tSOP | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}})$ | 10 | - | 10 | - | ns |
| tSAA | Semaphore Address Access Time | - | 15 | - | 17 | ns |


| Symbol | Parameter | IDT7016X20 |  | IDT7016X25 |  | IDT7016X35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 20 | - | 25 | - | 35 | - | ns |
| taA | Address Access Time | - | 20 | - | 25 | - | 35 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 20 | - | 25 | - | 35 | ns |
| taide | Output Enable Access Time | - | 12 | - | 13 | - | 20 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 12 | - | 15 | - | 20 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 20 | - | 25 | - | 35 | ns |
| tSOP | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 10 | - | 10 | - | 15 | - | ns |
| tSAA | Semaphore Address Access Time | - | 20 | - | 25 | - | 35 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low- or high-impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{C E}=V_{I L}$ and $\overline{S E M}=V I H$. To access semaphore, $\overline{C E}=V I N$ and $\overline{S E M}=V I L$.
4. " X " in part numbers indicates power rating ( S or L ).

## WAVEFORM OF READ CYCLES ${ }^{(5)}$



## NOTES:

1. Timing depends on which signal is asserted last, $\overline{O E}$ or $\overline{C E}$.
2. Timing depends on which signal is de-asserted first, $\overline{C E}$ or $\overline{O E}$.
3. tBODdelay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last $t A O E$, tACE, $t A A$ or tBDD.
5. $\mathrm{SEM}=\mathrm{VIH}$.

## TIMING OF POWER-UP / POWER-DOWN



## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$| Symbol | Parameter | IDT7016X15 COM'L ONLY |  | IDT7016X17 COM'L ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |
| twc | Write Cycle Time | 15 | - | 17 | - | ns |
| tEW | Chip Enable to End-of-Write ${ }^{(3)}$ | 12 | - | 12 | - | ns |
| taw | Address Valid to End-of-Write | 12 | - | 12 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 12 | - | 12 | - | ns |
| twR | Write Recovery Time | 2 | - | 2 | - | ns |
| tDW | Data Valid to End-of-Write | 12 | - | 10 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 10 | - | 10 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 10 | - | 10 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 3 | - | 3 | - | ns |
| tswRD | $\overline{\text { SEM Flag Write to Read Time }}$ | 5 | - | 5 | - | ns |
| tSPS | $\overline{\text { SEM }}$ Flag Contention Window | 5 | - | 5 | - | ns |


| Symbol | Parameter | IDT7016X20 |  | IDT7016X25 |  | IDT7016X35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 20 | - | 25 | - | 35 | - | ns |
| tEW | Chip Enable to End-of-Write ${ }^{(3)}$ | 15 | - | 20 | - | 30 | - | ns |
| taw | Address Valid to End-of-Write | 15 | - | 20 | - | 30 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 15 | - | 20 | - | 25 | - | ns |
| twR | Write Recovery Time | 2 | - | 2 | - | 2 | - | ns |
| tDW | Data Valid to End-of-Write | 15 | - | 15 | - | 15 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 12 | - | 15 | - | 20 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 12 | - | 15 | - | 20 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 3 | - | 3 | - | 3 | - | ns |
| tSWRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 5 | - | 5 | - | 5 | - | ns |
| tSPS | $\overline{\text { SEM }}$ Flag Contention Window | 5 | - | 5 | - | 5 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low - or high-impedance voltage with the output test load (Figure 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{C E}=V I L$ and $\overline{S E M}=V I H$. To access semaphore $\overline{C E}=V I H$ and $\overline{S E M}=V I L$. Either condition must be valid for the entire tEw time.
4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual toH will always be smaller than the actual tow.
5. " $X$ " in part numbers indicates power rating (S or L).

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, R $\bar{W}$ CONTROLLED TIMING ${ }^{(1,5,8)}$



## TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED TIMING ${ }^{(1,5)}$



## NOTES:

1. $\mathrm{R} / \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ must be high during all address transitions.
2. A write occurs during the overlap (tew or twP) of a low $\overline{\mathrm{CE}}$ and a low $\mathrm{R} \overline{\mathrm{W}}$ for memory array writing cycle.
3. twr is measured from the earlier of $\overline{C E}$ or $\mathrm{R} \bar{W}$ (or $\overline{\mathrm{SEM}}$ or $\mathrm{R} \overline{\mathrm{M}}$ ) going high to the end of write cycle.
4. During this period, the $/ / O$ pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ or $\overline{S E M}$ low transition occurs simultaneously with or after the $\mathrm{R} \overline{\mathrm{W}}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{C E}$ or $\mathrm{R} / \overline{\mathrm{W}}$.
7. This parameter is guaranteed by device characterization but is not production tested, transition is measured $+/-200 \mathrm{mV}$ from steady state with the Output Test load (Figure 2).
8. If $\overline{\mathrm{OE}}$ is low during $\mathrm{R} \bar{W}$ controlled write cycle, the write pulse width must be the larger of t wp or ( $\mathrm{twz}+\mathrm{t} \mathrm{tw}$ ) to allow the $\mathrm{I} / \mathrm{O}$ drivers to turn off and data to be placed on the bus for the required tDW. If $\overline{O E}$ is high during an $\mathrm{R} \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $t$ WP.
9. To access RAM, $\overline{\mathrm{CE}}=\mathrm{VIL}$ and $\overline{\mathrm{SEM}}=$ VIH. To access Semaphore, $\overline{\mathrm{CE}}=\mathrm{VIH}$ and $\overline{\mathrm{SEM}}=$ VIL. tEw must be met for either condition.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$


NOTE:

1. $\overline{\mathrm{CE}}=\mathrm{VIH}$ for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$



## NOTES:

1. $\mathrm{DOR}=\mathrm{DOL}=\mathrm{VIH}, \overline{\mathrm{CER}}=\overline{\mathrm{CE}}=\mathrm{VIH}$.
2. All timing is the same for left and right ports. Port" A " may be either left or right port. " B " is the opposite port from " A ".
3. This parameter is measured from $\mathrm{R} / \bar{W}_{A}$ or $\overline{S E M}_{A}$ going high to $\mathrm{R} \bar{W}_{B}$ or $\mathrm{SEMB}_{\mathrm{B}}$ going High.
4. If tsps is not satisfied, there is no guarantee which side will obtain the semaphore flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

| Symbol | Parameter | IDT7016X15 COM'L ONLY |  | IDT7016X17 COM'L ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/S = H) |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address Match | - | 15 | - | 17 | ns |
| tBDA | $\overline{B U S Y}$ Disable Time from Address Not Matched | - | 15 | - | 17 | ns |
| tBac | BUSY Access Time from Chip Enable LOW | - | 15 | - | 17 | ns |
| tBDC | BUSY Disable Time from Chip Enable HIGH | - | 15 | - | 17 | ns |
| taps | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 15 | - | 17 | ns |
| BUSY TIMING (M/S = L) |  |  |  |  |  |  |
| twB | BUSY Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\text { BUSY }}^{(5)}$ | 13 | - | 13 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |
| tWDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 30 | - | 30 | ns |
| toDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 25 | 二 | 25 | ns |


| Symbol | Parameter | IDT7016X20 |  | IDT7016X25 |  | IDT7016X35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/ ${ }^{\text {S }}=\mathrm{H}$ ) |  |  |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address Match | - | 20 | - | 20 | - | 20 | ns |
| tbda | BUSY Disable Time from Address Not Matched | - | 20 | - | 20 | - | 20 | ns |
| tBac | BUSY Access Time from Chip Enable LOW | - | 20 | - | 20 | - | 20 | ns |
| tbde | BUSY Disable Time from Chip Enable HIGH | - | 17 | - | 17 | - | 20 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 20 | - | 25 | - | 35 | ns |
| BUSY TIMING (M/S = L) |  |  |  |  |  |  |  |  |
| twb | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\text { BUSY}}{ }^{(5)}$ | 15 | - | 17 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 45 | - | 50 | - | 60 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 30 | - | 30 | - | 35 | ns |

## NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveformof Write with Port-to-Port Read and $\overline{\mathrm{BUSY}}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{VIH})$ ".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0 , twDD - twp (actual) or tDDD - tow (actual).
4. To ensure that the write cycle is inhibited on port " B " during contention on port " A ".
5. To ensure that a write cycle is completed on port " B " after contention on port " A ".
6. " X " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF READ WITH $\overline{\mathrm{BUSY}}^{(2)}\left(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{V}_{\mathrm{H}}\right)$


NOTES:

1. To ensure that the earlier of the two ports wins. tAPS is ignored for $M / \bar{S}=V I L$
2. $\bar{C} E_{L}=\overline{C E}_{R}=V I L$
3. $\overline{O E}=\mathrm{VIL}$ for the reading port.
4. If $M / \overline{\mathrm{S}}=\mathrm{VIL}$ (SLAVE), the $\overline{\mathrm{BUSY}}$ is an input ( $\overline{\mathrm{BUSY}}=\mathrm{VIH}$ ). For this example, $\overline{\mathrm{BUSY}}=$ "don't care".
5. All timing is the same for left and right ports. Port " A " may be either the left or right port. Port " B " is the port opposite from port " A ".

## TIMING WAVEFORM OF WRITE WITH $\bar{B} U S Y$



1. tWH must be met for both $\overline{B U S Y}$ input (SLAVE) and output (MASTER).

3190 drw 14
2. $\overline{B U S Y}$ is asserted on port " $B$ " blocking $R \overline{W "} B$ ", until $\overline{B U S Y} " B$ " goes High.

## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E} \operatorname{TIMING}{ }^{(1)}\left(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{V}_{\mathrm{IH}}\right)$



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $\operatorname{TIMING}{ }^{(1)}\left(\mathbf{M} / \bar{S}=V_{H}\right)$


NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$| Symbol | Parameter | IDT7016X15 COM'L ONLY |  | IDT7016X17 COM'L ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 15 | - | 17 | ns |
| tINR | Interrupt Reset Time | - | 15 | - | 17 | ns |


| Symbol | Parameter | IDT7016X20 |  | IDT7016X25 |  | IDT7016X35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 20 | - | 20 | - | 25 | ns |
| tINR | Interrupt Reset Time | - | 20 | - | 20 | - | 25 | ns |

1. " X " in part numbers indicates power rating ( S or L ).

## WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$



## NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. See Interrupt truth table.
3. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} \overline{\mathrm{W}})$ is asserted last.
4. Timing depends on which enable signal ( $\overline{C E}$ or $R / \bar{W})$ is de-asserted first.

## TRUTH TABLES

## TRUTH TABLE I - INTERRUPT FLAG ${ }^{(1)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} / \overline{\mathrm{W}} \mathrm{L}$ | $\overline{\mathrm{CE}}$. | $\overline{\mathrm{OE}}$ | A13L-A0L | INTL | $\mathrm{R} / \bar{W}_{\mathrm{W}}$ | $\overline{\mathrm{CE}}$ R | $\overline{O E}_{R}$ | A13R-A0R | INTR |  |
| L | L | X | 3FFF | X | X | X | X | X | $L^{(2)}$ | Set Right $\overline{\mathrm{NT} T_{R} \text { Flag }}$ |
| X | X | X | X | X | X | L | L | 3FFF | $\mathrm{H}^{(3)}$ | Reset Right $\overline{\text { NTR Flag }}$ |
| X | X | X | X | $L^{(3)}$ | L | L | X | 3FFE | X | Set Left INTL Flag |
| X | L | L | 3FFE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left INTL Flag |

## NOTES:

1. Assumes $\overline{B U S Y} L=\overline{B U S Y} R=V I H$.
2. If $\overline{B U S Y} \bar{L}=V I L$, then no change.
3. If $\overline{B U S Y} R=V I L$, then no change.

## TRUTH TABLE II - ADDRESS BUSY <br> ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{\text { CER }}$ | A0L-A13L Aor-A13R | $\overline{\text { BUSYL }}{ }^{(1)}$ | $\overline{B U S Y}^{\text {( }}{ }^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES:
3190 tbl 16

1. Pins $\overline{B U S Y} \operatorname{Land} \overline{B U S Y} \mathrm{R}$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{B U S Y} x$ outputs on the IDT7016 are push-pull, not open drain outputs. On slaves the BUSYX input internally inhibits writes.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. " H " if the inputs to the opposite port became stable after the address and enable inputs of this port. If $t$ APS is not met, either $\overline{B U S Y L}$ or $\overline{B U S Y} R=$ Low will result. $\overline{B U S Y L}$ and $\overline{B U S Y R}$ outputs can not be low simultaneously.
3. Writes to the left port are internally ignored when $\overline{\text { BUSYL }}$ outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when $\overline{B U S Y}_{\mathrm{R}}$ outputs are driving low regardless of actual logic level on the pin.

## TRUTH TABLE III - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do-D8 Left | Do-D8 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7016.

## FUNCTIONAL DESCRIPTION

The IDT7016 provides two ports with separate control, address and $/ / O$ pins that permit independent access for reads or writes to any location in memory. The IDT7016 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}}$ High). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location 3FFE where a write is defined as the $\overline{C E}=R / \bar{W}=$ VIL per the Truth Table. The left port clears the interrupt by an address location 3FFE access when CER $=\overline{\mathrm{OE}} \mathrm{R}=\mathrm{V}_{\mathrm{IL}}, \mathrm{R} \overline{\mathrm{N}}$ is a "don't care". Likewise, the right port interrupt flag (INTR) is asserted when the left port writes to
memory location 3FFF and to clear the interrupt flag (INTR), the right port must access memory location 3FFF. The message ( 9 bits) at 3FFE or 3FFF is user-defined since it is in an addressable SRAM location. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes but are still part of the random access memory. Refer to Table I for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all


Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7016 RAMs.
applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $M / \bar{S}$ pin. Once in slave mode the $\overline{B U S Y}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{B U S Y}$ pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT7016 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7016 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7016 RAM the busy pin is an output if the part is used as a master ( $\mathrm{M} / \overline{\mathrm{S}} \mathrm{pin}=\mathrm{H}$ ), and the busy pin is an input if the part used as a slave ( $\mathrm{M} / \overline{\mathrm{S}}$ pin $=\mathrm{L}$ ) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse
can be initiated with the $\mathrm{R} / \overline{\mathrm{W}}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT7016 are extremely fast Dual-Port 16Kx9 Static RAMs with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and $\overline{\text { SEM }}$ are both high.

Systems which can best use the IDT7016 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7016's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7016 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7016 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{O E}$, and $\mathrm{R} / \overline{\mathrm{W}}$ ) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin D 0 is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side
until the semaphore is freed by the first side.
When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (SEM) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a
resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES-SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7016's Dual-Port RAM. Say the $16 \mathrm{~K} \times 9$ RAM was to be divided into two $8 \mathrm{~K} x$ 9 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8 K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8 K . Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero
into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.


Figure 4. IDT7016 Semaphore Logic

## ORDERING INFORMATION



CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

## FEATURES:

- High-speed access
- Military: 35/45/55/70/90ns (max.)
- Commercial: 25/35/45/55/70/90ns (max.)
- Low-power operation
- IDT7133/43SA

Active: 500 mW (typ.)
Standby: 5 mW (typ.)

- IDT7133/43LA

Active: 500 mW (typ.)
Standby: 1 mW (typ.)

- Versatile control for write: separate write control for lower and upper byte of each port
- MASTER IDT7133 easily expands data bus width to 32 bits or more using SLAVE IDT7143
- On-chip port arbitration logic (IDT7133 only)
- BUSY output flag on IDT7133; BUSY input on IDT7143
- Fully asynchronous operation from either port
- Battery backup operation-2V data retention
- TTL-compatible; single 5 V ( $\pm 10 \%$ ) power supply
- Available in 68 -pin ceramic PGA, Flatpack, and PLCC
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION:

The IDT7133/7143 are high-speed 2K $\times 16$ Dual-Port Static RAMs. The IDT7133 is designed to be used as a stand-alone 16-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7143 "SLAVE" Dual-Port in 32-bit-ormore word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.
Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.
Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 500 mW of power. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming $200 \mu \mathrm{~W}$ for a 2 V battery.
The IDT7133/7143 devices have identical pinouts. Each is packed in a 68 -pin ceramic PGA, 68 -pin flatpack, and 68 -pin PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM

NOTES:

1. IDT7133 (MASTER): BUSY is open drain output and requires pull-up resistor. IDT7143 (SLAVE): BUSY is input.
2. LB = LOWER BYTE

3. $\mathrm{UB}=\mathrm{UPPER} \mathrm{BYTE}$

The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES

## PIN CONFIGURATIONS ${ }^{(1,2,3)}$



## NOTES:

1. Both Vcc pins must be connected to the supply to assure reliable operation.
2. Both GND pins must be connected to the supply to assure reliable operation.
3. $\mathrm{UB}=$ Upper Byte, $\mathrm{LB}=$ Lower Byte
4.     - This text does not indicate orientation of the actual part-marking.

## PIN CONFIGURATIONS (CONTINUED) ${ }^{(1,2,3)}$



## PIN NAMES

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{\mathrm{CEL}}$ | $\overline{\mathrm{CE}}$ R | Chip Enable |
| $\mathrm{R} \overline{\text { W }}$ LUB | $\mathrm{R} / \bar{W}_{\text {RUB }}$ | Upper Byte Read/Write Enable |
| $\mathrm{R} \overline{\mathrm{N}}$ LLB | $\mathrm{R} / \bar{W}_{\text {RLB }}$ | Lower Byte Read/Write Enable |
| $\overline{O E L}$ | $\overline{\mathrm{O}} \mathrm{F}$ | Output Enable |
| AOL - A10L | A0R - A10R | Address |
| 1/OoL - I/O15L | I/OOR - I/O15R | Data Input/Output |
| $\overline{\text { BUSYL }}$ | $\overline{B U S Y}^{\text {B }}$ | Busy Flag |
| VCC |  | Power |
| GND |  | Ground |

NOTES:
2746 tbl 01

1. Both Vcc pins must be connected to the supply to assure reliable operation.
2. Both GND pins must be connected to the supply to assure reliable operation.
3. $\mathrm{UB}=$ Upper Byte, $\mathrm{LB}=$ Lower Byte
4. This text does not indicate orientation of the actual part-marking.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT $^{(3)}$ | Power <br> Dissipation | 2.0 | 2.0 | W |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTES:

2746 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed Vcc +0.5 V for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of VTERM $\geq$ Vcc +0.5 V .

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | Vin $=0 \mathrm{~V}$ | 11 | pF |
| Cout | Input/Output <br> Capacitance | VouT $=0 \mathrm{~V}$ | 11 | pF |

NOTE:
2746 t10 03

1. This parameter is determined by device characterization but is not production tested.

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VcC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTES:
2746 tbl 05

1. $V_{\text {IL }}$ (min.) $=-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. VTERM must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Either port, Vcc $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | $\begin{aligned} & \text { IDT7133SA } \\ & \text { IDT7143SA } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7133LA } \\ & \text { IDT7143LA } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \|lLul | Input Leakage Current ${ }^{(1)}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Illol | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| VoL | Output Low Voltage (I/O0-1/O15) | $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VoL | Open Drain Output Low Voltage (BUSY) | $\mathrm{IOL}=16 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| VoH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

NOTES:
2746 tbl 06

1. At $\mathrm{Vcc}<2.0 \mathrm{~V}$, input leakages are undefined.

## DC ELECTRICAL CHARACTERISTICS

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(3)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test <br> Condition | Version |  | $\begin{array}{\|l\|l\|} \hline 7133 \times 25^{(1)} \\ 7143 \times 25^{(1)} \\ \hline \end{array}$ |  | $\begin{aligned} & 7133 \times 35 \\ & 7143 \times 35 \end{aligned}$ |  | $7133 \times 45$$7143 \times 45$ |  | $\begin{aligned} & 7133 \times 55 \\ & 7143 \times 55 \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 7133 \times 70 / 90 \\ 7143 \times 70 / 90 \\ \hline \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Typ. ${ }^{\text {(2) }}$ | Max. | Typ. ${ }^{\text {(2) }}$ | Max. | Typ. ${ }^{\text {(2) }}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{\text {(2) }}$ | Max. |  |
| IcC | Dynamic Operating Current | $\overrightarrow{C E}=V I L$ <br> Outputs Open | MIL. | S | $\begin{array}{r} 250 \\ 230 \\ \hline \end{array}$ | $\begin{array}{\|l} 330 \\ 300 \\ \hline \end{array}$ | $\begin{array}{r} 240 \\ 220 \\ \hline \end{array}$ | $\begin{array}{\|l} 325 \\ 295 \\ \hline \end{array}$ | $\begin{array}{r} 230 \\ 210 \\ \hline \end{array}$ | $\begin{array}{\|l} 320 \\ 290 \\ \hline \end{array}$ | $\begin{array}{r} 230 \\ 210 \\ \hline \end{array}$ | $\begin{array}{\|l} 315 \\ 285 \\ \hline \end{array}$ | $\begin{array}{\|l} 230 \\ 210 \\ \hline \end{array}$ | $\begin{array}{\|l} 310 \\ 280 \\ \hline \end{array}$ | mA |
|  | (Both Ports Active) | $f=$ max $^{(4)}$ | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \\ & \hline \end{aligned}$ | $\begin{aligned} & 250 \\ & 230 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} 300 \\ 270 \\ \hline \end{array}$ | $\begin{array}{r} 240 \\ 220 \\ \hline \end{array}$ | $\begin{array}{\|l} 295 \\ 265 \\ \hline \end{array}$ | $\begin{array}{r} 230 \\ 210 \\ \hline \end{array}$ | $\begin{array}{r} 290 \\ 260 \\ \hline \end{array}$ | $\begin{array}{r} 230 \\ 210 \\ \hline \end{array}$ | $\begin{array}{\|l} 285 \\ 255 \\ \hline \end{array}$ | $\begin{array}{\|l} 230 \\ 210 \\ \hline \end{array}$ | $\begin{array}{\|l} 280 \\ 250 \\ \hline \end{array}$ |  |
| ISB1 | Standby Current (Both Ports — TTL Level Inputs) | $\begin{aligned} & \overline{C E L} \text { and } \overline{C E} R=V I H \\ & f=\mathrm{fmAx}^{(4)} \end{aligned}$ | MIL. | S | $\begin{array}{r} 25 \\ 25 \\ \hline \end{array}$ | $\begin{aligned} & 90 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 85 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 75 \\ & 65 \end{aligned}$ | mA |
|  |  |  | COM'L. | S | $\begin{array}{r} 25 \\ 25 \\ \hline \end{array}$ | $\begin{aligned} & 80 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{array}{r} 75 \\ 65 \\ \hline \end{array}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{array}{r} 75 \\ 65 \\ \hline \end{array}$ | $\begin{array}{r} 25 \\ 25 \\ \hline \end{array}$ | $\begin{array}{r} 70 \\ 60 \\ \hline \end{array}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | 70 60 |  |
| ISB2 | Standby Current (One Port — TTL Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}}{ }^{\prime \prime}{ }^{\prime \prime}=\mathrm{VIL} \text { and } \\ & \hline \mathrm{CE} \mathrm{~A}^{\prime} \mathrm{B}^{\prime}=\mathrm{VIH}^{(5)}, \\ & \mathrm{f}=\text { fmAX }^{(4)}, \text { Active } \\ & \text { Port Outputs Open } \\ & \hline \end{aligned}$ | MIL. | S | $\begin{aligned} & 140 \\ & 120 \\ & \hline \end{aligned}$ | $\begin{array}{r} 230 \\ 210 \\ \hline \end{array}$ | $\begin{array}{r} 130 \\ 110 \\ \hline \end{array}$ | $\begin{array}{\|l} 220 \\ 200 \\ \hline \end{array}$ | $\begin{aligned} & 120 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} 210 \\ 190 \\ \hline \end{array}$ | $\begin{aligned} & 120 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{array}{r} 210 \\ 190 \\ \hline \end{array}$ | $\begin{array}{\|l} 120 \\ 100 \\ \hline \end{array}$ | $\begin{array}{\|l} 200 \\ 180 \\ \hline \end{array}$ | mA |
|  |  |  | COM’L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \\ & \hline \end{aligned}$ | $\begin{aligned} & 140 \\ & 120 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} 200 \\ 180 \\ \hline \end{array}$ | $\begin{aligned} & 130 \\ & 110 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} 190 \\ 170 \\ \hline \end{array}$ | $\begin{aligned} & 120 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 190 \\ & 170 \\ & \hline \end{aligned}$ | $\begin{array}{r} 120 \\ 100 \\ \hline \end{array}$ | $\begin{aligned} & 180 \\ & 160 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} 120 \\ 100 \\ \hline \end{array}$ | $\begin{array}{\|l\|} 180 \\ 160 \\ \hline \end{array}$ |  |
| ISB3 | Full Standby Current (Both Ports CMOS Level Inputs) | Both Ports $\overline{C E}, ~ \& ~$$\begin{aligned} & \mathrm{CE} R \geq \mathrm{VCC}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{VCC}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(5)} \\ & \hline \end{aligned}$ | MIL. | S | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{array}{r} 30 \\ 10 \\ \hline \end{array}$ | $\begin{gathered} 1 \\ 0.2 \\ \hline \end{gathered}$ | $\begin{array}{r} 30 \\ 10 \\ \hline \end{array}$ | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{gathered} 1 \\ 0.2 \\ \hline \end{gathered}$ | $\begin{array}{r} 30 \\ 10 \\ \hline \end{array}$ | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{array}{r} 30 \\ 10 \\ \hline \end{array}$ | mA |
|  |  |  | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{gathered} 1 \\ 0.2 \\ \hline \end{gathered}$ | $\begin{gathered} 15 \\ 4 \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{gathered} 15 \\ 4 \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{gathered} 15 \\ 4 \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ 0.2 \\ \hline \end{gathered}$ | $\begin{gathered} 15 \\ 4 \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ 0.2 \\ \hline \end{gathered}$ | $\begin{gathered} 15 \\ 4 \\ \hline \end{gathered}$ |  |
| IsB4 | Full Standby Current (One Port - All CMOS Level Inputs) | $\overline{C E}{ }^{\prime} A^{\prime \prime} \leq 0.2 \mathrm{~V}$ and <br> $\overline{C E} \mathrm{~B}^{\mathrm{B}} \geq \mathrm{VCC}-0.2 \mathrm{~V}^{(6)}$ <br> $\mathrm{Vin} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or <br> $\mathrm{VIN} \leq 0.2 \mathrm{~V}$ <br> Active Port Outputs <br> Open, $f=$ fmax ${ }^{(4)}$ | MIL. | S | $\begin{aligned} & 140 \\ & 120 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} 220 \\ 200 \\ \hline \end{array}$ | 130 110 | 210 190 | 120 100 | 200 <br> 180 <br> 180 | 120 100 | 200 <br> 180 <br> 1 | 120 100 | 190 <br> 170 <br> 170 | mA |
|  |  |  | COM'L. | S | $\begin{aligned} & 140 \\ & 120 \end{aligned}$ | 190 170 | 130 110 | 180 160 | 120 100 | 180 160 | 120 | 170 150 | 120 100 | $\begin{aligned} & 170 \\ & 150 \\ & \hline \end{aligned}$ |  |

## NOTES:

2746 tbl 07

1. Commercial only, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.
2. $V C C=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for Typ., and are not production tested. $\mathrm{I} C C D C=180 \mathrm{~mA}$ (Typ.)
3. " $X$ " in part numbers indicates power rating (SA or LA)
4. At $f=f m A x$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ thc, and using "AC Test Conditions" of input levels of GND to 3 V .
5. $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
6. Port " A " may be either left or right port. Port " B " is the opposite from port " A ".

## DATA RETENTION CHARACTERISTICS

(LA Version Only) VLC $=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Condition |  | IDT7133LA/IDT7143LA |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| VDR | Vcc for Data Retention | $\begin{aligned} & \mathrm{VCC}=2 \mathrm{~V} \\ & \overline{\mathrm{CE}} \geq \mathrm{VHC} \\ & \mathrm{VIN} \geq \mathrm{VHC} \text { or } \leq \mathrm{VLC} \end{aligned}$ |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current |  | MIL. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 100 | 1500 |  |
| tCDR ${ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t R^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{tRC}^{(2)}$ | - | - | ns |

NOTES:
2746 tbl 08

1. $\mathrm{Vcc}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and are not production tested.
2. tric $=$ Read Cycle Time
3. This parameter is guaranteed but is not production tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1, 2 \& 3 |



Figure 1. Output Load


Figure 2. Output Load (for tiz, thz, twz, tow) *Including scope and jig


Figure 3. $\overline{B U S Y}$ Output Load (IDT7133 only)

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(4)}$|  |  |  |
| :--- | :--- | :--- |
| Symbol | Parameter |  |
| READ CYCLE |  |  |


| IDT7133X25 | IDT7133X35 | IDT7133X45 |  | IDT7133X55 |  | IDT7133X70/90 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| IDT7143X25 |  |  |  |  |  |  |


| trc | Read Cycle Time | 25 | - | 35 | - | 45 | - | 55 | - | 70/90 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tAA | Address Access Time | - | 25 | - | 35 | - | 45 | - | 55 | - | 70/90 | ns |
| tace | Chip Enable Access Time | - | 25 | - | 35 | - | 45 | - | 55 | - | 70/90 | ns |
| taoe | Output Enable Access Time | - | 15 | - | 20 | - | 25 | - | 30 | - | 40/40 | ns |
| toh | Output Hold from Address Change | 0 | - | 0 | - | 0 | - | 0 | - | 0/0 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,3)}$ | 0 | - | 0 | - | 0 | - | 5 | -, | 5/5 | - | ns |
| thz | Output High-Z Time ${ }^{(1,3)}$ | - | 15 | - | 20 | - | 20 | - | 20 | - | 25/25 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0/0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(3)}$ | - | 50 | - | 50 | - | 50 | - | 50 | - | 50/50 | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1,2, and 3).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. This parameter is guaranteed by device characterization, but is not production tested.
4. " $X$ " in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$


## NOTES:

1. Timing depends on which signal is asserted last, $\overline{O E}$ or $\overline{C E}$.
2. Timing depends on which signal is deasserted last, $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
3. tBDD delay is required only in a case where the opposite port is completing a write operation to the same address location. Forsimultaneous read operations, BUSY has no relationship to valid output data.
4. Start of valid data depends on which timing becomes effective last, tAOE, tACE, tAA, or tBDD.
5. $R / \bar{W}=-\bar{V} I H$, and the address is valid prior to others coincidental with $\overline{C E}$ transition Low.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(7)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7133×25 } \\ & \text { IDT } 7143 \times 25^{(2)} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { IDT7133x35 } \\ & \text { IDT7143x35 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { IDT7133×45 } \\ & \text { IDT7143×45 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { IDT7133×55 } \\ & \text { IDT7143×55 } \\ & \hline \end{aligned}$ |  | IDT7133x70/90 <br> IDT7143x70/90 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time ${ }^{(4)}$ | 25 | - | 35 | - | 45 | - | 55 | - | 70/90 | - | ns |
| tew | Chip Enable to End-of-Write | 20 | - | 25 | - | 30 | - | 40 | - | 50/50 | - | ns |
| taw | Address Valid to End-of-Write | 20 | - | 25 | - | 30 | - | 40 | - | 50/50 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0/0 | - | ns |
| twp | Write Pulse Width ${ }^{(6)}$ | 20 | - | 25 | - | 30 | - | 40 | - | 50/50 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0/0 | - | ns |
| tDw | Data Valid to End-of-Write | 15 | - | 20 | - | 20 | - | 25 | - | 30/30 | - | ns |
| thz | Output High-Z Time ${ }^{(1,3)}$ | - | 15 | - | 20 | - | 20 | - | 20 | - | 25/25 | ns |
| tDH | Data Hold Time ${ }^{(5)}$ | 0 | - | 0 | - | 5 | - | 5 | - | 5/5 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,3)}$ | - | 15 | - | 20 | - | 20 | - | 20 | - | 25/25 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,3,5)}$ | 0 | - | 0 | - | 5 | - | 5 | - | 5/5 | - | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from Low- or High-impedance voltage with the Output Test Load (Figures 2).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. This parameter is guaranteed but not tested.
4. For MASTER/SLAVE combination, $\mathrm{twc}=\mathrm{tBAA}+\mathrm{twr}+\mathrm{twp}$, since $\mathrm{R} \overline{\mathrm{W}}=$ VIL must occur after teaA.
5. The specification for tor must be met by the device supplying write data to the RAM under all operation conditions. Although tDH and tow values will vary over voltage and temperature, the actual tor will always be smaller than the actual tow.
6. This parameter is determined by device characterization, but is not production tested. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with the Output Test Load (Figure 2).
7. "X" in part number indicates power rating (SA or LA).

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(7)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7133x25 } \\ & \text { (D) } \\ & \text { IDT7143 } 25^{(1)} \end{aligned}$ |  | $\begin{array}{r} \text { IDT7133×35 } \\ \text { IDT7143×35 } \\ \hline \end{array}$ |  | IDT7133x45 <br> IDT7143x45 |  | IDT7133×55 <br> IDT7143×55 |  | IDT7133x70/90 <br> IDT7143x70/90 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (For MASTER IDT7133) |  |  |  |  |  |  |  |  |  |  |  |  |
| tBAA | BUSY Access Time from Address | - | 25 | - | 35 | - | 45 | - | 50 | - | 55/55 | ns |
| tBDA | BUSY Disable Time from Address | - | 20 | - | 30 | - | 40 | - | 40 | - | 45/45 | ns |
| tBAC | BUSY Access Time from Chip Enable | - | 20 | - | 25 | - | 30 | - | 35 | - | 35/35 | ns |
| tBde | $\overline{\text { BUSY }}$ Disable Time from Chip Enable | - | 20 | - | 20 | - | 25 | - | 30 | - | 30/30 | ns |
| twDD | Write Pulse to Data Delay ${ }^{(2)}$ | - | 50 | - | 60 | - | 80 | - | 80 | - | 90/90 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(2)}$ | - | 35 | - | 45 | - | 55 | - | 55 | - | 70/70 | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | Note 3 | - | Note 3 | - | Note 3 | - | Note 3 | - | Note 3 | ns |
| tAPS | Arbitration Priority Set Up Time ${ }^{(4)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5/5 | - | ns |
| BUSY INPUT TIMING (For SLAVE IDT7143) |  |  |  |  |  |  |  |  |  |  |  |  |
| twb | Write to $\overline{\text { UUSY }}^{(5)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0/0 | - | ns |
| twh | Write Hold After $\overline{\text { BUSY }}^{(6)}$ | 20 | - | 25 | - | 30 | - | 30 | - | 30/30 | - | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(2)}$ | - | 50 | - | 60 | - | 80 | - | 80 | - | 90/90 | ns |
| toDD | Write Data Valid to Read Data Delay ${ }^{(2)}$ | - | 35 | - | 45 | - | 55 | - | 55 | - | 70/70 | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and Busy".
3. $t$ BDD is calculated parameter and is greater of 0 , twDD - twP (actual) or tDDD - tDw (actual).

4 To ensure that the earlier of the two ports wins.
5. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
6. To ensure that a write cycle is completed on port " $B$ " after contention on port " $A$ ".
7. " X " in part number indicates power rating (SA or LA).

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/ $\bar{W}$ CONTROLLED TIMING) ${ }^{(1,5,8)}$



## WRITE CYCLE NO. 2 ( $\overline{\mathrm{CE}}$ CONTROLLED TIMING) ${ }^{(1,5)}$



## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ must be high during all address transitions.
2. A write occurs during the overlap (tew or twP) of a $\overline{C E}=V_{I L}$ and a $\mathrm{R} \overline{\mathrm{W}}=\mathrm{VIL}$.
3. twR is measured from the earier of $\overline{C E}$ or $R \bar{W} \bar{W}$ going High to the end of the write cycle.
4. During this period, the $l / O$ pins are in the output state, and input signals must not be applied.
5. If the CE low transition occurs simultaneously with or after the R $\bar{W}$ low transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal ( $\overline{C E}$ or $\mathrm{R} \overline{\mathrm{M}}$ ) is asserted last.
7. This parameter is determined by device characterization, but is not production tested. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with the Output Test Load (Figure 2).
8. If $\overline{O E}$ is low during a $R / \bar{W}$ controlled write cycle, the write pulse width must be the larger of twP or ( $\mathrm{twz}+\mathrm{tow}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\mathrm{OE}}$ is high during an $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. $\mathrm{R} / \overline{\mathrm{W}}$ for either upper or lower byte.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND $\overline{\operatorname{BUSY}}{ }^{(1,2,3)}$


## NOTES:

1. To ensure that the earlier of the two ports wins, taps is ignored for Slave (IDT7143).
2. $\overline{C E L}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{VIL}$
3. $\overline{\mathrm{OE}}=$ VIL for the reading port.
4. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from port " $A$ ".

## TIMING WAVEFORM OF WRITE WITH $\overline{\operatorname{BUSY}}$ (M/S $=$ VIL)



## NOTES:

1. twh must be met for both $\overline{B U S Y}$ input (SLAVE) and output (MASTER).
2. $\overline{B U S Y}$ is asserted on port " $B$ " blocking $R \bar{W}$ " $B$ ", until $\overline{B U S Y}$ " $B$ " goes High.
3. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING ${ }^{(1)}$


TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESSES ${ }^{(1)}$


NOTES:

1. All timing is the same for left and right ports. Port " A " may be either the left or right port. Port " B " is the port opposite from port " A ".
2. If taps is not satisfied, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (IDT7133 only).

## FUNCTIONAL DESCRIPTION:

The IDT7133/43 provides two ports with separate control, address and $\mathrm{I} / \mathrm{O}$ pins that permit independent access for reads or writes to any location in memory. The IDT7133/43 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}}$ high). When a port is enabled, access to the entire memory array is permitted. Non-contention READ/WRITE conditions are illustrated in Table 1.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by using the IDT7143 (SLAVE). In the IDT7143, the busy pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{B U S Y}$ pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low. The busy outputs on the IDT 7133 RAM are open drain and require pull-up resistors.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7133/43 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7133 RAM the busy pin is an output and on the IDT7143 RAM, the busy pin is an input (see Figure 3).


Figure 4. Busy and chip enable routing for both width and depth expansion with the IDT7133 (MASTER) and the IDT7143 (SLAVE).

Expanding the data bus width to 32 bits or more in a DualPort RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will await indefinately for their port to become free.
To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.
When expanding Dual-Port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past $\overline{B U S Y}$ to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all Dual-Port memory systems where more than one chip is active at the same time.
The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to $\overline{B U S Y}$ from the MASTER.

TRUTH TABLE I - NON-CONTENTION READ/WRITE CONTROL ${ }^{(4)}$

| LEFT OR RIGHT PORT ${ }^{(1)}$ |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W/LB | R $\bar{W}$ UB | $\overline{C E}$ | $\overline{\mathrm{OE}}$ | 1/00-7 | 1/O8-15 |  |
| X | X | H | X | Z | Z | Port Disabled and in Power Down Mode, Isb2, IsB4 |
| X | X | H | X | Z | Z | $\overline{\mathrm{CE}} \mathrm{R}=\overline{\mathrm{CE}}_{\mathrm{L}}=\mathrm{VIH}$, Power Down Mode, ISB1 or IsB3 |
| L | L | L | X | DATAIN | DATAIN | Data on Lower Byte and Upper Byte Written into Memory ${ }^{(2)}$ |
| L | H | L | L | DATAIN | DATAOUT | Data on Lower Byte Written into Memory ${ }^{(2)}$, Data in Memory Output on Upper Byte ${ }^{(3)}$ |
| H | L | L | L | DATAOUT | DATAIN | Data in Memory Output on Lower Byte ${ }^{(3)}$, Data on Upper Byte Written into Memory ${ }^{(2)}$ |
| L | H | L | H | DATAIN | Z | Data on Lower Byte Written into Memory ${ }^{(2)}$ |
| H | L | L | H | Z | DATAIN | Data on Upper Byte Written into Memory ${ }^{(2)}$ |
| H | H | L | L | DATAOUT | DATAOUT | Data in Memory Output on Lower Byte and Upper Byte |
| H | H | L | H | Z | Z | High Impedance Outputs |

NOTES:

1. AOL - A1OL $\neq A 0 R-A 10 R$
2. If $\overline{B U S Y}=$ LOW, data is not written.
3. If $\overline{B U S Y}=$ LOW, data may not be valid, see twoD and toDD timing.
4. "H" = HIGH, "L" = LOW, "X" = Don't Care, "Z" = High Impedance, "LB" = Lower Byte, "UB" = Upper Byte

## TRUTH TABLE II — ADDRESS BUSY

 ARBITRATION| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{\text { CER }}$ | Aol-A10L Aor-A10R | $\overline{\text { BUSYL }}{ }^{(1)}$ | $\overline{\text { BUSYR }}^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES: 2746 tbl 14

1. Pins $\overline{B U S Y L}$ and $\overline{B U S Y}$ are both outputs on the IDT7133 (MASTER). Both are inputs on the IDT7143 (SLAVE). On Slaves the $\overline{B U S Y}$ input internally inhibits writes.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. " H " if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either $\overline{B U S Y} L$ or $\overline{B U S Y} R=L O W$ will result. $\overline{B U S Y} L$ and $\overline{B U S Y R}$ outputs can not be LOW simultaneously.
3. Writes to the left port are internally ignored when $\overline{B U S Y} L$ outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when $\overline{B U S Y}$ R outputs are driving LOW regardless of actual logic level on the pin.

## ORDERING INFORMATION



2746 drw 15

HIGH-SPEED
IDT7024S/L
4K x 16 DUAL-PORT STATIC RAM

## FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Military: 25/35/55/70ns (max.)
- Commercial: 17/20/25/35/55ns (max.)
- Low-power operation
- IDT7024S

Active: 750 mW (typ.)
Standby: 5mW (typ.)

- IDT7024L

Active: 750 mW (typ.)
Standby: 1 mW (typ.)

- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT7024 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading
more than one device
- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master $M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Devices are capable of withstanding greater than 2001 V electrostatic discharge.
- Fully asynchronous operation from either port
- Battery backup operation-2V data retention
- TTL-compatible, single 5V ( $\pm 10 \%$ ) power supply
- Available in 84-pin PGA, quad flatpack, PLCC, and 100pin Thin Quad Plastic Flatpack
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications

FUNCTIONAL BLOCK DIAGRAM


## DESCRIPTION:

The IDT7024 is a high-speed $4 \mathrm{~K} \times 16$ Dual-Port Static RAM. The IDT7024 is designed to be used as a stand-alone 64K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit or more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, errorfree operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and l/O pins that permit independent, asynchronous access for reads or writes to any location in

## PIN CONFIGURATIONS

memory. An automatic power down feature controlled by chip enable ( $\overline{\mathrm{CE}}$ ) permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750 mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of $500 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7024 is packaged in a ceramic 84-pin PGA, an 84pin quad flatpack and PLCC, and a 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

NOTE:


1. This text does not indicate orientation of the actual part-marking


## PIN NAMES

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{\mathrm{CEL}}$ | $\overline{C E E R}^{\text {a }}$ | Chip Enable |
| $\mathrm{R} \overline{\mathrm{W}} \mathrm{L}$ | $\mathrm{R} / \bar{W}_{R}$ | Read/Write Enable |
| $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ R | Output Enable |
| Aol - A11L | A0R - A11R | Address |
| I/Ool - I/O15L | 1/O0R - I/O15R | Data Input/Output |
| $\overline{\text { SEML }}$ | $\overline{\text { SEMR }}$ | Semaphore Enable |
| $\overline{\overline{U B} L}$ | $\overline{\mathrm{UB}} \mathrm{R}$ | Upper Byte Select |
| $\overline{\overline{L B} \mathrm{~L}}$ | $\overline{\mathrm{LB}} \mathrm{B}$ | Lower Byte Select |
| $\overline{\text { INTL }}$ | $\overline{\text { INTR }}$ | Interrupt Flag |
| BUSYL | BUSYR | Busy Flag |
| M/ $\bar{S}$ |  | Master or Slave Select |
| VCC |  | Power |
| GND |  | Ground |

## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate orientation of the actual part-marking.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs ${ }^{(1)}$ |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | $R / \bar{W}$ | $\overline{O E}$ | $\overline{U B}$ | $\overline{\text { LB }}$ | SEM | 1/O8-15 | 1/00.7 |  |
| H | X | X | X | X | H | High-Z | High-Z | Deselected: Power-Down |
| X | X | X | H | H | H | High-Z | High-Z | Both Bytes Deselected |
| L | L | X | L | H | H | DATAIN | High-Z | Write to Upper Byte Only |
| L | L | X | H | L | H | High-Z | DATAIN | Write to Lower Byte Only |
| L | L | X | L | L | H | DATAIN | DATAIN | Write to Both Bytes |
| L | H | L | L | H | H | DATAOUT | High-Z | Read Upper Byte Only |
| L | H | L | H | L | H | High-Z | DATAOUT | Read Lower Byte Only |
| L | H | L | L | L | H | DATAOUT | DATAOUT | Read Both Bytes |
| X | X | H | X | X | X | High-Z | High-Z | Outputs Disabled |

NOTE:
2740 tbl 02

1. AOL - A11L are not equal to $A 0 R-A_{11 R}$

## TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

| Inputs |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | R $\bar{W}$ | $\overline{O E}$ | $\overline{\text { UB }}$ | $\overline{\text { LB }}$ | $\overline{\text { SEM }}$ | I/O8-15 | 1/O0-7 |  |
| H | H | L | X | X | L | DATAout | DATAOUT | Read Semaphore Flag Data Out |
| X | H | L | H | H | L | DATAOUT | DATAOUT | Read Semaphore Flag Data Out |
| H | $f$ | X | X | X | L | DATAIN | DATAIN | Write l/Oo into Semaphore Flag |
| X | $f$ | X | H | H | L | DATAIN | DATAIN | Write l/Oo into Semaphore Flag |
| L | X | X | L | X | L | - | - | Not Allowed |
| L | X | X | X | L | L | - | - | Not Allowed |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2740 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $V c c+0.5 \mathrm{~V}$ for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20$ ma for the period over VTERM $\geq \mathrm{Vcc}$ +0.5 V .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. VIL $\geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

CAPACITANCE $\left(\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHZ}\right)^{(1)}$

| Symbol | Parameter | Condition $^{(2)}$ | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | Vin $=$ 3dV | 9 | pF |
| Cout | Output Capacitance | Vout $=3 \mathrm{dV}$ | 10 | pF |

Note:

1. This parameter are determined by device characterization, but is not production tested. TQFP Package only.
2. 3dV references the interpolated capacitance when the input and output signals switch from OV to 3 V or from 3 V to OV .

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE（Vcc $=5.0 \mathrm{~V} \pm 10 \%$ ）

| Symbol | Parameter | Test Conditions | IDT7024S |  | IDT7024L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min． | Max． | Min． | Max． |  |
| IILII | Input Leakage Current ${ }^{(1)}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | － | 10 | － | 5 | $\mu \mathrm{A}$ |
| IlLOI | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to VCC | － | 10 | － | 5 | $\mu \mathrm{A}$ |
| VoL | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ | － | 0.4 | － | 0.4 | V |
| VoH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | － | 2.4 | － | V |

## NOTE：

1．At $\mathrm{Vcc}=2.0 \mathrm{~V}$ input leakages are undefined．

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test <br> Condition | Version |  |  |  | $\begin{array}{\|c} \text { 7024X20 } \\ \text { COM'L ONLY } \\ \text { Typ. }^{(2)} \text { Max } \\ \hline \end{array}$ |  | $\begin{array}{\|c\|} \hline 7024 \times 25 \\ \text { Typ. }{ }^{(2)} \text { Max. } \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current | $\overline{\mathrm{CE}}=\mathrm{VIL}$ ，Outputs Open $\overline{\mathrm{SEM}}=\mathrm{V}_{\mathrm{IH}}$ | MIL | S | － | － | － | － | $\begin{aligned} & 155 \\ & 155 \end{aligned}$ | $\begin{aligned} & 340 \\ & 280 \end{aligned}$ | mA |
|  | （Both Ports Active） | $\mathrm{f}=\mathrm{fmax}{ }^{(3)}$ | COM | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 170 \\ & 170 \\ & \hline \end{aligned}$ | $\begin{aligned} & 310 \\ & 260 \\ & \hline \end{aligned}$ | $\begin{aligned} & 160 \\ & 160 \\ & \hline \end{aligned}$ | $\begin{aligned} & 290 \\ & 240 \\ & \hline \end{aligned}$ | $\begin{aligned} & 155 \\ & 155 \end{aligned}$ | $\begin{aligned} & 265 \\ & 220 \end{aligned}$ |  |
| ISB1 | Standby Current （Both Ports — TTL Level Inputs） | $\begin{aligned} & \overline{C E}_{R}=\overline{C E} L=V_{I H} \\ & \overline{S E M}=\overline{S E M} L=V_{I H} \\ & f=\text { fMAX }^{(3)} \end{aligned}$ | MIL | S <br> $L$ | 二 | 二 | － | － | $\begin{aligned} & 16 \\ & 16 \\ & \hline \end{aligned}$ | 80 65 | mA |
|  |  |  | COM | S L | $\begin{array}{r} 20 \\ 20 \\ \hline \end{array}$ | $\begin{aligned} & 60 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{array}{r} 20 \\ 20 \\ \hline \end{array}$ | $\begin{aligned} & 60 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 16 \\ & 16 \\ & \hline \end{aligned}$ | $\begin{aligned} & 60 \\ & 50 \\ & \hline \end{aligned}$ |  |
| ISB2 | Standby Current （One Port — TTL Level Inputs） | $\overline{\mathrm{CE}^{\prime \prime}} \mathrm{A}^{\prime}=\mathrm{VIL} \text { and } \overline{\mathrm{CE}} \mathrm{~B}^{\mathrm{B}}=\mathrm{VIH}^{(5)}$ <br> Active Port Outputs Open $\begin{aligned} & f=f_{M A X}{ }^{(3)} \\ & \overline{\operatorname{SEM}}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | MIL | S | － | － | － | － | $\begin{aligned} & 90 \\ & 90 \\ & \hline \end{aligned}$ | $\begin{aligned} & 215 \\ & 180 \\ & \hline \end{aligned}$ | mA |
|  |  |  | COM | S | $\begin{aligned} & 105 \\ & 105 \end{aligned}$ | $\begin{aligned} & 190 \\ & 160 \\ & \hline \end{aligned}$ | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ | $\begin{aligned} & 180 \\ & 150 \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ |  |
| IsB3 | Full Standby Current （Both Ports－All CMOS Level Inputs） | Both Ports $\overline{\mathrm{CE}}$ and $\overline{C E R} \geq V C c-0.2 V$ <br> VIN $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or $\mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)}$ <br> $\overline{S E M}=\overline{S E M L} \geq V c c-0.2 V$ | MIL | S | － | 二 | － | － | $\begin{aligned} & 1.0 \\ & 0.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | mA |
|  |  |  | COM | $\begin{aligned} & S \\ & L \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ |  |
| ISB4 | Full Standby Current （One Port－All CMOS Level Inputs） |  | MIL | S | － | － | － | － | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 200 \\ & 170 \end{aligned}$ | mA |
|  |  |  | COM | S L | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 155 \\ & 130 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | 145 120 |  |

## NOTES：

1．＇$X$＇in part numbers indicates power rating（ $S$ or $L$ ）
2．$V C C=5 \mathrm{~V}, \mathrm{~T}_{A}=+25^{\circ} \mathrm{C}$ ，and are not production tested．Icc $D C=120 \mathrm{~mA}$（TYP．）
3．At $f=f$ max，address and control lines（except Output Enable）are cycling at the maximum frequency read cycle of $1 / t R C$ ，and using＂AC Test Conditions＂ of input levels of GND to 3 V ．
4．$f=0$ means no address or control lines change．
5．Port＂A＂may be either left or right port．Port＂B＂is the oppOsite from port＂A＂．

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$ (Continued) (VCC $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | Version | Typ. ${ }^{72}{ }^{702}$ | X35 <br> Max. |  | X55 <br> Max. |  | X70 <br> NLY <br> Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{C E}=V_{I L}, \text { Outputs Open } \\ & \text { SEM }=V_{I H} \\ & f=f M A X{ }^{(3)} \end{aligned}$ | MIL. S <br>  L | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | $\begin{aligned} & 140 \\ & 140 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | mA |
|  |  |  | COM'L. S <br>  L | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 250 \\ & 210 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 250 \\ & 210 \end{aligned}$ | - | - |  |
| ISB1 | Standby Current (Both Ports — TTL Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE} L}=\overline{\mathrm{CE}} \mathrm{R}=\mathrm{VIH} \\ & \mathrm{SEM}=\overline{\mathrm{SEM} L}=\mathrm{VIH}^{\prime} \\ & \mathrm{f}=\mathrm{fmAX}^{(3)} \end{aligned}$ | MIL. $\quad$ S | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{aligned} & \hline 80 \\ & 65 \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{aligned} & 80 \\ & 65 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & \hline 80 \\ & 65 \end{aligned}$ | mA |
|  |  |  |   <br> COM'L. S <br>  L | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{aligned} & 60 \\ & 50 \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{aligned} & 60 \\ & 50 \end{aligned}$ | - | - |  |
| ISB2 | Standby Current (One Port — TTL Level Inputs) | $\overline{\mathrm{CE}}{ }^{\prime} \mathrm{A}^{\prime \prime}=\mathrm{V}$ IL and $\overline{\mathrm{CE}} \mathrm{EB}^{\prime}=\mathrm{VIH}^{(5)}$ <br> Active Port Outputs Open $\begin{aligned} & f=f \text { max }^{(3)} \\ & \overline{\text { SEMR }}=\overline{\text { SEML }}=V_{I H} \end{aligned}$ | MIL. S | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 190 \\ & 160 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 190 \\ & 160 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 190 \\ & 160 \end{aligned}$ | mA |
|  |  |  | $\begin{array}{\|ll\|} \hline \text { COM'L. } & \mathrm{S} \\ & \mathrm{~L} \\ \hline \end{array}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 155 \\ & 130 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 155 \\ & 130 \end{aligned}$ | - | - |  |
| ISB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | $\begin{aligned} & \text { Both Ports CEL and } \\ & \overline{C E} R \geq V C C-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{VCC}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)} \\ & \mathrm{SEMR}_{\mathrm{S}}=\overline{\mathrm{SEM}} \mathrm{~L} \geq \mathrm{VCc}-0.2 \mathrm{~V} \end{aligned}$ | MIL. S | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | mA |
|  |  |  | $\begin{array}{\|ll\|} \hline \text { COM'L. } & \mathrm{S} \\ & \mathrm{~L} \end{array}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | - | - |  |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) |  | MIL. S | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 175 \\ & 150 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 175 \\ & 150 \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{aligned} & 175 \\ & 150 \end{aligned}$ | mA |
|  |  |  | $\begin{array}{\|ll\|} \hline \text { COM'L. } & \mathrm{S} \\ & \mathrm{~L} \end{array}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 135 \\ & 110 \end{aligned}$ | $\begin{gathered} 80 \\ 80 \end{gathered}$ | $\begin{aligned} & 135 \\ & 110 \end{aligned}$ | - | - |  |

## NOTES:

1. " X " in part numbers indicates power rating ( $S$ or $L$ )
2. $V C C=5 V, T A=+25^{\circ} \mathrm{C}$, and are not production tested
3. At $f=$ fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ RRC, and using "AC Test Conditions" of input levels of GND to 3 V .
4. $f=0$ means no address or control lines change.
5. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)
$(V L C=0.2 V, V H C=V C C-0.2 V)^{(4)}$

| Symbol | Parameter | Test Condition |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | Vcc for Data Retention | $\begin{aligned} & \mathrm{VCC}=2 \mathrm{~V} \\ & \overline{\mathrm{CE}} \geq \mathrm{VHC} \\ & \mathrm{VIN} \geq \mathrm{VHC} \text { or } \leq \mathrm{VLC} \end{aligned}$ |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current |  | MIL. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 100 | 1500 |  |
| tCDR ${ }^{(3)}$ | Chip Deselect to Data Retention Time | $\overline{\text { SEM }} \geq$ VHC |  | 0 | - | - | ns |
| $\mathrm{tR}^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{tRC}^{(2)}$ | - | - | ns |

## NOTES:

1. $T A=+25^{\circ} \mathrm{C}, \mathrm{VcC}=2 \mathrm{~V}$, and are guaranted by characterization but are not production tested.
2. $\mathrm{tRC}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.
4. At $\mathrm{V} c \mathrm{c}=2.0 \mathrm{~V}$, input leakages are not defined.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $5 \mathrm{~ns} \mathrm{Max}$. |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |
| 2740 tbl 12 |  |



Figure 1. AC Output Test Load


Figure 2. Output Test Load (for tLZ, thZ, twz, tow) Including scope and Jig

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7024X17 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7024X20 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7024X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 17 | - | 20 | - | 25 | - | ns |
| tAA | Address Access Time | - | 17 | - | 20 | - | 25 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 17 | - | 20 | - | 25 | ns |
| tabe | Byte Enable Access Time ${ }^{(3)}$ | - | 17 | - | 20 | - | 25 | ns |
| taoe | Output Enable Access Time | - | 10 | - | 12 | - | 13 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 10 | - | 12 | - | 15 | ns |
| tPu | Chip Enable to Power Up Time ${ }^{(1,2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(1,2)}$ | - | 17 | - | 20 | - | 25 | ns |
| tSOP | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 10 | - | 10 | - | 10 | - | ns |
| tSAA | Semaphore Address Access ${ }^{(3)}$ | - | 17 | - | 20 | - | 25 | ns |


| Symbol | Parameter | IDT7024X35 |  | IDT7024X55 |  | IDT7024X70MIL ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 35 | - | 55 | - | 70 | - | ns |
| tAA | Address Access Time | - | 35 | - | 55 | - | 70 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 35 | - | 55 | - | 70 | ns |
| tabe | Byte Enable Access Time ${ }^{(3)}$ | - | 35 | - | 55 | - | 70 | ns |
| taie | Output Enable Access Time | - | 20 | - | 30 | - | 35 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 25 | - | 30 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(1,2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(1,2)}$ | - | 35 | - | 50 | - | 50 | ns |
| tsop | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 15 | - | 15 | - | 15 | - | ns |
| tSAA | Semaphore Address Access ${ }^{(3)}$ | - | 35 | - | 55 | - | 70 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with the Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{\mathrm{CE}}=\mathrm{VIL}, \overline{\mathrm{UB}}$ or $\overline{\mathrm{LB}}=\mathrm{VIL}$, and $\overline{\mathrm{SEM}}=\mathrm{VIH}$. To access semaphore, $\overline{\mathrm{CE}}=\mathrm{VIH}$ or $\overline{\mathrm{UB}} \& \overline{\mathrm{LB}}=\mathrm{VIH}$, and $\overline{\mathrm{SEM}}=\mathrm{VIL}$.
4. " X " in part numbers indicates power rating ( S or L ).

WAVEFORM OF READ CYCLES ${ }^{(5)}$


NOTES:

1. Timing depends on which signal is asserted last, $\overline{C E}, \overline{O E}, \overline{L B}$, or $\overline{U B}$.
2. Timing depends on which signal is de-asserted first, $\overline{C E}, \overline{O E}, \overline{\overline{L B}}$, or $\overline{U B}$.
3. tBDD delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations $\overline{B U S Y}$ has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last IABE, tAOE, tACE, tAA or tBDD.
5. $\overline{S E M}=\mathrm{VIH}$.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7024X17 } \\ & \text { COM'LONLY } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7024X20 } \\ & \text { COM'LONLY } \end{aligned}$ |  | IDT7024X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 17 | - | 20 | - | 25 | - | ns |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 12 | - | 15 | - | 20 | - | ns |
| taw | Address Valid to End-of-Write | 12 | - | 15 | - | 20 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 12 | - | 15 | - | 20 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tDW | Data Valid to End-of-Write | 10 | - | 15 | - | 15 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 10 | - | 12 | - | 15 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 10 | - | 12 | - | 15 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tSWRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 5 | - | 5 | - | 5 | - | ns |
| tSPS | $\overline{\text { SEM }}$ Flag Contention Window | 5 | - | 5 | - | 5 | - | ns |


| Symbol | Parameter | IDT7024X35 |  | IDT7024X55 |  | $\begin{aligned} & \text { IDT7024X70 } \\ & \text { MIL. ONLY } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 35 | - | 55 | - | 70 | - | ns |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 30 | - | 45 | - | 50 | - | ns |
| taw | Address Valid to End-of-Write | 30 | - | 45 | - | 50 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 25 | - | 40 | - | 50 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End-of-Write | 15 | - | 30 | - | 40 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 25 | - | 30 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 15 | - | 25 | - | 30 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tSWRD | $\overline{\text { SEM Flag Write to Read Time }}$ | 5 | - | 5 | - | 5 | - | ns |
| tSPS | SEM Flag Contention Window | 5 | - | 5 | - | 5 | - | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with the Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{C E}=V I L, \overline{U B}$ or $\overline{\mathrm{LB}}=\mathrm{VIL}, \overline{\mathrm{SEM}}=\mathrm{VIH}$. To access semaphore $\overline{\mathrm{CE}}=\mathrm{VIH}$ or $\overline{\mathrm{UB}}$ \& $\overline{\mathrm{LB}}=\mathrm{VIH}$, and $\overline{\mathrm{SEM}}=$ VIL. Either condition must be valid for the entire $t$ Ew time.
4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
5. " X " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/ $\bar{W}$ CONTROLLED TIMING ${ }^{(1,5,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. $2, \overline{\mathrm{CE}}, \overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ CONTROLLED TIMING ${ }^{(1,5)}$


## NOTES:

1. $\mathrm{R} / \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ or $\overline{\mathrm{UB}} \& \overline{\mathrm{LB}}$ must be high during all address transitions.
2. A write occurs during the overlap (tEW or tWP) of a low $\overline{U B}$ or $\overline{L B}$ and a low $\overline{C E}$ and a low $R / \bar{W}$ for memory array writing cycle.
3. twR is measured from the earlier of $\overline{C E}$ or $R / \bar{W}$ (or $\overline{S E M}$ or $R / \bar{W}$ ) going high to the end-of-write cycle.
4. During this period, the l/O pins are in the output state and input signals must not be applied.
5. If the CE or $\overline{S E M}$ low transition occurs simultaneously with or after the $\mathrm{R} / \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{C E}, R / \bar{W}, \overline{U B}$, or $\overline{L B}$.
7. This parameter is guaranted by device characterization, but is not production tested.Transition is measured $+/-500 \mathrm{mV}$ steady state with the Output Test Load (Figure 2).
8. If $\overline{\mathrm{OE}}$ is low during $\mathrm{R} / \overline{\mathrm{W}}$ controlled write cycle, the write pulse width must be the larger of twp for (twz + tow) to allow the l/O drivers to turn off and data to be placed on the bus for the required tDW. If $\overline{O E}$ is high during an $R / \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twP.
9. To access RAM, $\overline{C E}=V I L, \overline{U B}$ or $\overline{\mathrm{LB}}=$ VIL, and $\overline{\text { SEM }}=$ VIH. To access Semephore, $\overline{\mathrm{CE}}=\mathrm{VIH}$ or $\overline{\mathrm{UB}}$ \& $\overline{\mathrm{LB}}=$ VIH, and $\overline{\text { SEM }}=$ VIL. tEW must be met for either condition.
timing waveform of Semaphore read after write timing, Either Side ${ }^{(1)}$


NOTE:

1. $\overline{C E}=V I H$ or $\overline{U B} \& \overline{L B}=V I H$ for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$



NOTES:

1. Dor $=\mathrm{DOL}=\mathrm{VIL}, \overline{\mathrm{CE}}=\overline{\mathrm{CE}} \mathrm{L}=\mathrm{VIH}$, or both $\overline{\mathrm{UB}} \& \overline{\mathrm{LB}}=\mathrm{VIH}$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. All timing is the same for left and rift ports. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".
3. This parameter is measured from R/WA or SEMA going High to $\mathrm{R} / \bar{W}_{B}$ or SEMB going High.
4. If tsps is not satisfied, there is no guarantee which side will obtain the Semephore flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7024X17 } \\ & \text { COM'L ONLY } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { IDT7024X20 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7024X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/ $\bar{S}=\mathrm{H}$ ) |  |  |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address Match | - | 17 | - | 20 | - | 20 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | 17 | - | 20 | - | 20 | ns |
| tBac | $\overline{\text { BUSY Access Time from Chip Enable LOW }}$ | - | 17 | - | 20 | - | 20 | ns |
| tBDC | BUSY Disable Time from Chip Enable HIGH | - | 17 | - | 17 | - | 17 | ns |
| taps | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 17 | - | 20 | - | 25 | ns |
| BUSY TIMING (M/S $=\mathrm{L}$ ) |  |  |  |  |  |  |  |  |
| twB | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{B U S Y}^{(5)}$ | 13 | - | 15 | - | 17 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 30 | - | 45 | - | 50 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 25 | - | 30 | - | 35 | ns |


| Symbol | Parameter | IDT7024X35 |  | IDT7024X55 |  | IDT7024X70 <br> MIL. ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/S $=\mathrm{H}$ ) |  |  |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address Match | - | 20 | - | 45 | - | 45 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | 20 | - | 40 | - | 40 | ns |
| tBAC | $\overline{\text { BUSY }}$ Access Time from Chip Enable LOW | - | 20 | - | 40 | - | 40 | ns |
| tBDC | BUSY Disable Time from Chip Enable HIGH | - | 20 | - | 35 | - | 35 | ns |
| taps | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBDD | BUSY Disable to Valid Data ${ }^{(3)}$ | - | 35 | - | 55 | - | 70 | ns |
| BUSY TIMING (M/S = L) |  |  |  |  |  |  |  |  |
| twb |  | 0 | - | 0 | - | 0 | - | ns |
| tWH | Write Hold After $\overline{B U S Y}^{(5)}$ | 25 | - | 25 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 60 | - | 80 | - | 95 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 45 | - | 65 | - | 80 | ns |

## NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With
$\overline{B U S Y}(M / \bar{S}=H)$ " or "Timing Waveform of Write With Port-To-Port Delay (M/S $=L$ )".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of Ons, tWDD - tWP (actual) or tDDD - tDW (actual).
4. To ensure that the write cycle is inhibited on port ' $B$ ' during contention with port ' $A$ '.
5. To ensure that a write cycle is completed on port ' $B$ ' after contention with port ' $A$ '.
6. " X " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND $\overline{\operatorname{BUSY}^{(2,5)}}\left(\mathbf{M} / \overline{\mathrm{S}}=\mathrm{V}_{\mathrm{IH}}\right)$


NOTES:
2740 drw 13

1. To ensure that the earlier of the two ports wins. tAPS is ignored for $M / \bar{S}=V I L$ (SLAVE).
2. $\overline{C E L}=\overline{C E R}=$ VIL.
3. $\overline{\mathrm{OE}}=\mathrm{VIL}$ for the reading port.
4. If $M / \bar{S}=V I L$ (slave) then $\overline{B U S Y}$ is an input $\overline{B U S Y}{ }^{\prime} A^{\prime}=V I L$ and $\overline{B U S Y}{ }^{\prime} B^{\prime}=$ don't care, for this example.
5. All timing is the same for both left and right ports. Port " A " may be either the left or right Port. Port " B " is the port opposite from port "A".

## TIMING WAVEFORM OF WRITE WITH $\overline{\text { BUSY }}$



[^9]
## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E} T I M I N G(1)(M / \bar{S}=H)$



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $\operatorname{TIMING}^{(1)}(\mathrm{M} / \bar{S}=\mathrm{H})$


NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$

| Symbol | Parameter | IDT7024X17 COM'L ONLY |  | IDT7024X20 COM'L ONLY |  | IDT7024X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 15 | - | 20 | - | 20 | ns |
| tinR | Interrupt Reset Time | - | 15 | - | 20 | - | 20 | ns20 |


| Symbol | Parameter | IDT7024X35 |  | IDT7024X55 |  | $\begin{aligned} & \text { IDT7024X70 } \\ & \text { MIL. ONLY } \\ & \hline \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 25 | - | 40 | - | 50 | ns |
| tINR | Interrupt Reset Time | - | 25 | - | 40 | - | 50 | ns |

## NOTE:

1. " X " in part numbers indicates power rating ( S or L ).

## WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$



NOTES:

1. All timing is the same for left and right ports. Port " A " may be either the left or right port. Port " B " is the port opposite from " A ".
2. See Interrupt truth table.
3. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} \overline{\mathrm{W}}$ ) is asserted last.
4. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} \bar{W}$ ) is de-asserted first.

## TRUTH TABLES

## TRUTH TABLE I - INTERRUPT FLAG ${ }^{(1)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} \overline{\mathrm{W}} \mathrm{L}$ | $\overline{C E L}$ | $\overline{O E L}$ | A11L-A0L | $\overline{\text { INTL }}$ | $\mathrm{R} / \bar{W}_{R}$ | $\overline{C E E}_{R}$ | OER | A11R-A0R | $\overline{\text { INTR }}$ |  |
| L | L | X | FFF | X | X | X | X | X | $\mathrm{L}^{(2)}$ | Set Right $\overline{\text { NTTR Flag }}$ |
| X | X | X | X | X | X | L | L | FFF | $\mathbf{H}^{(3)}$ | Reset Right $\overline{\mathrm{NT}}$ R Flag |
| X | X | X | X | $\mathrm{L}^{(3)}$ | L | L | X | FFE | X | Set Left INTL Flag |
| X | L | L | FFE | $H^{(2)}$ | X | X | X | X | X | Reset Left INTL Flag |

## NOTES:

1. Assumes $\overline{B U S Y} L=\overline{B U S Y}_{R}=V I H$.
2. If $\overline{B U S Y L}=$ VIL, then no change.
3. If $\overline{B U S Y}=\mathrm{VIL}$, then no change.

## TRUTH TABLE II - ADDRESS BUSY ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{\mathrm{CE}} \mathrm{R}$ | Aol-A11L <br> A0R-A11R | $\overline{\text { BUSYL }}{ }^{(1)}$ | $\overline{B U S Y}{ }^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{\text {² }}$ |

NOTES:
2740 tbl 16

1. Pins $\overline{B U S Y}$ and $\overline{B U S Y} R$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\bar{B} U S Y x$ outputs on the IDT7024 are push pull, not open drain outputs. On slaves, the $\overline{B U S Y}$ asserted input internally inhibits write.
2. " $L$ " if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either $\overline{B U S Y} \bar{L}_{L}$ or $\overline{B U S Y} R=$ Low will result. $\overline{B U S Y} \bar{B}^{\prime}$ and $\overline{B U S Y} R$ outputs cannot be low simultaneously.
3. Writes to the left port are internally ignored when $\overline{B U S Y}$ L outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

## TRUTH TABLE III - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do - D15 Left | Do - D15 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

## NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7024.

## FUNCTIONAL DESCRIPTION

The IDT7024 provides two ports with separate control, address andl/O pins that permit independent access for reads or writes to any location in memory. The IDT7024 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}}$ high). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\mathrm{NNT}})$ ) is asserted when the right port writes to memory location FFE (HEX), where a write is defined as the $\overline{C E}=\mathrm{R} \overline{\mathrm{W}}=$ Vil per the Truth Table. The left port clears the interrupt by access address location FFE access when $\overline{\mathrm{CE}} \mathrm{R}=\overline{\mathrm{OE}} \mathrm{R}=\mathrm{V}_{\mathrm{L}, \mathrm{R}} \overline{\mathrm{W}}$ is a "don't care". Likewise, the right port interrupt flag ( $\overline{\mathrm{NTTR}}$ ) is asserted when the left port writes to
memory location FFF (HEX) and to clear the interrupt flag ((NTR), the right port must access the memory location FFF. The message ( 16 bits) at FFE or FFF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations FFE and FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all


Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7024 RAMs.
applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $M / \bar{S}$ pin. Once in slave mode the $\overline{B U S Y}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{B U S Y}$ pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7024 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7024 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7024 RAM the busy pin is an output if the part is used as a master $(M / \overline{\mathrm{S}} \mathrm{pin}=\mathrm{H})$, and the busy pin is an input if the part used as a slave ( $M / \overline{\mathrm{S}}$ pin $=\mathrm{L}$ ) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse
can be initiated with either the $R / \bar{W}$ signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT7024 is an extremely fast Dual-Port $4 \mathrm{~K} \times 16 \mathrm{CMOS}$ Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$, the Dual-Port RAM enable, and $\overline{\text { SEM }}$, the semaphore enable. The $\overline{\mathrm{CE}}$ and $\overline{\text { SEM }}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{\mathrm{CE}}$ and $\overline{\mathrm{SEM}}$ are both high.

Systems which can best use the IDT7024 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7024's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the
maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7024 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7024 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text { SEM }}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\mathrm{OE}}$, and $\mathrm{R} / \overline{\mathrm{W}}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag willbe set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side
until the semaphore is freed by the first side.
When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\mathrm{SEM}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READNWRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a
resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7024's Dual-Port RAM. Say the $4 \mathrm{~K} \times 16$ RAM was to be divided into two $2 \mathrm{~K} x$ 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 2 K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0 . If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0 . At this point, the software could choose to try and gain control of the second 2 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and
perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 2K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the l/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.


2740 drw 20
Figure 4. IDT7024 Semaphore Logic

ORDERING INFORMATION


## FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Military: 25/35/55/70ns (max.)
- Commercial: 17/20/25/35/55ns (max.)
- Low-power operation
- IDT7025S

Active: 750 mW (typ.)
Standby: 5mW (typ.)

- IDT7025L

Active: 750 mW (typ.)
Standby: 1 mW (typ.)

- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT7025 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading
more than one device
- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master
$M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Devices are capable of withstanding greater than 2001 V electrostatic discharge
- Fully asynchronous operation from either port
- Battery backup operation-2V data retention
- TTL-compatible, single 5 V ( $\pm 10 \%$ ) power supply
- Available in 84 -pin PGA, quad flatpack, PLCC, and 100pin Thin Quad Plastic Flatpack
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## FUNCTIONAL BLOCK DIAGRAM



## DESCRIPTION:

The IDT7025 is a high-speed $8 \mathrm{~K} \times 16$ Dual-Port Static RAM. The IDT7025 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit or more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, errorfree operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by Chip
PIN CONFIGURATIONS

Enable ( $\overline{\mathrm{CE}})$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750 mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of $500 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7025 is packaged in a ceramic 84-pin PGA, an 84pin quad flatpack, PLCC, and a 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


1. This text does not indicate orientation of the actual part- marking


PIN NAMES

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}} \mathrm{L}$ | $\overline{\mathrm{CE}} \mathrm{R}$ | Chip Enable |
| $\mathrm{R} \overline{\mathrm{W}} \mathrm{L}$ | $\mathrm{R} / \bar{W}_{R}$ | Read/Write Enable |
| $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}} \mathrm{F}^{\prime}$ | Output Enable |
| A0L-A12L | A0R - A12R | Address |
| I/OOL - I/O15L | I/OOR - I/O15R | Data Input/Output |
| $\overline{\text { SEML }}$ | $\overline{\text { SEMR }}$ | Semaphore Enable |
| $\overline{\text { UBL }}$ | $\overline{\text { UBR }}$ | Upper Byte Select |
| $\overline{\mathrm{LB}} \mathrm{L}$ | $\overline{\mathrm{LE}} \mathrm{F}$ | Lower Byte Select |
| $\overline{\text { INTL }}$ | $\overline{\text { INTR }}$ | Interrupt Flag |
| BUSYL | BUSYR | Busy Flag |
| M/S |  | Master or Slave Select |
| VCC |  | Power |
| GND |  | Ground |

## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate orientation of the actual part-marking.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs ${ }^{(1)}$ |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | R/ $\bar{W}$ | $\overline{O E}$ | $\overline{\text { UB }}$ | $\overline{L B}$ | $\overline{\text { SEM }}$ | 1/O8-15 | V/O0-7 |  |
| H | X | X | X | X | H | High-Z | High-Z | Deselected: |
| X | X | X | H | H | H | High-Z | High-Z | Both Bytes Deselected |
| L | L | X | L | H | H | DATAIN | High-Z | Write to Upper Byte Only |
| L | L | X | H | L | H | High-Z | DATAIN | Write to Lower Byte Only |
| L | L | X | L | L | H | DATAIN | DATAIN | Write to Both Bytes |
| L | H | L | L | H | H | DATAOUT | High-Z | Read Upper Byte Only |
| L | H | L | H | L | H | High-Z | DATAOUT | Read Lower Byte Only |
| L | H | L | L | L | H | DATAOUT | DATAOUT | Read Both Bytes |
| X | X | H | X | X | X | High-Z | High-Z | Outputs Disabled |

NOTE:
2683 tbl 02

1. AOL - A12L are not equal to $A 0 R-A_{12 R}$

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

|  |  |  |  |  |  |  | Inputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathrm{CE}}$ | $\mathrm{R} \overline{\mathrm{N}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{UB}}$ | $\overline{\mathrm{LB}}$ | $\overline{\mathrm{SEM}}$ | I/O8-15 | I/Oo-7 |  |
| H | H | L | X | X | L | DATAOUT | DATAOUT | Read Semaphore Flag Data Out |
| X | H | L | H | H | L | DATAOUT | DATAOUT | Read Semaphore Flag Data Out |
| H | $\boldsymbol{\rho}$ | X | X | X | L | DATAIN | DATAIN | Write I/Oo into Semaphore Flag |
| X | $\boldsymbol{J}$ | X | H | H | L | DATAIN | DATAIN | Write I/Oo into Semaphore Flag |
| L | X | X | L | X | L | - | - | Not Allowed |
| L | X | X | X | L | L | - | - | Not Allowed |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$ for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period over VTERM $\geq \mathrm{Vcc}+0.5 \mathrm{~V}$.

## RECOMMENDED OPERATING

 TEMPERATURE AND SUPPLY VOLTAGE| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTES:

1. VIL $\geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

CAPACITANCE $\left(T A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)^{(1)}$

| Symbol | Parameter | Conditions $^{(2)}$ | Max. | Unit |
| :--- | :--- | :--- | :---: | :--- |
| CIN | Input Capacitance | VIN $=3 \mathrm{dV}$ | 9 | pF |
| Cout | Output <br> Capacitance | VouT = 3dV | 10 | pF |

## NOTE:

1. This parameter is determined by device characterization but is not production tested. For TQFP Package Only.
2. 3 dV references the interpolated capacitance when the input and output signals switch from OV to 3 V or from 3 V to 0 V .

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V $\pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT7025S |  | IDT7025L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \|lıII | Input Leakage Current ${ }^{(1)}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| IILOI | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | $V$ |

NOTE:

1. At $\mathrm{Vcc}=2.0 \mathrm{~V}$ input leakages are undefined.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Condition | Version |  | $\begin{gathered} \text { 7025X17 } \\ \text { COM'L ONLY } \\ \text { Typ. }{ }^{(2)} \text { Max. } \end{gathered}$ |  | 7025X20COM'L ONLYTyp. ${ }^{(2)}$ Max. |  | $\begin{gathered} \text { 7025X25 } \\ \text { Typ. }{ }^{(2)} \text { Max. } \\ \hline \end{gathered}$ |  | $\frac{\text { Unit }}{\mathrm{mA}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IcC | Dynamic Operating Current | $\overline{\mathrm{CE}}=$ VIL, Outputs Open $\overline{S E M}=\mathrm{V} I \mathrm{H}$ | MIL. | S | - | - | - | - | $\begin{aligned} & 155 \\ & 155 \\ & \hline \end{aligned}$ | $\begin{aligned} & 340 \\ & 280 \end{aligned}$ |  |
|  | (Both Ports Active) | $f=\mathrm{fmax}^{(3)}$ | COM. | S | $\begin{aligned} & 170 \\ & 170 \end{aligned}$ | $\begin{aligned} & 310 \\ & 260 \end{aligned}$ | $\begin{aligned} & 160 \\ & 160 \end{aligned}$ | $\begin{aligned} & 290 \\ & 240 \end{aligned}$ | $\begin{aligned} & 155 \\ & 155 \end{aligned}$ | $\begin{aligned} & 265 \\ & 220 \end{aligned}$ |  |
| ISB1 | Standby Current (Both Ports — TTL | $\begin{aligned} & \overline{\mathrm{CE}}_{\mathrm{R}}={\overline{\mathrm{CE}} \mathrm{E}_{\mathrm{L}}}^{\mathrm{V}_{I H}} \\ & \overline{\mathrm{SEM}} \mathrm{C}=\overline{\mathrm{SEML}}=\mathrm{V}_{I H} \end{aligned}$ | MIL | S | - | - | - | - | $\begin{aligned} & 16 \\ & 16 \end{aligned}$ | $\begin{aligned} & 80 \\ & 65 \end{aligned}$ | mA |
|  | Level Inputs) | $\mathrm{f}=\mathrm{fmax}{ }^{(3)}$ | COM | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 20 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{aligned} & 60 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{aligned} & 60 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 16 \\ & 16 \\ & \hline \end{aligned}$ | $\begin{aligned} & 60 \\ & 50 \\ & \hline \end{aligned}$ |  |
| IsB2 | Standby Current (One Port — TTL | $\overline{\mathrm{CE}}{ }^{\prime \prime} \mathrm{A}^{\prime}=\mathrm{V}_{\mathrm{IL}} \text { and } \overline{\mathrm{CE}}{ }^{\prime \prime} \mathrm{B}^{\prime}=\mathrm{V}_{\left.1 \mathrm{H}^{(5)}\right)}$ <br> Active Port Outputs Open | MIL | S <br> L | - | - | - | - | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 215 \\ & 180 \\ & \hline \end{aligned}$ | mA |
|  | Level Inputs) | $\frac{f=f M A X^{(3)}}{\overline{S E M R}=\overline{S E M} L=V_{I H}}$ | COM | S | $\begin{aligned} & 105 \\ & 105 \end{aligned}$ | $\begin{aligned} & 190 \\ & 160 \end{aligned}$ | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ | $\begin{aligned} & 180 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 170 \\ & 140 \\ & \hline \end{aligned}$ |  |
| ISB3 | Full Standby Current (Both Ports - All | Both Ports $\overline{\mathrm{CE}} \mathrm{E}$ and $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | MIL | S | - | - | - | - | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | mA |
|  | CMOS Level Inputs) | $\begin{aligned} & V I N \geq V c C-0.2 V \text { or } \\ & V I N \leq 0.2 V, f=0^{(4)} \\ & \text { SEMR }=\overline{S E M L} \geq V c c-0.2 V \end{aligned}$ | COM | S | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ |  |
| IsB4 | Full Standby Current (One Port - All CMOS Level Inputs) | One Port $\overline{\mathrm{CE}}{ }^{\prime \prime} \mathrm{A}^{\prime} \leq 0.2$ and $\overline{C E}$ "B" $\geq$ Vcc - 0.2 V $\overline{S E M R}=\overline{S E M L} \geq V c c-0.2 V$ VIN $\geq$ Vcc-0.2V or VIN $\leq 0.2 \mathrm{~V}$ Active Port Outputs $\mathrm{f}=\mathrm{fmax}{ }^{(3)}$ | MIL | S $L$ | - | - | - | - | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 200 \\ & 170 \end{aligned}$ | mA |
|  |  |  | COM | S | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 155 \\ & 130 \end{aligned}$ | 85 85 | 145 120 |  |

NOTES:

## DC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$ (Continued) (VCC $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | Version | Typ. ${ }^{7024}$ | X35 Max. | 7024 Typ. ${ }^{(2)}$ | X55 Max. | 702 MIL Typ. ${ }^{(2)}$ | X70 NLY Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current <br> (Both Ports Active) | $\begin{aligned} & \overline{\overline{\mathrm{CE}}=}=\mathrm{VIL}, \text { Outputs Open } \\ & \mathrm{SEM}=\mathrm{VIH} \\ & \mathrm{f}=\mathrm{fmax}{ }^{(3)} \end{aligned}$ | $\begin{array}{ll} \hline \text { MIL. } & \mathrm{S} \\ & \end{array}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | $\begin{aligned} & 140 \\ & 140 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | mA |
|  |  |  | COM'L. | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 250 \\ & 210 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 250 \\ & 210 \end{aligned}$ | - | - |  |
| ISB1 | Standby Current (Both Ports — TTL Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{CE}} \mathrm{R}=\mathrm{VIH} \\ & \overline{\mathrm{SEM}}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{VIH} \\ & \mathrm{f}=\mathrm{fMAX}^{(3)} \end{aligned}$ | MIL. $\quad \mathrm{S}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{aligned} & 80 \\ & 65 \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{aligned} & 80 \\ & 65 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 80 \\ & 65 \end{aligned}$ | mA |
|  |  |  | COM'L. S <br>  L | $\begin{aligned} & 13 \\ & 13 \\ & \hline \end{aligned}$ | $\begin{aligned} & 60 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \\ & \hline \end{aligned}$ | $\begin{aligned} & 60 \\ & 50 \\ & \hline \end{aligned}$ | 二 | - |  |
| ISB2 | Standby Current (One Port — TTL Level Inputs) | $\overline{\mathrm{CE}} \mathrm{~A}^{\prime \prime}=\mathrm{VIL} \text { and } \overline{\mathrm{CE}} \mathrm{~B}^{\prime \prime}=\mathrm{V}_{1} \mathrm{H}^{(5)}$ <br> Active Port Outputs Open $\begin{aligned} & f=f M A X^{(3)} \\ & S E M R=\overline{S E M} L=V I H \end{aligned}$ | MIL. $\quad$ S | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 190 \\ & 160 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 190 \\ & 160 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 190 \\ & 160 \end{aligned}$ | mA |
|  |  |  | COM'L. S <br>  L | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 155 \\ & 130 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 85 \\ & 85 \\ & \hline \end{aligned}$ | $\begin{aligned} & 155 \\ & 130 \\ & \hline \end{aligned}$ | - | - |  |
| ISB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}} \mathrm{L}$ and $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> VIN $\geq$ Vcc- 0.2 V or <br> $\mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)}$ <br> $\overline{S E M} R=\overline{S E M} L \geq V C C-0.2 V$ | MIL. S <br>  L | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | mA |
|  |  |  | COM'L. S | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | - | - |  |
| ISB4 | Full Standby Current (One Port - Ali CMOS Level Inputs) |  | $\begin{array}{\|ll} \hline \text { MIL. } & \mathrm{S} \\ & \end{array}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 175 \\ & 150 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 175 \\ & 150 \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{gathered} 175 \\ 150 \end{gathered}$ | mA |
|  |  |  | $\begin{array}{\|ll\|} \hline \text { COM'L. } & \mathrm{S} \\ & \mathrm{~L} \end{array}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 135 \\ & 110 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 135 \\ & 110 \end{aligned}$ | - | - |  |

NOTES:

1. "X" in part numbers indicates power rating (S or L)
2. $V C C=5 V, T A=+25^{\circ} \mathrm{C}$, and are not production tested
3. At $f=$ fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / t \mathrm{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
4. $f=0$ means no address or control lines change.
5. Port " A " may be either left or right port. Port " B " is the opposite from port " A ".

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only) $(\mathrm{VLC}=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V})^{(4)}$

| Symbol | Parameter | Test Condition |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | Vcc for Data Retention | $\mathrm{VCC}=2 \mathrm{~V}$ |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current | $\begin{aligned} & \overline{\mathrm{CE}} \geq \mathrm{VHC} \\ & \mathrm{VIN} \geq \mathrm{VHC} \text { or } \leq \mathrm{VLC} \\ & \overline{\mathrm{SEM}} \geq \mathrm{VHC} \end{aligned}$ | MiL. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 100 | 1500 |  |
| tCDR $^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t \mathrm{R}^{(3)}$ | Operation Recovery Time |  |  | trc ${ }^{(2)}$ | - | - | ns |

## NOTES:

1. $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{VCC}=2 \mathrm{~V}$, and are guaranted by characterization, but are not production tested.
2. $\mathrm{tRC}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.
4. At $\mathrm{Vcc}=2.0 \mathrm{~V}$ input leakages are undefined.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $5 \mathrm{~ns} \mathrm{Max}$. |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |
| 2683 to 12 |  |



Figure 1. AC Output Test Load


Figure 2. Output Test Load ( ( t tLZ, thZ, tWZ, tow)

* ${ }_{\text {including scope and jig. }}$


## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$| Symbol | Parameter | $\begin{aligned} & \text { IDT7025X17 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7025X20 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7025X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 17 | - | 20 | - | 25 | - | ns |
| tas | Address Access Time | - | 17 | - | 20 | - | 25 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 17. | - | 20 | - | 25 | ns |
| tAbe | Byte Enable Access Time ${ }^{(3)}$ | - | 17 | - | 20 | - | 25 | ns |
| taoe | Output Enable Access Time | - | 10 | - | 12 | - | 13 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tız | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | 一 | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 10 | - | 12 | - | 15 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(1,2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(1,2)}$ | - | 17 | - | 20 | - | 25 | ns |
| tsop | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}})$ | 10 | - | 10 | - | 10 | - | ns |
| tSAA | Semaphore Address Access Time ${ }^{(3)}$ | - | 17 | - | 20 | - | 25 | ns |


| Symbol | Parameter | IDT7025X35 |  | IDT7025X55 |  | $\begin{aligned} & \text { IDT7025X70 } \\ & \text { MIL ONLY } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 35 | - | 55 | - | 70 | - | ns |
| taA | Address Access Time | - | 35 | - | 55 | - | 70 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 35 | - | 55 | - | 70 | ns |
| tABE | Byte Enable Access Time ${ }^{(3)}$ | - | 35 | - | 55 | - | 70 | ns |
| taoe | Output Enable Access Time | - | 20 | - | 30 | - | 35 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | 3 | - | ns |
| thZ | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 25 | - | 30 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(1,2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(1,2)}$ | - | 35 | - | 50 | - | 50 | ns |
| tsop | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 15 | - | 15 | - | 15 | - | ns |
| tSAA | Semaphore Address Access Time ${ }^{(3)}$ | - | 35 | - | 55 | - | 70 | ns |
| NOTES: <br> 1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with Output Test Load (Figure 2). <br> 2. This parameter is guaranteed by device characterazation, but is not production tested. <br> 3. To access RAM, $\overline{C E}=V I L, \overline{U B}$ or $\overline{L B}=V I L$, and $\overline{S E M}=V I H$. To access semephore, $\overline{C \bar{E}}=V I H$ or $\overline{U B} \& \overline{L B}=V I H$, and $\overline{S E M}=V I L$. <br> 4. " $X$ " in part numbers indicates power rating ( S or L ). |  |  |  |  |  |  |  |  |

## WAVEFORM OF READ CYCLES ${ }^{(5)}$



## NOTES:

1. Timing depends on which signal is asserted last, $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}, \overline{\mathrm{LB}}$, or $\overline{\mathrm{UB}}$
2. Timing depends on which signal is de-asserted first, $\overline{C E}, \overline{O E}, \overline{L B}$, or $\overline{U B}$.
3. tBDD delay is required only in case where opposite port is completing a write operation to the same address location for simultaneous read operations $\overline{B U U S Y}$ has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last tABE, $\mathrm{tAOE}, \mathrm{tACE}, \mathrm{tAA}$ or tBDD.
5. $\overline{\mathrm{SEM}}=\mathrm{VIH}$.

TIMING OF POWER-UP POWER-DOWN


## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7025X17 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7025X20 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7025X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 17 | - | 20 | - | 25 | - | ns |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 12 | - | 15 | - | 20 | - | ns |
| taw | Address Valid to End-of-Write | 12 | - | 15 | - | 20 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 12 | - | 15 | - | 20 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tDw | Data Valid to End-of-Write | 10 | - | 15 | - | 15 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 10 | - | 12 | - | 15 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 10 | - | 12 | - | 15 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tSWRD | SEM Flag Write to Read Time | 5 | - | 5 | - | 5 | - | ns |
| tSPS | SEM Flag Contention Window | 5 | - | 5 | - | 5 | - | ns |



## WRITE CYCLE

| twc | Write Cycle Time | 35 | - | 55 | - | 70 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tEW | Chip Enable to End-of-Write ${ }^{(3)}$ | 30 | - | 45 | - | 50 | - | ns |
| taw | Address Valid to End-of-Write | 30 | - | 45 | - | 50 | - | ns |
| tas | Address Set-up Time $^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 25 | - | 40 | - | 50 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tDW | Data Valid to End-of-Write | 15 | - | 30 | - | 40 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 25 | - | 30 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 15 | - | 25 | - | 30 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tsWRD | SEM Flag Write to Read Time | 5 | - | 5 | - | 5 | - | ns |
| tSPS | SEM Flag Contention Window | 5 | - | 5 | - | 5 | - | ns |

NOTES:
2683 tbl 14

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with the Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access $R A M, \overline{C E}=V I L, \overline{U B}$ or $\overline{L B}=V I L, \overline{S E M}=V I H$. To access semaphore, $\overline{C E}=V I H$ or $\overline{U B} \& \overline{L B}=V I H$, and $\overline{S E M}=V I L$. Either condition must be valid for the entire tEW time.
4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW.
5. " X " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING ${ }^{(1,5,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. $2, \overline{\mathrm{CE}}, \overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ CONTROLLED TIMING ${ }^{(1,5)}$


NOTES:

1. $\mathrm{R} / \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ or $\overline{\mathrm{UB}}$ \& $\overline{\mathrm{LB}}$ must be High during all address transitions.
2. A write occurs during the overlap (tEW or tWP) of a low $\overline{U B}$ or $\overline{L B}$ and a low $\overline{C E}$ and a low $R \bar{W}$ for memory array writing cycle.
3. twr is measured from the earlier of $\overline{C E}$ or $R \bar{W}$ (or $\overline{S E M}$ or $R / \bar{W}$ ) going high to the end-of-write cycle.
4. During this period, the $I / O$ pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ or $\overline{S E M}$ low transition occurs simultaneously with or after the $\mathrm{R} \overline{\mathrm{W}}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{C E}, R \bar{W}$, or byte control.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured $+/-500 \mathrm{mV}$ from steady state with Output Test Load (Figure 2).
8. If $\overline{O E}$ is low during $\mathrm{R} \bar{W}$ controlled write cycle, the write pulse width must be the larger of TWP or ( $\mathrm{tWZ}+\mathrm{tDW}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required IDW. If $\overline{O E}$ is high during an $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP.
9. To access RAM, $\overline{C E}=V I L, \overline{U B}$ or $\overline{L B}=$ VIL, and $\overline{S E M}=V I H$. To access Semephore, $\overline{C E}=$ VIH or $\overline{U B} \& \overline{L B}=V I L$, and $\overline{S E M}=$ VIL. tew must be met for either condition.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$


NOTE:

1. $\overline{\mathrm{CE}}=\mathrm{VIH}$ or $\overline{\mathrm{UB}}$ \& $\overline{\mathrm{LB}}=\mathrm{VIH}$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$


NOTES:

1. $\mathrm{DOR}^{2}=\mathrm{DoL}=\mathrm{VIL}, \overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{CE}}=\mathrm{VIH}$, or both $\overline{\mathrm{UB}} \& \overline{\mathrm{LB}}=\mathrm{VIH}$.
2. All timing is the same for left and right port. Port " A " may be either left or right port. Port " B " is the opposite from port " A ".

3. If tsps is not satisfied, there is no guarantee which side will obtain the semaphore flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7025X17 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7025X20 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7025X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/S = H) |  |  |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address Match | - | 17 | - | 20 | - | 20 | ns |
| tBDA | $\overline{\text { BUSY }}$ Disable Time from Address Not Matched | - | 17 | - | 20 | - | 20 | ns |
| tBac | $\overline{\text { BUSY }}$ Access Time from Chip Enable LOW | - | 17 | - | 20 | - | 20 | ns |
| tBDC | BUSY Disable Time from Chip Enable HIGH | - | 17 | - | 17 | - | 17 | ns |
| taps | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 17 | - | 20 | - | 25 | ns |
| BUSY TIMING (M/ $\bar{S}=\mathrm{L}$ ) |  |  |  |  |  |  |  |  |
| twb | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tWH | Write Hold After $\overline{\text { BUS }} \bar{\gamma}^{(5)}$ | 13 | - | 15 | - | 17 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| tWDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 30 | - | 45 | - | 50 | ns |
| tod | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 25 | - | 30 | - | 35 | ns |


| Symbol | Parameter | IDT7025X35 |  | IDT7025X55 |  | IDT7025X70 MIL. ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/S = H) |  |  |  |  |  |  |  |  |
| tBAA | BUSY Access Time from Address Match | - | 20 | - | 45 | - | 45 | ns |
| tBDA | $\overline{\text { BUSY }}$ Disable Time from Address Not Matched | - | 20 | - | 40 | - | 40 | ns |
| tBAC | BUSY Access Time from Chip Enable LOW | - | 20 | - | 40 | - | 40 | ns |
| tBDC | BUSY Disable Time from Chip Enable HIGH | - | 20 | - | 35 | - | 35 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 35 | - | 55 | - | 70 | ns |
| BUSY TIMING (M/S = L) |  |  |  |  |  |  |  |  |
| twb | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{B U S Y}{ }^{(5)}$ | 25 | - | 25 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 60 | - | 80 | - | 95 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 45 | - | 65 | - | 80 | ns |

## NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\overline{B U S Y}(M / \bar{S}=H)$ " or "Timing Waveform of Write With Port-To-Port Delay $(M / \bar{S}=H)$ ".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of Ons, tWDD - tWP (actual) or tDDD - tDW (actual).
4. To ensure that the write cycle is inhibited pn Port "B" during contention with Port "A".
5. To ensure that a write cycle is completed on Port " B " after contention with Port " A ".
6. " $X$ " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE PORT-TO-PORT READ AND $\overline{\mathrm{BUSY}}{ }^{(2,5)}$ ( $\mathrm{M} / \overline{\mathrm{S}}=\mathrm{V}_{\mathrm{IH}}$ )


NOTES:

1. To ensure that the earlier of the two ports wins. APSS is ignored for $\mathrm{M} / \mathrm{S}=\mathrm{VIL}$ (slave).
2. $\overline{C E L}=\overline{C E R}=V I L$.
3. $\overline{\mathrm{OE}}=\mathrm{VIL}$ for the reading port.
4. If $M / \bar{S}=V I L$ (SLAVE) then $\overline{B U S Y}$ is an input $\overline{B U S Y " '} A^{\prime \prime}=V I L$ and $\overline{B U S Y}{ }^{\prime \prime} B^{\prime \prime}=$ 'don't care'
5. All timing is the same for left and right ports. Port "A" may be either the left of right port. Port " $B$ " is the opposite Port from Port " $A$ ".

## TIMING WAVEFORM OF WRITE WITH BUSY



## NOTES:

1. tWH must be met for both $\overline{B U S Y}$ input (slave) output master.
2. Busy is asserted on port "B" Blocking $\mathrm{R} \overline{\mathrm{N}}$ "B", until $\overline{\mathrm{B} U S Y} \cdot \mathrm{~B}$ " goes High

## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{\mathrm{CE}} \operatorname{TIMING}{ }^{(1)}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{H})$



## WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING ${ }^{(1)}(\mathbf{M} / \bar{S}=H)$



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$| Symbol | Parameter | $\begin{aligned} & \text { IDT7025X17 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7025X20 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7025X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 15 | - | 20 | - | 20 | ns |
| tINR | Interrupt Reset Time | - | 15 | - | 20 | - | 20 | ns |


| Symbol | Parameter | IDT7025X35 |  | IDT7025X55 |  | $\begin{aligned} & \text { IDT7025X70 } \\ & \text { MIL. ONLY } \\ & \hline \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 25 | - | 40 | - | 50 | ns |
| tinR | Interrupt Reset Time | - | 25 | - | 40 | - | 50 | ns |

NOTE:

1. "X" in part numbers indicates power rating ( S or L ).

## WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$



NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. See Interrupt Flag truth table.
3. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} \bar{W}$ ) is asserted last.
4. Timing depends on which enable signal ( $\overline{C E}$ or $\mathrm{R} \overline{\mathrm{N}}$ ) is de-asserted first.

## TRUTH TABLES

## TRUTH TABLE I - INTERRUPT FLAG ${ }^{(1)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R $\bar{W} \mathrm{~L}$ | $\overline{\mathrm{CE}} \mathrm{L}$ | OEL | A0L-A12L | $\overline{\text { INTL }}$ | $\mathrm{R} / \bar{W}_{\mathrm{W}}$ | $\overline{\mathrm{CE}}$ R | $\overline{\mathrm{O}} \mathrm{E}$ | A0R-A12R | $\overline{\text { INTR }}$ |  |
| L | L | X | 1FFF | X | X | X | X | X | $\mathrm{L}^{(2)}$ | Set Right $\overline{\text { NTTR }}$ Flag $^{\text {a }}$ |
| X | X | X | X | X | X | L | L | 1FFF | $\mathrm{H}^{(3)}$ | Reset Right $\overline{N T T}$ Flag |
| X | X | X | X | $L^{(3)}$ | L | L | X | 1FFE | X | Set Left INTL Flag |
| X | L | L | 1FFE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left INTL Flag |

## NOTES:

1. Assumes $\overline{B U S Y L}=\overline{B U S Y} R=V I H$.
2. If $\overline{B U S Y} L=V I L$, then no change.
3. If $\overline{B U S Y}=$ VIL, then no change.

## TRUTH TABLE II - ADDRESS BUSY ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{C E E R}^{\text {che }}$ | $\begin{aligned} & \text { AoL-A12L } \\ & \text { AoR-A12R } \end{aligned}$ | $\overline{\text { BUSYL }}{ }^{(1)}$ | $\overline{B U S Y}{ }^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES:
2683 tbl 18

1. Pins $\overline{B U S Y} L$ and $\overline{B U S Y} R$ are both outputs when the part is configured as a master. $\overline{B U S Y}$ are inputs when configured as a slave. $\overline{B U S Y x}$ outputs on the IDT7025 are push pull, not open drain outputs. On slaves the $\overline{B U S Y}$ asserted internally inhibits write.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If $t A P S$ is not met, either $\overline{B U S Y} L$ or $\overline{B U S Y}=$ Low will result. $\overline{B U S Y}$ and $\overline{B U S Y}$ outputs cannot be low simultaneously.
3. Writes to the left port are internally ignored when $\overline{B U S Y}$ outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when $\overline{B U S Y}$ outputs are driving low regardless of actual logic level on the pin.

## TRUTH TABLE III - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do - D15 Left | Do - D15 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

NOTE:
2683 tbl 19

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7025.

## FUNCTIONAL DESCRIPTION

The IDT7025 provides two ports with separate control, address and $\mathrm{I} / \mathrm{O}$ pins that permit independent access for reads or writes to any location in memory. The IDT7025 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{C E}$ high). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location FFE (HEX), where a write is defined as the $\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{R} / \bar{W}_{\mathrm{W}}=\mathrm{V}_{\mathrm{IL}}$ per the Truth Table. The left port clears the interrupt by an address location FFE access when $\overline{\mathrm{CE}} \mathrm{L}=\overline{\mathrm{OE}} \mathrm{L}=\mathrm{VIL}_{\mathrm{I}}, \mathrm{R} / \overline{\mathrm{W}} \mathrm{L}$ is a "don't care". Likewise, the right port interrupt flag ( $\overline{\mathrm{INTR}}$ ) is asserted when the left port writes to
memory location FFF (HEX) and to clear the interrupt flag (INTR), the right port must access the memory location FFF, The message ( 16 bits) at FFE or FFF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all


Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7025 RAMs.
applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $M / \bar{S}$ pin. Once in slave mode the $\overline{B U S Y}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{B U S Y}$ pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7025 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7025 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7025 RAM the busy pin is an output if the part is used as a master $(\mathrm{M} / \overline{\mathrm{S}} \mathrm{pin}=\mathrm{H})$, and the busy pin is an input if the part used as a slave ( $M / \bar{S}$ pin $=L$ ) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the $\mathrm{R} / \overline{\mathrm{W}}$ signal or the byte enables.

Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT7025 is an extremely fast Dual-Port $8 \mathrm{~K} \times 16$ CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READNWRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{C E}$, the Dual-Port RAM enable, and $\overline{S E M}$, the semaphore enable. The $\overline{C E}$ and $\overline{\text { SEM }}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{C E}$ and $\overline{\text { SEM }}$ are both high.

Systems which can best use the IDT7025 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7025's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources
to be allocated in varying configurations. The IDT7025 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7025 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text { SEM }}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\mathrm{OE}}$, and $\mathrm{R} / \overline{\mathrm{M}}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin $\mathrm{D}_{0}$ is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\mathrm{SEM}}$ ) and output enable ( $\overline{\mathrm{OE}})$ signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a
resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES-SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7025's Dual-Port RAM. Say the $8 \mathrm{~K} \times 16$ RAM was to be divided into two $4 \mathrm{~K} x$ 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4 K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and
perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the l/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

## RPORT

$$
\begin{gathered}
\text { SEMAPHORE } \\
\text { REQUEST FLIP FLOP }
\end{gathered}
$$

SEMAPHORE REQUEST FLIP FLOP


2683 drw 20
Figure 4. IDT7025 Semaphore Logic

## ORDERING INFORMATION



## FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Military: 25/35/55ns (max.)
- Commercial: 20/25/35/55ns (max.)
- Low-power operation
— IDT7026S
Active: 750 mW (typ.)
Standby: 5mW (typ.)
- IDT7026L

Active: 750 mW (typ.)
Standby: 1 mW (typ.)

- Separate upper-byte and lower-byte control for
multiplexed bus compatibility
- IDT7026 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master, $M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single 5 V ( $\pm 10 \%$ ) power supply
- Available in 84 -pin PGA, and PLCC
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## FUNCTIONAL BLOCK DIAGRAM



## DESCRIPTION:

The IDT7026 is a high-speed 16K x 16 Dual-Port Static RAM. The IDT7026 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in fullspeed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in
memory. An automatic power down feature controlled by $\overline{\mathrm{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750 mW of power.

The IDT7026 is packaged in a ceramic 84-pin PGA, an 84pin quad flatpack, and PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## PIN CONFIGURATIONS



NOTE:

1. This text does not indicate orientation of the actual part-marking.


PIN NAMES

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$. | $\overline{\mathrm{CE}}_{\mathrm{R}}$ | Chip Enable |
| $\mathrm{R} / \overline{\mathrm{W}} \mathrm{L}$ | $\mathrm{R} / \bar{W}_{\mathrm{F}}$ | Read/Write Enable |
| $\overline{\mathrm{OE}} \mathrm{L}$ | $\overline{\mathrm{OE}} \mathrm{R}$ | Output Enable |
| AOL - A13L | A0R - A13R | Address |
| I/OOL - I/O15L | I/O0R - I/O ${ }^{\text {a }}$ | Data Input/Output |
| $\overline{\text { SEML }}$ | $\overline{\text { SEM }}$ R | Semaphore Enable |
| $\overline{\text { UBL }}$ | $\overline{\mathrm{UB}} \mathrm{R}$ | Upper Byte Select |
| $\overline{\mathrm{LB}} \mathrm{L}$ | $\overline{\text { LBR }}$ | Lower Byte Select |
| BUSYL | $\overline{\text { BuSY }}^{\text {R }}$ | Busy Flag |
| M/ $\bar{S}$ |  | Master or Slave Select |
| Vcc |  | Power |
| GND |  | Ground |

## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate orientation of the actual part-marking.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs ${ }^{(1)}$ |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | $\mathrm{R} \bar{W}$ | $\overline{\mathrm{OE}}$ | $\overline{U B}$ | $\overline{\text { LB }}$ | $\overline{\text { SEM }}$ | 1/O8-15 | I/O0.7 |  |
| H | X | X | X | X | H | High-Z | High-Z | Deselected: Power-Down |
| X | X | X | H | H | H | High-Z | High-Z | Both Bytes Deselected |
| L | L | X | L | H | H | DATAIN | High-Z | Write to Upper Byte Only |
| L | L | X | H | L | H | High-Z | DATAIN | Write to Lower Byte Only |
| L | L | X | L | L | H | DATAIN | DATAIN | Write to Both Bytes |
| L | H | L | L | H | H | DATAOUT | High-Z | Read Upper Byte Only |
| L | H | L | H | L | H | High-Z | DATAOUT | Read Lower Byte Only |
| L | H | L | L | L | H | DATAOUT | DATAOUT | Read Both Bytes |
| X | X | H | X | X | X | High-Z | High-Z | Outputs Disabled |

NOTE:
2939 tbl 02

1. $A 0 L-A_{13 L} \neq A 0 R-A_{13 R}$

## TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

| Inputs |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | R $\bar{W}$ | $\overline{\mathrm{OE}}$ | $\overline{U B}$ | $\overline{\text { LB }}$ | $\overline{\text { SEM }}$ | //O8-15 | V/O0-7 |  |
| H | H | L | X | X | L | DATAout | DATAOUT | Read Data in Semaphore Flag |
| X | H | L | H | H | L | DATAout | DATAOUT | Read Data in Semaphore Flag |
| H | F | X | X | X | L | DATAIN | DATAIN | Write l/Oo into Semaphore Flag |
| X | 1 | X | H | H | L | DATAIN | DATAIN | Write l/Oo into Semaphore Flag |
| L | X | X | L | X | L | - | - | Not Allowed |
| L | X | X | X | L | L | - | - | Not Allowed |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

2939 tb 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$ for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of $\mathrm{V}_{\text {TERM }} \geq \mathrm{Vcc}$ +0.5 V .

RECOMMENDED OPERATING

## TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

RECOMMENDED DC OPERATING $2939: 1005$ CONDTIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH $^{\text {VIL }}$ | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |  |

NOTE:

1. $\mathrm{VIL} \geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(7)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | ViN = 3dv | 9 | pF |
| Cout | Output <br> Capacitance | Vout $=3 \mathrm{dv}$ | 10 | pF |

NOTE: 2939 tbl 07

1. This parameter is determined by device characterization but is not production tested.
2. 3dV represents the interpolated capacitance when the input and output signals switch from 0 V to 3 V or from 3 V to OV .

IDT7026S/L
HIGH-SPEED $16 \mathrm{~K} \times 16$ DUAL-PORT STATIC RAM
DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT7026S |  | IDT7026L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| IILII | Input Leakage Current ${ }^{(1)}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{Vin}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Illol | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{Vout}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

NOTE:
2939 tbl 08

1. At $\mathrm{Vcc}=2.0 \mathrm{~V}$, input leakages are undefined.

## DC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Condition | Version |  | 7026X20COM'L ONLYTyp. ${ }^{(2)}$ Max. |  | $\begin{gathered} 7026 \times 25 \\ \text { Typ. }^{(2)} \text { Max. } \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Dynamic Operating Current | $\begin{aligned} & \overline{\overline{\mathrm{CE}}=\text { VIL, Outputs Open }} \\ & \overline{\mathrm{SEM}}=\mathrm{VIH} \end{aligned}$ | MIL. | S | - | - | $\begin{aligned} & 170 \\ & 170 \end{aligned}$ | $\begin{aligned} & 345 \\ & 305 \end{aligned}$ | mA |
|  | (Both Ports Active) | $\mathrm{f}=\mathrm{fmax}{ }^{(3)}$ | COM'L. | S | $\begin{aligned} & 180 \\ & 180 \end{aligned}$ | $\begin{aligned} & 315 \\ & 275 \end{aligned}$ | $\begin{aligned} & 170 \\ & 170 \end{aligned}$ | $\begin{aligned} & 305 \\ & 265 \end{aligned}$ |  |
| ISB1 | Standby Current (Both Ports - TTL | $\begin{aligned} & \overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{CE}}_{\mathrm{L}}=\mathrm{V}_{I H} \\ & \overline{S E M}_{\mathrm{S}}=\overline{S E M}_{\mathrm{L}}=\mathrm{V}_{1 H} \end{aligned}$ | MIL. | S | - | - | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{gathered} 100 \\ 80 \end{gathered}$ | mA |
|  | Level Inputs) | $f=f$ max ${ }^{(3)}$ | COM'L. | S | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 85 \\ & 60 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 85 \\ & 60 \end{aligned}$ |  |
| ISB2 | Standby Current (One Port - TTL Level Inputs) | $\overline{\mathrm{CE}}{ }^{*} \mathrm{~A}^{\prime \prime}=\mathrm{VIL}_{\mathrm{IL}} \text { and } \overline{\mathrm{CE}}{ }^{\prime \prime} \mathrm{B}^{\prime \prime}=\mathrm{VIH}^{(5)}$ <br> Active Port Outputs Open, $\frac{f=f M A X^{(3)}}{S_{\text {SEMR }}=\overline{S E M L}=V_{I H}}$ | MIL. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | — | - | $\begin{aligned} & 105 \\ & 105 \end{aligned}$ | $\begin{aligned} & 230 \\ & 200 \end{aligned}$ | mA |
|  |  |  | COM'L. | S | $\begin{aligned} & \hline 115 \\ & 115 \end{aligned}$ | $\begin{aligned} & 210 \\ & 180 \end{aligned}$ | $\begin{aligned} & 105 \\ & 105 \end{aligned}$ | $\begin{aligned} & 200 \\ & 170 \end{aligned}$ |  |
| ISB3 | Full Standby Current (Both Ports - All <br> CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}} \mathrm{L}$ and $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{VCC}-0.2 \mathrm{~V}$ | MIL. | S | - | - | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | mA |
|  |  | $\begin{aligned} & V I N \geq V C C-0.2 V \text { or } \\ & V I N \leq 0.2 V, f=0^{(4)} \\ & S E M R=\overline{S E M} \geq V C C-0.2 V \end{aligned}$ | COM'L. | L | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ |  |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) |  | MIL. | S | - | - | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 200 \\ & 175 \end{aligned}$ | mA |
|  |  |  | COM'L. | S | $\begin{aligned} & 110 \\ & 110 \end{aligned}$ | $\begin{aligned} & 185 \\ & 160 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 170 \\ & 145 \end{aligned}$ |  |

## NOTES:

1. " $X$ " in part numbers indicates power rating ( $S$ or $L$ )
2. $V C C=5 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$, and are not production tested. ICCDC $=120 \mathrm{~mA}$ (Typ.)
3. At $f=f m A x$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ trc, and using "AC Test Conditions" of input levels of GND to 3V.
4. $f=0$ means no address or control lines change.
5. Port " A " may be either left or right port. Port " B " is the opposite from port " A ".

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$ (Continued) (VCC $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | Version |  |  | X35 <br> Max. |  | X55 <br> Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{\overline{\mathrm{CE}}=}=\mathrm{V}_{\mathrm{IL}}, \text { Outputs Open } \\ & \mathrm{SEM}=V_{I H} \\ & \mathrm{f}=\mathrm{fMAX}^{(3)} \end{aligned}$ | MIL.COM'L. | S | $\begin{aligned} & 160 \\ & 160 \end{aligned}$ | $\begin{aligned} & 335 \\ & 295 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 310 \\ & 270 \end{aligned}$ | mA |
|  |  |  |  | S | $\begin{aligned} & 160 \\ & 160 \end{aligned}$ | $\begin{aligned} & 295 \\ & 255 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 270 \\ & 230 \end{aligned}$ |  |
| ISB1 | Standby Current (Both Ports — TTL Level Inputs) | $\begin{aligned} & \overline{\overline{C E} L}=\overline{C E} \overline{C E}_{R}=V_{I H} \\ & \overline{S E M R}=\overline{S E M} L=V_{I H} \\ & \mathbf{f}=\mathrm{fMAX}^{(3)} \end{aligned}$ | MIL. | S | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{gathered} 100 \\ 80 \end{gathered}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{gathered} 100 \\ 80 \end{gathered}$ | mA |
|  |  |  | COM'L. | S | $\begin{aligned} & 20 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{aligned} & 85 \\ & 60 \\ & \hline \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{aligned} & 85 \\ & 60 \\ & \hline \end{aligned}$ |  |
| ISB2 | Standby Current (One Port - TTL Level Inputs) | $\overline{\mathrm{CE}}{ }^{\prime \prime} \mathrm{A}^{\prime}=\mathrm{VIL}$ and $\overline{\mathrm{CE}} \mathrm{E}^{\prime \prime} \mathrm{B}^{\prime}=\mathrm{V}_{1 H^{(5)}}$ Active Port Outputs Open,$\begin{aligned} & f=f M A X^{(3)} \\ & \overline{S E M R}=\overline{S E M L}=V_{I H} \end{aligned}$ | MIL. | S L | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ | $\begin{aligned} & 215 \\ & 185 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 195 \\ & 165 \end{aligned}$ | mA |
|  |  |  | COM'L. | S | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ | $\begin{aligned} & 185 \\ & 155 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 165 \\ & 135 \end{aligned}$ |  |
| IsB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}} \mathrm{L}$ and $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{VCC}-0.2 \mathrm{~V}$ | MIL. | S | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | mA |
|  |  | $\begin{aligned} & V I N \geq V c C-0.2 V \text { or } \\ & V I N \leq 0.2 V, f=0^{(4)} \\ & \text { SEMR }=\overline{S E M L} \geq V C C-0.2 V \end{aligned}$ | COM'L. | S | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | 15 5 | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ |  |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) |  | MIL. | S | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 190 \\ & 165 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 165 \\ & 140 \end{aligned}$ | mA |
|  |  |  | COM'L. | S | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 160 \\ & 135 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 135 \\ & 110 \end{aligned}$ | mA |

NOTES:
2939 tbl 10

1. " X " in part numbers indicates power rating ( S or L )
2. $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$, and are not production tested. $\mathrm{I} c \mathrm{CDC}=120 \mathrm{~mA}$ (Typ.)
3. At $f=$ fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / \mathrm{tRC}$, and using "AC Test Conditions" of input levels of GND to 3 V .
4. $f=0$ means no address or control lines change.
5. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".

## AC TEST CONDITIONS

Input Pulse Levels
Input Rise/Fall Times
Input Timing Reference Levels
Output Reference Levels
Output Load

GND to 3.0 V 5ns Max. 1.5 V
1.5 V

See Figures 1 \& 2


2939 drw 04
Figure 1. AC Output Load


Figure 2. Output Test Load (for tlz, thz, twz, tow)

* Including scope and jig.


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7026X20 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7026X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |
| tRC | Read Cycle Time | 20 | - | 25 | - | ns |
| tAA | Address Access Time | - | 20 | - | 25 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 20 | - | 25 | ns |
| tabe | Byte Enable Access Time ${ }^{(3)}$ | - | 20 | - | 25 | ns |
| taoe | Output Enable Access Time | - | 12 | - | 13 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 12 | - | 15 | ns |
| tPu | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | 二 | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 20 | - | 25 | ns |
| tsop | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 10 | - | 12 | - | ns |
| tSAA | Semaphore Address Access Time | - | 20 | - | 25 | ns |


| Symbol | Parameter | IDT7026X35 |  | IDT7026X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |
| tRC | Read Cycle Time | 35 | - | 55 | - | ns |
| taA | Address Access Time | - | 35 | - | 55 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 35 | - | 55 | ns |
| tabe | Byte Enable Access Time ${ }^{(3)}$ | - | 35 | - | 55 | ns |
| taoe | Output Enable Access Time | - | 20 | - | 30 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 25 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 35 | - | 50 | ns |
| tSop | Semaphore Flag Update Pulse ( $\overline{O E}$ or $\overline{S E M}$ ) | 15 | - | 15 | - | ns |
| tSAA | Semaphore Address Access Time | - | 35 | - | 55 | ns |

NOTES:
2939 tbl 12

1. Transition is measured $\pm 200 \mathrm{mV}$ from low- or high-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{C E}=V I L$ and $\overline{S E M}=V I H$. To access semaphore, $\overline{C E}=V I H$ and $\overline{S E M}=V I L$.
4. " X " in part numbers indicates power rating ( S or L ).

WAVEFORM OF READ CYCLES ${ }^{(5)}$


NOTES:

1. Timing depends on which signal is asserted last, $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}, \overline{\mathrm{LB}}$, or $\overline{\mathrm{UB}}$.
2. Timing depends on which signal is de-asserted first $\overline{\mathrm{CE}}, \overline{\mathrm{OE}}, \overline{\mathrm{LB}}$, or $\overline{\mathrm{UB}}$.
3. tBDD delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data
4. Start of valid data depends on which timing becomes effective last tAOE, $t A C E, t A A$ or tBDD.
5. $\mathrm{SEM}=\mathrm{V} I \mathrm{H}$.

TIMING OF POWER-UP POWER-DOWN


## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$| Symbol | Parameter | $\begin{aligned} & \text { IDT7026X20 } \\ & \text { COM'L ONLY } \\ & \hline \end{aligned}$ |  | IDT7026X05 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |
| twc | Write Cycle Time | 20 | - | 25 | - | ns |
| tEw | Chip Enable to End-of-Write ${ }^{(3)}$ | 15 | - | 20 | - | ns |
| taw | Address Valid to End-of-Write | 15 | - | 20 | - | ns |
| tas | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 15 | - | 20 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | ns |
| tDw | Data Valid to End-of-Write | 15 | - | 15 | - | ns |
| tHz | Output High-Z Time ${ }^{(1,2)}$ | - | 12 | - | 15 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 12 | - | 15 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | ns |
| tSWRD | SEM Flag Write to Read Time | 5 | - | 5 | - | ns |
| tSPS | SEM Flag Contention Window | 5 | - | 5 | - | ns |


| Symbol | Parameter | IDT7026X35 |  | IDT7026X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |
| twe | Write Cycle Time | 35 | - | 55 | - | ns |
| tEw | Chip Enable to End-of-Write ${ }^{(3)}$ | 30 | - | 45 | - | ns |
| taw | Address Valid to End-of-Write | 30 | - | 45 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 25 | - | 40 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | ns |
| tDW | Data Valid to End-of-Write | 15 | - | 30 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 25 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 15 | - | 25 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | ns |
| tSWRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 5 | - | 5 | - | ns |
| tSPS | $\overline{\text { SEM }}$ Flag Contention Window | 5 | - | 5 | - | ns |

## NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low- or high-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{C E}=V I L$ and $\overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}$ and $\overline{S E M}=$ VIL. Either condition must be valid for the entire tew time.
4. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although toh and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
5. " X " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R $\bar{W}$ CONTROLLED TIMING ${ }^{(1,5,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. $2, \overline{\mathrm{CE}}, \overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ CONTROLLED TIMING ${ }^{(1,5)}$


NOTES:

1. $R \bar{W}$ or $\overline{C E}$ or $\overline{U B}$ and $\overline{\mathrm{BB}}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (tEW or twP) of a LOW $\overline{C E}$ and a LOW $R \bar{W}$ for memory array writing cycle.
3. twR is measured from the earlier of $\overline{C E}$ or $R \bar{W}$ (or $\overline{S E M}$ or $\mathrm{R} \bar{W}$ ) going HIGH to the end of write cycle.
4. During this period, the $\mathrm{I} / \mathrm{O}$ pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ or $\overline{S E M}$ LOW transition occurs simultaneously with or after the $\bar{R} \bar{W}$ LOW transition, the outputs remain in the high-impedance state.
6. Timing depends on which enable signal is asserted last, CE or R $\bar{W}$.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with the Output Test Load (Figure 2).
8. If $\overline{O E}$ is LOW during $\mathrm{R} / \overline{\mathrm{W}}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is HIGH during an $\mathrm{R} \overline{\mathcal{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. To access RAM, $\overline{C E}=V$ IL and $\overline{S E M}=V I H$. To access semaphore, $\overline{C E}=V_{I H}$ and $\overline{S E M}=V$ VI. tEW must be met for either condition.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$


NOTE:

1. $\overline{C E}=V_{I H}$ or $\overline{U B}$ and $\overline{\mathrm{LB}}=\mathrm{V}_{I H}$ for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$



NOTES:

1. $\mathrm{DOR}=\mathrm{DOL}=\mathrm{VIL}, \overline{\mathrm{CER}}=\overline{\mathrm{CEL}}=\mathrm{VIH}$, or both $\overline{\mathrm{UB}} \& \overline{\mathrm{LB}}=\mathrm{VIH}$.
2. All timing is the same for left and right ports. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".
3. This parameter is measured from R $\bar{W}^{\prime \prime} A^{\prime}$ or $\overline{S E M}^{\prime \prime} A^{\prime}$ going HIGH to R $\overline{W^{\prime}}{ }^{\prime}{ }^{\prime \prime}$ or $\overline{\text { SEM'B }}$ " going HIGH.
4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7026X20 } \\ & \text { COM'L ONLY } \\ & \hline \end{aligned}$ |  | IDT7026X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/ $\bar{S}=\mathrm{H}$ ) |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address Match | - | 20 | - | 20 | ns |
| tBDA | $\overline{\text { BUSY }}$ Disable Time from Address Not Matched | - | 20 | - | 20 | ns |
| tbac | $\overline{\text { BUSY Access Time from Chip Enable LOW }}$ | - | 20 | - | 20 | ns |
| tBDC | BUSY Disable Time from Chip Enable HIGH | - | 17 | - | 17 | ns |
| taps | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 20 | - | 25 | ns |
| BUSY TIMING (M/S = L) |  |  |  |  |  |  |
| twb | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\text { BUSY }}{ }^{(5)}$ | 15 | - | 17 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 45 | - | 50 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 30 | - | 35 | ns |


| Symbol | Parameter | IDT7026X35 |  | IDT7026X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/ $\overline{\mathbf{S}}=\mathrm{H}$ ) |  |  |  |  |  |  |
| tBAA | BUSY, Access Time from Address Match | - | 20 | - | 45 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | 20 | - | 40 | ns |
| tBac | BUSY Access Time from Chip Enable LOW | - | 20 | - | 40 | ns |
| tBDC | BUSY Disable Time from Chip Enable HIGH | - | 20 | - | 35 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | ns |
| tBDD | BUSY Disable to Valid Data ${ }^{(3)}$ | - | 35 | - | 55 | ns |
| BUSY TIMING (M/S = L) |  |  |  |  |  |  |
| twB | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(5)}$ | 25 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 60 | - | 80 | ns |
| fDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 45 | - | 65 | ns |

## NOTES:

2939 tbl 15

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and $\overline{B U S Y}(M / \bar{S}=\mathrm{VIH})$ ".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0 , twDD - twP (actual) or tDDD - tDw (actual).
4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
5. To ensure that a write cycle is completed on port " $B$ " after contention on port " A ".
6. " X " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND $\overline{\operatorname{BUSY}}{ }^{(2,5)}$ (M/S $=$ VIH)


NOTES:
2939 drw 12

1. To ensure that the earlier of the two ports wins. taPs is ignored for $M / \bar{S}=V_{I L}$ (SLAVE).
2. $\overline{C E}_{L}=\overline{C E}_{R}=V_{I L}$
3. $\overline{\mathrm{OE}}=\mathrm{VIL}$ for the reading port.
4. If $M / \bar{S}=V I L$ (SLAVE), then $\overline{B U S Y}$ is an input ( $\overline{B U S Y}{ }^{\prime \prime} A^{\prime \prime}=V I H$ and $\overline{B U S Y}{ }^{\prime} B^{\prime \prime}=$ "don't care", for this example).
5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port " $B$ " is the port opposite from port " $A$ ".

TIMING WAVEFORM OF WRITE WITH BUSY (M/S̄ = VIL)


NOTES:

1. twh must be met for both $\overline{B U S Y}$ input (SLAVE) and output (MASTER).
2. $\overline{B U S Y}$ is asserted on port " $B$ " blocking $R \bar{W} " B$ ", until $\overline{B U S Y} " B$ " goes High.

## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E} \operatorname{TIMING}{ }^{(1)}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{H})$



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $\operatorname{TIMING}{ }^{(1)}(M / \bar{S}=H)$


NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

TRUTH TABLE I - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do - D15 Left | $D_{0}$ - D15 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

## NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7026.

## TRUTH TABLE II - ADDRESS BUSY ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{\text { CER }}$ | A0L-A13L Aor-A13R | BUSY̌ ${ }^{(1)}$ | $\overline{\text { BUSY }}^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

## NOTES:

2683 tbl 17

1. Pins $\overline{\mathrm{BUSY}} \mathrm{L}$ and $\overline{\mathrm{BUSY}} \mathrm{R}$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{B U S Y} x$ outputs on the IDT7026 are push pull, not open drain outputs. On slaves the $\overline{B U S Y} X$ input internally inhibits writes.
2. LOW if the inputs to the opposite port were stable prior to the address and enable inputs of this port. HIGH if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either $\overline{B U S Y} L$ or $\overline{B U S Y R}=$ LOW will result. $\overline{B U S Y} L$ and $\overline{B U S Y} R$ outputs cannot be LOW simultaneously.
3. Writes to the left port are intemally ignored when $\overline{B U S Y L}$ outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

## FUNCTIONAL DESCRIPTION

The IDT7026 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7026 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text { CE HIGH). When a port is enabled, access to the entire }}$ memory array is permitted.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $M / \bar{S}$ pin. Once in slave mode the $\overline{B U S Y}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins HIGH. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port LOW.

The busy outputs on the IDT 7026 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7026 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7026 RAM the busy pin is an output if the part is used as a master $(\mathrm{M} / \overline{\mathrm{S}} \mathrm{pin}=\mathrm{H})$, and the busy pin is an input if the part used as a slave ( $\mathrm{M} / \overline{\mathrm{S}}$ pin $=\mathrm{L}$ ) as shown in Figure 3.


Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7026 RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the $\mathrm{R} \overline{\mathrm{W}}$ signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT7026 is an extremely fast Dual-Port $16 \mathrm{~K} \times 16$ CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or rightside of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard

CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{C E}$, the Dual-Port RAM enable, and $\overline{\text { SEM }}$, the semaphore enable. The $\overline{\text { CE }}$ and $\overline{\text { SEM }}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{C E}$ and SEM are both HIGH.

Systems which can best use the IDT7026 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7026's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7026 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7026 in a separate memory space from the Dual-Port RAM. This
address space is accessed by placing a low input on the $\overline{\text { SEM }}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{O E}$, and $\mathrm{R} / \overline{\mathrm{M}}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be setto a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\mathrm{SEM}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a testloop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a


Figure 4. IDT7026 Semaphore Logic
one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES-SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7026's Dual-Port RAM. Say the $16 \mathrm{~K} \times 16$ RAM was to be divided into two 8 K $x 16$ blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8 K of

Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0 . If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8 K . Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0 . At this point, the software could choose to try and gain control of the second 8 K section by writing, then reading a zero into Semaphore 1 . If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible forbuilding and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

ORDERING INFORMATION


HIGH-SPEED
16K x 16 DUAL-PORT STATIC RAM

## FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Commercial: 20/25/35/55ns (max.)
- Low-power operation
- IDT70261S

Active: 750 mW (typ.)
Standby: 5mW (typ.)

- IDT70261L

Active: 750 mW (typ.)
Standby: 1 mW (typ.)

- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70261 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master,
$M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single 5 V ( $\pm 10 \%$ ) power supply
- Available in 100-pin Thin Quad Plastic Flatpack


## DESCRIPTION:

The IDT70261 is a high-speed $16 \mathrm{~K} \times 16$ Dual-Port Static RAM. The IDT70261 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-

FUNCTIONAL BLOCK DIAGRAM


NOTES:

1. (MASTER): $\overline{B U S Y}$ is output; (SLAVE): $\overline{B U S Y}$ is input.
2. BUSY and INT outputs are non-tri-stated push-pull.
speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in
memory. An automatic power down feature controlled by $\overline{\mathrm{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750 mW of power.

The IDT70261 is packaged in a 100 -pin TQFP.

## PIN CONFIGURATIONS



PIN NAMES ${ }^{(1,2)}$

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}} \mathrm{L}$ | $\overline{C E}_{R}$ | Chip Enable |
| $\mathrm{R} / \overline{\mathrm{W}} \mathrm{L}$ | $\mathrm{R} / \bar{W}_{\mathrm{R}}$ | Read/Write Enable |
| $\overline{O E L}$ | $\overline{\mathrm{OE}}$ R | Output Enable |
| A0L-A13L | A0R-A13R | Address |
| I/Ool - l/O15L | I/Oor - I/O15R | Data Input/Output |
| $\overline{\text { SEML }}$ | $\overline{\text { SEM }}$ R | Semaphore Enable |
| $\overline{\text { UBL }}$ | $\overline{\text { UBR }}$ | Upper Byte Select |
| $\overline{\text { LBL }}$ | $\overline{\text { LBR }}$ | Lower Byte Select |
| $\overline{\text { INTL }}$ | $\overline{\text { INTR }}$ | Interrupt Flag |
| $\overline{B U S Y L}$ | BUSY̌ | Busy Flag |
| M/ $\bar{S}$ |  | Master or Slave Select |
| Vcc |  | Power |
| GND |  | Ground |

## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate orientation of the actual part-marking.

## TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs ${ }^{(1)}$ |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | $\mathrm{R} \overline{\mathrm{W}}$ | $\overline{O E}$ | $\overline{\mathrm{UB}}$ | $\overline{\text { LB }}$ | SEM | 1/O8-15 | I/O0-7 |  |
| H | X | X | X | X | H | High-Z | High-Z | Deselected: Power-Down |
| X | X | X | H | H | H | High-Z | High-Z | Both Bytes Deselected |
| L | L | X | L | H | H | DATAIN | High-Z | Write to Upper Byte Only |
| L | L | X | H | L | H | High-Z | DATAIN | Write to Lower Byte Only |
| L | L | X | L | L | H | DATAIN | DATAIN | Write to Both Bytes |
| L | H | L | L | H | H | DATAOUT | High-Z | Read Upper Byte Only |
| L | H | L | H | L | H | High-Z | DATAOUT | Read Lower Byte Only |
| L | H | L | L | L | H | DATAOUT | DATAOUT | Read Both Bytes |
| X | X | H | X | X | X | High-Z | High-Z | Outputs Disabled |

NOTE:

1. $A O L-A 13 L \neq A O R-A_{13 R}$

## TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

| Inputs |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | R $\bar{W}$ | $\overline{O E}$ | $\overline{\text { UB }}$ | $\overline{\text { LB }}$ | SEM | //O8-15 | 1/00-7 |  |
| H | H | L | X | X | L | DATAout | DATAout | Read Data in Semaphore Flag |
| X | H | L | H | H | L | DATAout | DATAout | Read Data in Semaphore Flag |
| H | F | X | X | X | L | DATAIN | DATAIN | Write I/Oo into Semaphore Flag |
| X | f | X | H | H | L | DATAIN | DATAIN | Write l/Oo into Semaphore Flag |
| L | X | X | L | X | L | - | - | Not Allowed |
| L | X | X | X | L | L | - | - | Not Allowed |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | mA |

## NOTE:

3039 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed Vcc +0.5 V for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of VTERM $\geq \mathrm{Vcc}$ +0.5 V .

## RECOMMENDED OPERATING

 TEMPERATURE AND SUPPLY VOLTAGE| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{14}$ | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| $\mathrm{V}_{1 /}$ | InputLow Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. VIL $\geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

CAPACITANCE ( $\mathrm{T} A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=3 \mathrm{dV}$ | 9 | pF |
| COUT | Output <br> Capacitance | $\mathrm{VOUT}=3 \mathrm{dV}$ | 10 | pF |

NOTE:
3039 tbl 07

1. This parameter is determined by device characterization but is not production tested. TQFP package only.
2. 3dV represents the interpolated capacitance when the input and output signals switch from OV to 3 V or from 3 V to OV .

## DC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT70261S |  | IDT70261L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| IlLII | Input Leakage Current ${ }^{(1)}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| \|licol | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Vol. | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

NOTE:

1. At $\mathrm{Vcc}=2.0 \mathrm{~V}$, input leakages are undefined.

## DC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$| Symbol | Parameter | Test Condition | Version |  | $\begin{gathered} \text { 70261X20 } \\ \text { Typ. }^{(2)} \text { Max. } \end{gathered}$ |  | $$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{\overline{C E}}=V I L, \text { Outputs Open } \\ & \overline{S E M}=V_{I H} \\ & f=\text { fmax }^{(3)} \end{aligned}$ | COM'L. | S | $\begin{aligned} & 180 \\ & 180 \end{aligned}$ | $\begin{aligned} & 315 \\ & 275 \end{aligned}$ | $\begin{aligned} & 170 \\ & 170 \end{aligned}$ | $\begin{aligned} & 305 \\ & 265 \end{aligned}$ | mA |
| ISB1 | Standby Current (Both Ports — TTL <br> Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{CE}} \mathrm{~L}=\mathrm{V}_{I H} \\ & \overline{\mathrm{SEM}} \mathrm{R}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{V}_{I H} \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}{ }^{(3)} \end{aligned}$ | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 85 \\ & 60 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 85 \\ & 60 \end{aligned}$ | mA |
| ISB2 | Standby Current (One Port —TTL Level Inputs) | $\overline{\mathrm{CE}} \mathrm{CA}^{4}=$ VIL and $\overline{\mathrm{CE}}{ }^{\prime \prime} \mathrm{B}^{\prime \prime}=\mathrm{V}_{\mathrm{IH}}{ }^{(5)}$ Active Port Outputs Open, $\frac{f=f M A X}{} \frac{(3)}{\operatorname{SEM}}=\overline{S E M} L=V_{I H}$ | COM'L. | $\begin{aligned} & \hline \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 115 \\ & 115 \end{aligned}$ | $\begin{aligned} & 210 \\ & 180 \end{aligned}$ | $\begin{aligned} & 105 \\ & 105 \end{aligned}$ | $\begin{aligned} & 200 \\ & 170 \end{aligned}$ | mA |
| ISB3 | Full Standby Current (Both Ports — All CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}} \mathrm{L}$ and <br> $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> Vin $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or <br> $\mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)}$ <br> $\overline{\mathrm{SEM}} \mathrm{R}=\overline{\mathrm{SEM}} \mathrm{L} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | mA |
| ISB4 | Full Standby Current (One Port -All CMOS Level Inputs) | $\begin{aligned} & \overline{C E}^{\prime \prime} A^{*} \leq 0.2 V \text { and } \\ & \overline{C E}^{\prime \prime} B^{\prime \prime} \geq V C c-0.2 V^{(5)} \\ & \overline{S E M}^{2}=\overline{S E M} L \geq V c c-0.2 V \\ & V_{I N} \geq V c c-0.2 V \text { or } \\ & V_{I N} \leq 0.2 V \\ & \text { Active Port Outputs Open, } \\ & f=\text { fmax }^{(3)} \end{aligned}$ | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 110 \\ & 110 \end{aligned}$ | $\begin{aligned} & 185 \\ & 160 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 170 \\ & 145 \end{aligned}$ | mA |

## NOTES:

1. " X " in part numbers indicates power rating ( S or L )
2. $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and are not production tested. $\mathrm{IcCDC}=120 \mathrm{~mA}$ (Typ.)
3. At $\mathrm{f}=\mathrm{fmax}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ thc, and using "AC Test Conditions" of input levels of GND to 3 V .
4. $f=0$ means no address or control lines change.
5. Port "A" may be either left or right port. Port " B " is the opposite from port " A ".

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Condition | Version |  | 70261X35 <br> Typ. ${ }^{(2)}$ Max. |  | 70261X55 <br> Typ. ${ }^{(2)}$ Max. |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{\overline{C E}}=\text { VIL, Outputs Open } \\ & \overline{S E M}=V_{I H} \\ & f=f_{M A X}{ }^{(3)} \end{aligned}$ | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 160 \\ & 160 \end{aligned}$ | $\begin{aligned} & 295 \\ & 255 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 270 \\ & 230 \end{aligned}$ | mA |
| IsB1 | Standby Current (Both Ports — TTL <br> Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{CE}} \mathrm{~L}=\mathrm{V}_{\mathrm{V}} \\ & \overline{\mathrm{SEM}} \mathrm{R}^{=}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{VIH} \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}{ }^{(3)} \end{aligned}$ | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & 85 \\ & 60 \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{aligned} & 85 \\ & 60 \end{aligned}$ | mA |
| ISB2 | Standby Current (One Port — TTL Level Inputs) | $\overline{\mathrm{CE}}^{\prime \prime} \mathrm{A}^{\prime \prime}=\mathrm{VIL}_{\text {IL }} \text { and } \overline{\mathrm{CE}}^{\prime \prime} \mathrm{B}^{\prime \prime}=\mathrm{VIH}^{(5)}$ <br> Active Port Outputs Open, $\frac{f=f M A X}{} \frac{(3)}{S E M R}=\overline{S E M} L=V_{I H}$ | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ | $\begin{aligned} & 185 \\ & 155 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 165 \\ & 135 \end{aligned}$ | mA |
| IsB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}} \mathrm{L}$ and <br> $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> $\mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or <br> VIN $\leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)}$ <br> $\overline{\mathrm{SEM}} \mathrm{R}=\overline{\mathrm{SEM}} \mathrm{L} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | mA |
| ISB4 | Full Standby Current (One Port — All CMOS Level Inputs) |  | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 160 \\ & 135 \end{aligned}$ | $\begin{aligned} & 90 \\ & 80 \end{aligned}$ | $\begin{aligned} & 135 \\ & 110 \end{aligned}$ | mA |

NOTES:

1. " $X$ " in part numbers indicates power rating ( $S$ or $L$ )
$\mathrm{VCC}=5 \mathrm{~V}, \mathrm{~T}_{A}=+25^{\circ} \mathrm{C}$, and are not production tested. $\mathrm{IcCDC}=120 \mathrm{~mA}$ (Typ.)
2. At $f=\mathrm{fmax}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / \mathrm{tRC}$, and using "AC Test Conditions" of input levels of GND to $3 V$.
3. $f=0$ means no address or control lines change.
4. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

## AC TEST CONDITIONS



Figure 1．AC Output Load


Figure 2．Output Test Load
（for tız，thz，twz，tow） Including scope and jig．

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$

| Symbol | Parameter | IDT70261X20 |  | IDT70261X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min． | Max． | Min． | Max． |  |
| READ CYCLE |  |  |  |  |  |  |
| tre | Read Cycle Time | 20 | － | 25 | － | ns |
| tAA | Address Access Time | － | 20 | － | 25 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | － | 20 | － | 25 | ns |
| tabe | Byte Enable Access Time ${ }^{(3)}$ | － | 20 | － | 25 | ns |
| taoe | Output Enable Access Time | － | 12 | － | 13 | ns |
| tOH | Output Hold from Address Change | 3 | － | 3 | － | ns |
| tLz | Output Low－Z Time ${ }^{(1,2)}$ | 3 | － | 3 | － | ns |
| thz | Output High－Z Time ${ }^{(1,2)}$ | － | 12 | － | 15 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | － | 0 | － | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | － | 20 | － | 25 | ns |
| tSOP | Semaphore Flag Update Pulse（ $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ） | 10 | － | 12 | － | ns |
| tSAA | Semaphore Address Access Time | － | 20 | － | 25 | ns |


| Symbol | Parameter | IDT70261X35 |  | IDT70261X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min． | Max． | Min． | Max． |  |
| READ CYCLE |  |  |  |  |  |  |
| tRC | Read Cycle Time | 35 | － | 55 | － | ns |
| taA | Address Access Time | － | 35 | － | 55 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | － | 35 | － | 55 | ns |
| tabe | Byte Enable Access Time ${ }^{(3)}$ | － | 35 | － | 55 | ns |
| taoe | Output Enable Access Time | － | 20 | － | 30 | ns |
| tor | Output Hold from Address Change | 3 | － | 3 | － | ns |
| tLz | Output Low－Z Time ${ }^{(1,2)}$ | 3 | － | 3 | － | ns |
| thz | Output High－Z Time ${ }^{(1,2)}$ | － | 15 | － | 25 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | － | 0 | － | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | 二 | 35 | － | 55 | ns |
| tSOP | Semaphore Flag Update Pulse（ $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ） | 15 | － | 15 | － | ns |
| tSAA | Semaphore Address Access Time | 二 | 35 | 二 | 55 | ns |

## NOTES：

1．Transition is measured $\pm 200 \mathrm{mV}$ from low－or high－impedance voltage with Output Test Load（Figure 2）．
2．This parameter is guaranteed by device characterization，but is not production tested．
3．To access RAM，$\overline{\mathrm{CE}}=\mathrm{VIL}$ and $\overline{\mathrm{SEM}}=\mathrm{VIH}$ ．To access semaphore，$\overline{\mathrm{CE}}=\mathrm{VIH}$ and $\overline{\mathrm{SEM}}=\mathrm{VIL}$ ．
4．＂ X ＂in part numbers indicates power rating（ S or L ）．

## WAVEFORM OF READ CYCLES ${ }^{(5)}$



## NOTES:

1. Timing depends on which signal is asserted last, $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}, \overline{\mathrm{LB}}$, or $\overline{\mathrm{UB}}$
2. Timing depends on which signal is de-asserted first $\overline{C E}, \overline{O E}, \overline{L B}$, or $\overline{U B}$.
3. $\operatorname{tBDDDelay~is~required~only~in~cases~where~the~opposite~port~is~completing~a~write~operation~to~the~same~address~location.~For~simultaneous~read~operations~}$ $\overline{B U S Y}$ has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
5. $\overline{\operatorname{SEM}}=\mathrm{V}_{\mathrm{I}} \mathrm{H}$.

TIMING OF POWER-UP POWER-DOWN


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$

| Symbol | Parameter | IDT70261X20 |  | IDT70261X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |
| twc | Write Cycle Time | 20 | - | 25 | - | ns |
| tEW | Chip Enable to End-of-Write ${ }^{(3)}$ | 15 | - | 20 | - | ns |
| taw | Address Valid to End-of-Write | 15 | - | 20 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 15 | - | 20 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | ns |
| tDW | Data Valid to End-of-Write | 15 | - | 15 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 12 | - | 15 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 12 | - | 15 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | ns |
| tSWRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 5 | - | 5 | - | ns |
| tSPS | SEM Flag Contention Window | 5 | - | 5 | - | ns |
| Symbol | Parameter | IDT70261X35 |  | IDT70261X55 |  | Unit |
|  |  | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |
| twc | Write Cycle Time | 35 | - | 55 | - | ns |
| tEw | Chip Enable to End-of-Write ${ }^{(3)}$ | 30 | - | 45 | - | ns |
| taw | Address Valid to End-of-Write | 30 | - | 45 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 25 | - | 40 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | ns |
| tDW | Data Valid to End-of-Write | 15 | - | 30 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 25 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | 二 | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 15 | - | 25 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | ns |
| tSWRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 5 | - | 5 | - | ns |
| tSPS | $\overline{\text { SEM }}$ Flag Contention Window | 5 | - | 5 | - | ns |

NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low- or high-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{C E}=V_{I L}$ and $\overline{\operatorname{SEM}}=\mathrm{V}_{I H}$. To access semaphore, $\overline{\mathrm{CE}}=\mathrm{V}_{I H}$ and $\overline{\mathrm{SEM}}=\mathrm{VILI}^{\text {IL }}$. Either condition must be valid for the entire tEw time.
4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although toH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
5. " X " in part numbers indicates power rating ( S or L ).

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/్̄W CONTROLLED TIMING ${ }^{(1,5,8)}$



TIMING WAVEFORM OF WRITE CYCLE NO. $2, \overline{\mathrm{CE}}, \overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ CONTROLLED TIMING ${ }^{(1,5)}$


## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ or $\overline{\mathrm{UB}}$ and $\overline{\mathrm{LB}}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (tEW or twP) of a LOW $\overline{C E}$ and a LOW R $\bar{W}$ for memory array writing cycle.
3. twR is measured from the earlier of $\overline{C E}$ or $\mathrm{R} \bar{W}$ (or SEM or $\mathrm{R} \overline{\mathrm{W}}$ ) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE or SEM LOW transition occurs simultaneously with or after the RW LOW transition, the outputs remain in the high-impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{C E}$ or $R \bar{W}$.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with the Output Test Load (Figure 2).
8. If OE is LOW during R/W controlled write cycle, the write pulse width must be the larger of twp or ( $\mathrm{t} w \mathrm{~F}+\mathrm{tow}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is HIGH during an $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. To access RAM, $\overline{C E}=V_{I L}$ and $\overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}$ and $\overline{S E M}=V_{\text {IL }}$. tew must be met for either condition.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$


NOTE:

1. $\overline{\mathrm{CE}}=\mathrm{VIH}$ or $\overline{\mathrm{UB}}$ and $\overline{\mathrm{LB}}=\mathrm{VIH}$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$


## NOTES:

1. $\operatorname{DOR}=\mathrm{DOL}=\mathrm{VIL}, \overline{\mathrm{CER}}=\overline{\mathrm{CE}}=\mathrm{VIH}$, or both $\overline{\mathrm{UB}} \& \overline{\mathrm{LB}}=\mathrm{V} I \mathrm{H}$.
2. All timing is the same for left and right ports. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".
3. This parameter is measured from $R \bar{W}^{\prime} A^{*}$ or SEM" $A^{*}$ going HIGH to $R \bar{W}^{\prime \prime} B^{n}$ or SEM"B" going HIGH.
4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

| Symbol | Parameter | IDT70261X20 |  | IDT70261X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/S = H ) |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address Match | - | 20 | - | 20 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | 20 | - | 20 | ns |
| tBAC | BUSY Access Time from Chip Enable LOW | - | 20 | - | 20 | ns |
| tBDC | BUSY Disable Time from Chip Enable HIGH | - | 17 | - | 17 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 20 | - | 25 | ns |
| BUSY TIMING (M/S = L) |  |  |  |  |  |  |
| twB | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(5)}$ | 15 | - | 17 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 45 | - | 50 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 30 | - | 30 | ns |


| Symbol | Parameter | IDT70261X35 |  | IDT70261X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/ $\bar{S}=\mathrm{H}$ ) |  |  |  |  |  |  |
| tBAA | BUSY Access Time from Address Match | - | 20 | - | 45 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | 20 | - | 40 | ns |
| tBac | BUSY Access Time from Chip Enable LOW | - | 20 | - | 40 | ns |
| tBDC | BUSY Disable Time from Chip Enable HIGH | - | 20 | - | 35 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | ns |
| tBDD | BUSY Disable to Valid Data ${ }^{(3)}$ | - | 35 | - | 55 | ns |
| BUSY TIMING (M/S = L) |  |  |  |  |  |  |
| twB | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\text { BUSY }}{ }^{(5)}$ | 25 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 60 | - | 80 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 35 | - | 55 | ns |

## NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, reter to "Timing Wave form of Write with Port-to-Port Read and $\overline{B U S Y}(M / \bar{S}=\mathrm{ViH})$ ".
2. To ensure that the earlier of the two ports wins.
3. tedo is a calculated parameter and is the greater of 0 , twDD - twp (actual) or toDD - tow (actual).
4. To ensure that the write cycle is inhibited on port " $B$ " during contention on port " $A$ ".
5. To ensure that a write cycle is completed on port " B " after contention on port " A ".
6. "X" in part numbers indicates power rating ( S or L ).

## TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY ${ }^{(2,5)}(\mathbf{M} / \bar{S}=\mathrm{VIH})$



NOTES:

1. To ensure that the earlier of the two ports wins. tAPs is ignored for M/ $\bar{S}=$ VIL (SLAVE).
2. $\overline{\mathrm{CE}} \mathrm{L}=\overline{\mathrm{CE}}=\mathrm{VIL}$
3. $\overline{\mathrm{OE}}=\mathrm{VIL}$ for the reading port.
4. If $M / \bar{S}=V_{I L}$ (SLAVE), then $\overline{B U S Y}$ is an input ( $\overline{B U S Y}{ }^{*} A^{\prime}=V_{I H}$ and $\overline{B U S Y}{ }^{\prime} B^{\prime}=$ "don't care", for this example).
5. All timing is the same for left and right ports. Port " A " may be either the left or right port. Port " B " is the port opposite from port " A ".

TIMING WAVEFORM OF WRITE WITH BUSY (M/S = VIL)


NOTES:

1. twh must be met for both $\overline{B U S Y}$ input (SLAVE) and output (MASTER).
2. $\overline{B U S Y}$ is asserted on port " $B$ " blocking $\mathrm{R} \overline{W^{\prime}} \mathrm{B}$ ", until $\overline{B U S Y}$ " 8 " goes High.

## WAVEFORM OF $\overline{B U S Y}$ ARBITRATION CONTROLLED BY $\overline{C E} \operatorname{TIMING}{ }^{(1)}$ (M/S $=\mathrm{H}$ )



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING ${ }^{(1)}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{H})$


NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from port " $A$ ".
2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$| Symbol | Parameter | IDT7025X20 |  | IDT7025X25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | - | 0 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 20 | - | 20 | ns |
| ting | Interrupt Reset Time | - | 20 | - | 20 | ns |
|  | Parameter | IDT7025X35 |  | IDT7025X55 |  | Unit |
| Symbol |  | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | - | 0 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 25 | - | 40 | ns |
| tINR | Interrupt Reset Time | 二 | 25 | - | 40 | ns |

NOTE:

1. " X " in part numbers indicates power rating ( S or L ).

## WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$



NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from port " $A$ ".
2. See Interrupt truth table.
3. Timing depends on which enable signal ( $\overline{C E}$ or $R \bar{W}$ ) is asserted last.
4. Timing depends on which enable signal ( $\overline{C E}$ or $\mathrm{R} \overline{\mathrm{W}}$ ) is de-asserted first.

## TRUTH TABLES

TRUTH TABLE I - INTERRUPT FLAG ${ }^{(1)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} \overline{\mathrm{W}} \mathrm{L}$ | $\overline{\mathrm{CE}}$. | $\overline{O E L}$ | A13L-A0L | INTL | $\mathrm{R} / \bar{W}_{\mathrm{W}}$ | $\overline{\mathrm{CE}}$ R | OER | A13R-A0R | INTR |  |
| L | L | X | 3FFF | X | X | X | X | X | $L^{(2)}$ | Set Right $\overline{\text { NTTR Flag }}$ |
| X | X | X | X | X | X | L | L | 3FFF | $\mathrm{H}^{(3)}$ | Reset Right INTR Flag |
| X | X | X | X | $L^{(3)}$ | L | L | X | 3FFE | X | Set Left $\overline{\text { NTL F Fag }}$ |
| X | L | L | 3FFE | $H^{(2)}$ | X | X | X | X | X | Reset Left INTL Fiag |

## NOTES:

1. Assumes $\overline{B U S Y L}=\overline{B U S Y} \bar{R}=\mathrm{VIH}_{1}$.
2. If $\overline{B U S Y L}=\mathrm{VIL}$, then no change.
3. If $\overline{B U S Y} R=V_{I L}$, then no change.

## TRUTH TABLE II - ADDRESS BUSY

ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CEL }}$ | $\overline{\text { CEF }}$ | A0L-A13L A0R-A13R | $\overline{\mathrm{BUSY}}{ }^{(1)}$ | $\overline{B U S Y}^{\text {r }}{ }^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES:
2683 tbl 17

1. Pins $\overline{B U S Y} L$ and $\overline{B U S Y} R$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{B U S Y}$ outputs on the IDT70261 are push-pull, not open drain outputs. On slaves the $\overline{B U S Y}$ input internally inhibits writes.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable
 simultaneously.
3. Writes to the left port are internally ignored when $\overline{B U S Y}$ L outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when $\overline{B U S Y}_{R}$ outputs are driving LOW regardless of actual logic level on the pin.

## TRUTH TABLE III - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do - D15 Left | Do - D15 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Status |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

NOTE:
2683 tbl 18

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70261.

## FUNCTIONAL DESCRIPTION

The IDT70261 provides two ports with separate control, address and $I / O$ pins that permit independent access for reads or writes to any location in memory. The IDT70261 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{C E}$ HIGH). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $(\mathbb{N T L})$ is asserted when the right port writes to memory location 3FFE (HEX), where a write is defined as $\overline{C E}=R \bar{W}=$ VIL per the Truth Table. The left port clears the interrupt through access of address location 3FFE when $\overline{\mathrm{CE}} \mathrm{R}=\overline{\mathrm{OE}} \mathrm{R}=\mathrm{VIL}, \mathrm{R} \overline{\mathrm{W}}$ is a "don't care". Likewise, the right port interrupt flag ( $\overline{\mathrm{NTR}}$ ) is asserted when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag ( (INTR), the right port must read the memory
location 3FFF. The message (16 bits) at 3FFE or 3FFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not
desirable, the busy logic can be disabled by placing the part in slave mode with the $M / \bar{S}$ pin. Once in slave mode the $\overline{B U S Y}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70261 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70261 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70261 RAM the busy pin


Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70261 RAMs.
is an output if the part is used as a master ( $\mathrm{M} / \mathrm{S}$ pin $=\mathrm{H}$ ), and the busy pin is an input if the part used as a slave ( $\mathrm{M} / \overline{\mathrm{S}}$ pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the $R \bar{W}$ signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT70261 is an extremely fast Dual-Port $16 \mathrm{~K} \times 16$ CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either
processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protectedagainst such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$, the Dual-Port RAM enable, and $\overline{S E M}$, the semaphore enable. The $\overline{\text { CE }}$ and $\overline{\text { SEM }}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{C E}$ and $\overline{\text { SEM }}$ are both high.

Systems which can best use the IDT70261 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70261's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70261 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that
semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70261 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{O E}$, and $\mathrm{R} \overline{\mathrm{M}}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\mathrm{SEM}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read.

Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into


Figure 4. IDT70261 Semaphore Logic
the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70261's Dual-Port RAM. Say the $16 \mathrm{~K} \times 16$ RAM was to be divided into two 8 K
$\times 16$ blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8 K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8 K . Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared
resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

ORDERING INFORMATION


# HIGH-SPEED <br> 32K x 16 DUAL-PORT STATIC RAM 

ADVANCED

## FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Military: 35/55ns (max.)
- Commercial: 25/35/55ns (max.)
- Low-power operation
- IDT7027S

Active: 750 mW (typ.)
Standby: 5mW (typ.)

- IDT7027L

Active: 750 mW (typ.)
Standby: 1mW (typ.)

- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT7027 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master, $M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single 5V ( $\pm 10 \%$ ) power supply Available in an 108-pin PGA and a 100-pin Thin Quad Plastic Flatpack TQFP
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION:

The IDT7027 is a high-speed $32 \mathrm{~K} \times 16$ Dual-Port Static RAM. The IDT7027 is designed to be used as a stand-alone 512K-bit Dual-Port RAM or as a combination MASTER/SLAVE

## FUNCTIONAL BLOCK DIAGRAM



Dual-Port RAM for 32 -bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, errorfree operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and $1 / O$ pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\mathrm{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750 mW of power.

The IDT7027 is packaged in a 100 -pin TQFP and a 108pin PGA. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Clas B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN NAMES ${ }^{(1,2)}$

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}} \mathrm{L}$ | $\overline{\mathrm{CE}}$ R | Chip Enable |
| $\mathrm{R} / \overline{\mathrm{W}} \mathrm{L}$ | $\mathrm{R} / \bar{W}_{R}$ | Read/Write Enable |
| $\overline{\mathrm{OE}} \mathrm{L}$. | $\overline{\mathrm{OE}} \mathrm{R}$ | Output Enable |
| A0L - A13L | A0R - A13R | Address |
| I/OOL - l/O15L | I/O0R - I/O15R | Data Input/Output |
| $\overline{\text { SEML }}$ | $\overline{\text { SEMR }}$ | Semaphore Enable |
| $\overline{\text { UBL }}$ | $\overline{\text { UBR }}$ | Upper Byte Select |
| $\overline{\mathrm{LB}}$ | $\overline{\text { LBR }}$ | Lower Byte Select |
| INTL | $\overline{\text { NTR }}$ | Interrupt Flag |
| $\overline{\text { BUSYL }}$ | $\overline{\text { BUSY }}^{\text {R }}$ | Busy Flag |
| M/ $\bar{S}$ |  | Master or Slave Select |
| Vcc |  | Power |
| GND |  | Ground |

NOTES:
3199 tbl 01

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate orientation of the actual part-marking.

## ORDERING INFORMATION



| Integrated Device Technology, Inc. | HIGH-SPEED 36K (4K x 9-BIT) SYNCHRONOUS <br> DUAL-PORT RAM | IDT7099S |
| :---: | :---: | :---: |

## FEATURES:

- High-speed clock-to-data output times
- Military: 20/25/30ns (max.)
- Commercial: 15/20/25ns (max.)
- Low-power operation
- IDT7099S

Active: 900 mW (typ.)
Standby: 50 mW (typ.)

- 4K X 9 bits
- Architecture based on Dual-Port RAM cells
- Allows full simultaneous access from both ports
- Independent bit/byte Read and Write inputs for control functions
- Synchronous operation
- 4ns setup to clock, 1 ns hold on all control, data, and
address inputs
- Data input, address, and control registers
- Fast 15ns clock to data out
- Self-timed write allows fast write cycle
- 20ns cycle times, 50 MHz operation
- Clock enable feature
- Guaranteed data output hold times
- Available in 68-pin PGA, PLCC, and 80-pin TQFP
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7099 is a high-speed $4 \mathrm{~K} \times 9$ bit synchronous DualPort RAM. The memory array is based on Dual-Port memory cells to allow simultaneous access from both ports. Registers on control, data, and address inputs provide low set-up and hold times. The timing latitude provided by this approach allow systems to be designed with very short realized cycle times. With an input data register, thjs device has been optimized for applications having unidirectional data flow or bi-directional data flow in bursts. Changing data direction from reading to writing normally requires one dead cycle.

Fabricated using IDT's BiCMOS high-performance technology, these Dual-Ports typically operate on only 900 mW of power at maximum high-speed clock-to-data output times as fast as 15 ns . An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT7099 is packaged in a 68-pin PGA, 68-pin PLCC, and a 80-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## NOTE:

1. Self-timed write generator.

## PIN CONFIGURATIONS



NOTES:

1. All VCC pins must be connected to power supply.
2. All ground pins must be connected to ground supply.
3. This text does not indicate orientation of the actual part-marking.

## 


IDT7099
 PN80-1
80-Pin TQFP
Top View (3)
$\qquad$
BIT OEL - ${ }^{10}$


NOTES:

1. All VCC pins must be connected to power supply.
2. All ground pins must be connected to ground supply.
3. This text does not indicate the orientaion of the actual part-marking.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :---: | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage | -0.5 to VCC | -0.5 to VCC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | 50 | mA |

## NOTES:

3007 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$ for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of VTERM $\geq \mathrm{Vcc}$ +0.5 V .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | VCC |
| :---: | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

3007 tbl 02

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
3007 tbl 03

1. $\mathrm{VIL} \geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns
2. VTERM must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}$ ) TQFP ONLY

| Symbol | Parameter ${ }^{(1)}$ | Condition | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=3 \mathrm{dV}$ | 9 | pF |
| COUT | Output Capacitance | VOUT $=3 \mathrm{dV}$ | 10 | pF |

1. These parameters are determined by device characterization, but are not production tested.
2. 3dV references the interpolated capacitance when the input and output switch from OV to 3 V or from 3 V to OV .

## DC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | IDT7099S |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| \|lill | Input Leakage Current ${ }^{(1)}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ to Vcc | - | 10 | $\mu \mathrm{A}$ |
| \|liol | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{V}_{1}, \mathrm{VOUT}=0 \mathrm{~V}$ to VCC | - | 10 | $\mu \mathrm{A}$ |
| VoL | Output Low Voltage | $\mathrm{OLL}=4 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High Voltage | $1 \mathrm{OL}=-4 \mathrm{~mA}$ | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%)$

|  |  |  |  | IDT70 | 9S15 | IDT70 | 99S20 | IDT70 | 99S25 | IDT7 | 9S30 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Com | Only |  |  |  |  |  | Only |  |
| Symbol | Parameter | Test Conditions | Version | Typ. | Max. | Typ. | Max. | Typ. | Max. | Typ. | Max. | Unit |
| ICC | Dynamic <br> Operating | $\overline{\mathrm{CE}}=\mathrm{VIL}$ <br> Outputs Open | Mil. | - | - | 170 | 310 | 160 | 290 | 160 | 270 | mA |
|  | Current (Both Ports Active) | $f=f m a x^{(1)}$ | Com'l. | 180 | 300 | 170 | 290 | 160 | 270 | - | - |  |
| Isb1 | Standby Current (Both | $\overline{C E L}$ and $\overline{C E} R=V I H$ | Mil. | - | - | 85 | 140 | 80 | 130 | 80 | 110 | mA |
|  | Ports-TTL Level Inputs) | $f=f m a x^{(1)}$ | Com'l. | 90 | 140 | 85 | 130 | 80 | 110 | - | - |  |
| ISB2 | Standby . <br> Current (One | $\begin{aligned} & \overline{\mathrm{CE}}^{\prime} \mathrm{A}^{\prime}=\mathrm{V}_{\mathrm{IL}} \text { and } \overline{\mathrm{CE}}^{\prime} \mathrm{B}^{\prime}=\mathrm{V}_{\mathrm{IH}}{ }^{(3)} \\ & \text { Active Port } \end{aligned}$ | Mil. | - | - | 150 | 210 | 140 | 200 | 140 | 180 | mA |
|  | Port-TTL <br> Level Inputs) | Outputs Open, $f=\max ^{(1)}$ | Com'l. | 160 | 210 | 150 | 200 | 140 | 180 | - | - |  |
| IsB3 | Full Standby Current (Both Ports-CMOS Level Inputs) | Both Ports $\overline{\text { EER }}$ and $\overline{\mathrm{CEL}} \geq \mathrm{VCC}-0.2 \mathrm{~V}$ <br> Vin $\geq$ Vcc - 0.2 V <br> or VIN $\leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(2)}$ | Mil. | - | - | 10 | 20 | 10 | 20 | 10 | 20 | mA |
|  |  |  | Com'l. | 10 | 15 | 10 | - | 10 | - | - |  |  |
| ISB4 | Full Standby Current (One Port-CMOS <br> Level Inputs) | $\overline{\mathrm{CE}} \mathrm{A}^{\prime} \leq 0.2 \mathrm{~V}$ and $\overline{\mathrm{CE}}^{\prime} \mathrm{B}^{\prime} \geq \mathrm{VCC}$ $-0.2 V^{(3)}$ VIN $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or Vin $\leq 0.2 \mathrm{~V}$, Active Port Outputs Open, $f=f$ max ${ }^{(1)}$ | Mil. | - | - | 145 | 200 | 135 | 190 | 135 | 170 | mA |
|  |  |  | Com'l. | 155 | 200 | 145 | 190 | 135 | 170 | - | - |  |

NOTES:

1.     - At $f=$ = fmax, address and control lines (except Output Enable) are cycleing at the maximum frequency clock cycle of the $1 /$ tCLK, using "AC TEST CONDITIONS" of input levels of GND to 3 V .
2. $f=0$ means no address, clock, or control lines change. Applies only to input at CMOS level standby.
3. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".
4. $V c c=5 V, T A=25^{\circ} \mathrm{C}$ for Typ , and are not production tested. Icc $\mathrm{DC}=150 \mathrm{~mA}$ (Typ).

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 3 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1,2, and 3 |



Figure 1. AC Output Test load.


Figure 2. Output Test Load (For tclz, tchz, tolz, and tohz). Including scope and jig.


3007 drw 07
Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGE (READ AND WRITE CYCLE TIMING)
(Commercial: VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  |  |  |  | Military |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7099515 | 7099S20 |  | 7099S25 |  | 7099S20 |  | 7099S25 |  | 7099S30 |  |  |
|  |  | Min. Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tcyc | Clock Cycle Time | 20 | 20 | - | 25 | - | 20 | - | 25 | - | 30 | - | ns |
| tCH | Clock High Time | 6 - | 8 | - | 10 | - | 8 | - | 10 | - | 12 | - | ns |
| tCL | Clock Low Time | 6 - | 8 | - | 10 | - | 8 | - | 10 | - | 12 | - | ns |
| tCD | Clock High to Output Valid | - 15 | - | 20 |  | 25 | - | 20 |  | 25 | - | 30 | ns |
| ts | Registered Signal Set-up Time | 4 - | 5 | - | 6 | - | 5 | - | 6 | - | 7 | - | ns |
| th | Registered Signal Hold Time | 1 | 1 | - | 1 | - | 2 | - | 2 | - | 2 | - | ns |
| toc | Data Output Hold After Clock High | 3 - | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tCKLZ | Clock High to Output Low-Z ${ }^{(1,2)}$ | 2 | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tCKHz | Clock High to Output High-Z ${ }^{(1,2)}$ | - 7 | - | 9 | - | 12 | - | 9 | - | 12 | - | 15 | ns |
| toe | Output Enable to Output Valid | 8 | - | 10 | - | 12 | - | 10 | - | 12 | - | 15 | ns |
| tolz | Output Enable to Output Low-Z ${ }^{(1,2)}$ | 0 - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tohz | Output Disable to Output High-Z ${ }^{(1,2)}$ | - 7 | - | 9 | - | 11 | - | 9 | - | 11 | - | 14 | ns |
| tsck | Clock Enable, Disable Set-up Time | 4 - | 5 | - | 6 | - | 5 | - | 6 | - | 7 | - | ns |
| thck | Clock Enable, Disable Hold Time | 2 - | 2 | - | 2 | 一 | 3 | - | 3 | - | 3 | - | ns |
| Port-to-Port Delay |  |  |  |  |  |  |  |  |  |  |  |  |  |
| tcwdo | Write Port Clock High to Read Data Delay | - 30 |  | 35 |  |  |  | 35 |  |  | - | 55 | ns |

[^10]timing waveform of read cycle, either side


NOTES:

1. Transition is measured $+/-200 \mathrm{mV}$ from Low or High-impedance voltage with the Output Test Load (Figure 2).
timing waveform of write with port-to-port read $(1,2,3)$


TIMING WAVEFORM OF READ-TO-WRITE CYCLE NO. $1, \overline{\mathrm{CE}}=\mathrm{VIH}^{(1)}$


NOTE:

1. $\overline{O E}$ low throughout.
2. Transition is measured $+/-200 \mathrm{mV}$ from Low or High impedance voltage with the Output Test Load (Figure 2).

TIMING WAVEFORM OF READ-TO-WRITE CYCLE NO. $2, \overline{\mathrm{CE}}=\mathrm{VIL}{ }^{(2)}$


## NOTES:

1. During dead cycle, if $\overline{C E}=V / L$, then invalid data will be written into array. The $\mathrm{An}+1$ is rewritten on the following cycle.
2. $\overline{O E}$ low throughout.
3. Transition is measured $+/-200 \mathrm{mV}$ from Low or High impedance voltage with the Output Test Load (Figure 2).

## FUNCTIONAL DESCRIPTION

The IDT7099 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide very short set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal. An asynchronous output enable is provided to ease asynchronous bus interfacing.

The internal write pulse width is independent of the high and low periods of the clock. This allows the shortest possible realized cycle times. Clock enable inputs are provided to stall the operation of the address and data input registers without
introducing clock skew for very fast interleaved memory applications.

The data inputs are gated to control on-chip noise in bussed applications. The usermust guarantee that the BYTE R/W and BIT R/W pins are low for at least one clock cycle before any write is attempted. A high on the $\overline{C E}$ input for one clock cycle will power down the internal circuitry to reduce static power consumption.

The device has separate bit write, byte write, bit enable, and byte enable pins to allow for independent control.

## TRUTH TABLE I: READ/WRITE CONTROL ${ }^{(1)}$

| Inputs |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Synchronous |  |  |  | Asynchronous |  |  |  |  |
| CLK | $\overline{C E}$ | Byte R $\bar{W}$ | Bit R/W | Byte $\overline{\mathrm{OE}}$ | Bit $\overline{\mathrm{OE}}$ | 1/00-7 | I/O8 |  |
| $f$ | h | h | h | X | X | High-Z | High-Z | Deselected, Power Down, Data I/O Disabled |
| $f$ | h | 1 | h | X | X | DATAIN | High-Z | Deselected, Power Down, Byte Data Input Enabled |
| $f$ | h | h | 1 | X | X | High-Z | DATAIN | Deselected, Power Down, Bit Data Input Enabled |
| $f$ | h | 1 | 1 | X | X | DATAIN | DATAIN | Deselected, Power Down, Data Input Enabled |
| $f$ | 1 | 1 | h | X | L | DATAIN | DATAOUT | Write Byte, Read Bit |
| $r$ | I | 1 | h | X | H | DATAIN | High-Z | Write Byte Only |
| $f$ | 1 | h | 1 | L | X | DATAOUT | DATAIN | Read Byte, Write Bit |
| $f$ | 1 | h | 1 | H | X | High-Z | DATAIN | Write Bit Only |
| $f$ | 1 | I | 1 | X | X | DATAIN | DATAIN | Write Byte, Write Bit |
| $f$ | 1 | h | h | L | L | DATAout | DATAout | Read Byte, Read Bit |
| F | 1 | h | h | H | L | High-Z | DATAOUT | Read Bit Only |
| $f$ | 1 | h | h | L | H | DATAOUT | High-Z | Read Byte Only |
| $r$ | 1 | h | h | H | H | High-Z | High-Z | Data I/O Disabled |

3007 tbl 09

## TRUTH TABLE II: CLOCK ENABLE FUNCTION TABLE ${ }^{(1)}$

| Operating Mode | Inputs |  | Register Inputs |  | Register Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CLK | $\overline{\text { CLKEN }}^{(2)}$ | ADDR | DATAIN | ADDR | DATAOUT |
| Load "1" | $f$ | I | h | h | H | H |
| Load "0" | $f$ | I | l | I | L | L |
| Hold (do nothing) | $f$ | h | X | X | NC | NC |
|  | X | H | X | X | NC | NC |

## NOTE:

3007 t 10

[^11]
## ORDERING INFORMATION



Integrated Device Technology, Inc.

## FEATURES:

- High-speed clock-to-data output times
- Military: 35/55ns (max.)
- Commercial: 25/35/55ns (max.)
- Low-power operation
- IDT70908S

Active: 900 mW (typ.)
Standby: 5 mW (typ.)

- IDT70908L

Active: 900 mW (typ.)
Standby: 1 mW (typ.)

- 64 K X 8 bits Synchronous Operation
- Architecture based on Dual-Port RAM cells
- Allows full simultaneous access from both ports
- Synchronous operation
- Data input, address, and control registers
- Fast 25ns clock to data out
- Self-timed write allows fast write cycle
- 30ns cycle times, 33 MHz operation
- On-Chip counter provides burst capability for any size burst or direct address access controlled by ADS
- This part is available in a Flow-Through mode, with a Pipe-lined version available soon
- Clock enable feature
- Chip Select Feature allows power savings by allowing control of the memory array's power usage
- Two Chip Select pins allows for either high or low activation of the memory array
- Guaranteed data output hold times
- Available in 84 -pin PGA, PLCC, and 100 -pin TQFP
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT70908 is a high-speed $64 \mathrm{~K} \times 8$ bit synchronous Dual-Port RAM. The memory array is based on Dual-Port memory cells to allow simultaneous access from both ports. Registers on control, data, and address inputs provide low setup and hold times. The timing latitude provided by this approach allow systems to be designed with very short realized cycle times. With an input data register, this device has been optimized for applications having unidirectional data flow or bidirectional data flow in bursts.

## FUNCTIONAL BLOCK DIAGRAM



Fabricated using IDT's CMOS high-performance technology, these Dual-Ports typically operate on only 900 mW of power at maximum high-speed clock-to-data output times as fast as 25 ns . An automatic power down feature, controlled by $\overline{\mathrm{CS}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70908 is packaged in a 84-pin PGA, 84-pin PLCC, and a 100 -pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B , making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## PIN NAMES AND FUNCTIONS

| Left Port | Right Port | Names | Usage |
| :---: | :---: | :---: | :---: |
| Aol - $\mathrm{A}_{15 \mathrm{~L}}$ | Aor - $\mathrm{A}_{15 \mathrm{R}}$ | Address | Separate Address and Data lines allow for parallel Address and Data use. |
| I/Ool - I/O7L | I/OOR - I/O7R | Data Input/Output | Data that is read and written via these lines. |
| $\mathrm{R} / \bar{W}_{\mathrm{L}}$ | $\mathrm{R} / \bar{W}_{R}$ | Read/Write Contol | Clocked control for Reading and Writing to Memory. |
| $\overline{O E}$ | $\overline{O E}_{R}$ | Output Enable | Internally disables output, removing Data from the Bus. |
| $\overline{\mathrm{CS}} \mathrm{L}$ CS ${ }_{1}$ | $\overline{\mathrm{CS}} \mathrm{OR} \mathrm{CSS}_{18}$ | Chip Select | Selects or "powers up" the memory array. is active low and CS is active high. The unused pin should be tied to the active mode. |
| $\overline{\mathrm{ADS}}$ | $\overline{\mathrm{ADS}}_{\mathrm{R}}$ | Address Input Strobe | When Low, loads the current address into the register, used to access the array. When high, isolates the address bus from the register using the value in the register to access the array. |
| CLKı | CLKı | Clock | Clock or strobe for synchronous operation. |
| $\overline{\text { SRSTL }}$ | $\overline{S R S T}_{\text {R }}$ | Counter Reset | Sets Counter=0 in the read mode, with CS active. |
| CNTENL | $\overline{\text { CNTEN }}^{\text {a }}$ | Count Advance Enable | Synchronously advances the counter when active low. |
| Vcc |  | Power | Common Power. |
| GND |  | Ground | Common Ground. |

ORDERING INFORMATION



Integrated Device Technology, Inc.

## HIGH-SPEED 512K (32K x 16) <br> SYNCHRONOUS DUAL-PORT RAM

ADVANCED IDT70927S/L

## FEATURES:

- High-speed clock-to-data output times
- Military: 35/55ns (max.)
- Commercial: 25/35/55ns (max.)
- Low-power operation
- IDT70927S

Active: 900 mW (typ.)
Standby: 5mW (typ.)

- IDT70927L

Active: 900 mW (typ.)
Standby: 1mW (typ.)

- 32K X 16 bits Synchronous Operation
- Architecture based on Dual-Port RAM cells
- Allows full simultaneous access from both ports
- Synchronous operation
- Data input, address, and control registers
- Fast 25ns clock to data out
- Self-timed write allows fast write cycle
- 30ns cycle times, 33 MHz operation
- On-Chip counter provides burst capability for any size burst or direct address access controlled by ADS
- This part is available in a Flow-Through mode, with a Pipe-lined version available soon
- Upper and lower byte accessability
- Clock enable feature
- Chip Select Feature allows power savings by allowing control of the memory array's power usage
- Two Chip Select pins allows for either high or low activation of the memory array
- Guaranteed data output hold times
- Available in 108-pin PGA and 100-pin TQFP
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT70927 is a high-speed $32 \mathrm{~K} \times 16$ bit synchronous Dual-Port RAM. The memory array is based on Dual-Port memory cells to allow simultaneous access from both ports. Registers on control, data, and address inputs provide low setup and hold times. The timing latitude provided by this approach allow systems to be designed with very short realized cycle times. With an input data register, this device has been optimized for applications having unidirectional data flow or bidirectional data flow in bursts.

## FUNCTIONAL BLOCK DIAGRAM



Fabricated using IDT's CMOS high-performance technology, these Dual-Ports typically operate on only 900 mW of power at maximum high-speed clock-to-data output times as fast as 25 ns . An automatic power down feature, controlled by $\overline{\mathrm{CS}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70927 is packaged in a 108-pin PGA and a 100pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest tevel of performance and reliability.

## PIN NAMES AND FUNCTIONS

| Left Port | Right Port | Names | Usage |
| :---: | :---: | :---: | :---: |
| AoL - A ${ }_{14 L}$ | $\mathrm{A}_{0 \mathrm{R}}-\mathrm{A}_{14 \mathrm{R}}$ | Address | Separate Address and Data lines allow for parallel Address and Data use. |
| $1 / \mathrm{O}_{02}-1 / \mathrm{O}_{15 \mathrm{~L}}$ | I/OOR - I/O15R | Data Input/Output | Data that is read and written via these lines. |
| $\mathrm{R} \overline{\mathrm{W}} \mathrm{L}$ | $\mathrm{R} / \bar{W}_{\mathrm{B}}$ | Read/Write Contol | Clocked control for Reading and Writing to Memory. |
| $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}} \mathrm{R}^{\text {rem }}$ | Output Enable | Internally disables output, removing Data from the Bus. |
| $\overline{\mathrm{CSOL}} \mathrm{CS} 1 \mathrm{~L}$ | $\overline{\mathrm{CS}} \mathrm{RCS}_{1 \mathrm{R}}$ | Chip Select | Selects or "powers up" the memory array. is active low and CS is active high. The unused pin should be tied to the active mode. |
| $\overline{\text { ADSL }}$ | $\overline{\mathrm{ADS}}_{\mathrm{R}}$ | Address Input Strobe | When Low, loads the current address into the register, used to access the array. When high, isolates the address bus from the register using the value in the register to access the array. |
| CLKL | CLKR | Clock | Clock or strobe for synchronous operation. |
| $\overline{\text { SRSTL }}$ | $\overline{S R S T}_{\text {e }}$ | Counter Reset | Sets Counter=0 in the read mode, with CS active. |
| CNTENL | CNTEN $^{\text {a }}$ | Count Advance Enable | Synchronously advances the counter when active low. |
| $\overline{\text { UB }}$ | $\overline{\text { UBR }}$ | Upper Byte Select | Selects the high order byte at the given address. |
| $\overline{\text { LBL }}$ | $\stackrel{L B}{B}^{\text {a }}$ | Lower Byte Select | Selects the Low order byte at the given address. |
| Vcc |  | Power | Common Power. |
| GND |  | Ground | Common Ground. |

ORDERING INFORMATION


## FEATURES:

- High-speed access
- Military: 35/45ns (max.)
- Commercial: 25/35/45ns (max.)
- Low-power operation
- IDT7052S

Active: 750 mW (typ.)
Standby: 10mW (typ.)

- IDT7052L

Active: 750 mW (typ.)
Standby: 1.5 mW (typ.)

- True Four-Port memory cells which allow simultaneous reads of the same memory locations
- Fully asynchronous operation from each of the four ports: P1, P2, P3, P4
- Versatile control for write-inhibit: separate $\overline{\text { BUSY }}$ input to control write-inhibit for each of the four ports
- Battery backup operation-2V data retention
- TTL-compatible; single 5V ( $\pm 10 \%$ ) power supply
- Available in several popular hermetic and plastic packages for both through-hole and surface mount
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION:

The IDT7052 is a high-speed 2K $\times 8$ FourPort Static RAM designed to be used in systems where multiple access into a common RAM is required. This FourPort Static RAM offers increased system performance in multiprocessor systems that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.

The IDT7052 is also designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same FourPort RAM location.

The IDT7052 provides four independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location

## FUNCTIONAL BLOCK DIAGRAM



[^12]from all ports. An automatic power down feature, controlled by $\overline{C E}$, permits the on-chip circuitry of each port to enter a very low power standby power mode.

Fabricated using IDT's CMOS high-performance technology, this four port RAM typically operates on only 750 mW of power. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming $50 \mu \mathrm{~W}$
from a 2 V battery.
The IDT7052 is packaged in a ceramic 108-pin PGA, a plastic 132-pin quad flatpack, and a 120-pin thin quadflatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## PIN CONFIGURATIONS



NOTES:

1. All Vcc pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.
3. This text does not indicate orientation of the actual part-marking.

## PIN CONFIGURATIONS (CONT'D.)



NOTES:

1. All Vcc pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.
3. This text does not indicate orientation of the actual part-marking.

## PIN CONFIGURATIONS (CONT'D.)



## NOTES:

1. All Vcc pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.
3. This text does not indicate orientation of the actual part-marking.

## PIN CONFIGURATIONS ${ }^{(1,2)}$

| Symbol | Pin Name |
| :---: | :---: |
| $\mathrm{A}_{0} \mathrm{P} 1-\mathrm{A}_{10} \mathrm{P} 1$ | Address Lines - Port 1 |
| $A_{0} \mathrm{P}_{2}-\mathrm{Al}_{10} \mathrm{P} 2$ | Address Lines - Port2 |
| A0 P3-A10 P3 | Address Lines - Port 3 |
| $\mathrm{A}_{0} \mathrm{P} 4$ - $\mathrm{A}_{10} \mathrm{P} 4$ | Address Lines - Port 4 |
| $1 / \mathrm{CO}_{0} \mathrm{P} 1-1 / \mathrm{O}_{7} \mathrm{P} 1$ | Data $/ 10$ - Port 1 |
| $\mathrm{l} / \mathrm{O}_{0} \mathrm{P} 2-\mathrm{l} / \mathrm{O}_{7} \mathrm{P} 2$ | Data 1/O-Port 2 |
| $1 / \mathrm{O}_{0} \mathrm{P} 3-1 / \mathrm{O}_{7} \mathrm{P} 3$ | Data 1/O-Port 3 |
| $1 / \mathrm{O}_{0} \mathrm{P} 4-1 / \mathrm{O}_{7} \mathrm{P} 4$ | Data 1/O- Port 4 |
| $\mathrm{R} \bar{W} \mathrm{P} 1$ | Read/Write - Port 1 |
| $\mathrm{R} \bar{W} \mathrm{P} 2$ | Read/Write - Port 2 |
| $\mathrm{R} \bar{W} \mathrm{P} 3$ | Read/Write - Port 3 |
| $\mathrm{R} \overline{\mathrm{W}} \mathrm{P} 4$ | Read/Write - Port 4 |
| GND | Ground |
| $\overline{C E P 1}$ | Chip Enable - Port 1 |
| $\overline{C E P 2}$ | Chip Enable - Port 2 |
| CE P3 | Chip Enable - Port 3 |
| CEP4 | Chip Enable - Port 4 |
| OEP1 | Output Enable - Port 1 |
| $\overline{O E P}$ 2 | Output Enable - Port 2 |
| $\overline{\mathrm{OE}} \mathrm{P}$ | Output Enable - Port 3 |
| $\overline{\mathrm{OE}} \mathrm{P} 4$ | Output Enable - Port 4 |
| BUSY P1 | Write Disable - Port 1 |
| BUSY P2 | Write Disable - Port 2 |
| BUSY P3 | Write Disable - Port 3 |
| BUSY P4 | Write Disable - Port 4 |
| Vcc | Power |

NOTES:
2674 tbl 0

1. All Vcc pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2674 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed Vcc +0.5 V for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of VTERM $\geq \mathrm{Vcc}$ +0.5 V .

## CAPACITANCE (TQFP Package Only)

( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :---: | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 9 | pF |
| Cout | Output Capacitance | VoUT $=0 \mathrm{~V}$ | 10 | pF |

NOTE:
2674 tbl 03

1. This parameter is determined by device characterization but is not production tested.
2. 3dV references the interpolated capacitance when the input and the output signals switch from OV to 3 V or from 3 V to OV .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

2674 tbl 04

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

2674 tbl 05

1. VIL $\geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE (VCC $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT7052S |  | IDT7052L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \||L.| | Input Leakage Current ${ }^{(1)}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Illol | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{V} \mathrm{IH}, \mathrm{VOUT}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| VoL | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $1 \mathrm{OH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

NOTES:
2674 tbl 06

1. At $\mathrm{Vcc} \leq 2.0 \mathrm{~V}$ input leakages are undefined.

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1,5)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Condition |  |  | $\begin{aligned} & \text { IDT7052X25 } \\ & \text { COM'L. ONLY } \end{aligned}$ |  | IDT7052X35 |  | IDT7052X45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Version |  | Typ.(2) | Max. | Typ.(2) | Max. | Typ(2) | Max. |  |
| ICC1 | Operating Power Supply Current <br> (All Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{VIL} \\ & \text { Outputs Open } \end{aligned}$ | MIL. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | - | - | $\begin{array}{\|l\|} \hline 150 \\ 150 \\ \hline \end{array}$ | $\begin{aligned} & 360 \\ & 300 \end{aligned}$ | $\begin{array}{\|l\|} \hline 150 \\ 150 \\ \hline \end{array}$ | $\begin{array}{r} .360 \\ 300 \\ \hline \end{array}$ | mA |
|  |  | $f=0{ }^{(4)}$ | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ |  |
| IcC2 | Dynamic Operating Current (All Ports Active) | $\overline{\mathrm{CE}}=\mathrm{V} \mathrm{IL}$ <br> Outputs Open $f=\operatorname{fmax}^{(5)}$ | MIL. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | - | - | $\begin{aligned} & 210 \\ & 180 \end{aligned}$ | $\begin{aligned} & 395 \\ & 330 \end{aligned}$ | $\begin{aligned} & 195 \\ & 170 \end{aligned}$ | $\begin{aligned} & 390 \\ & 325 \end{aligned}$ | mA |
|  |  |  | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{array}{\|l\|} \hline 225 \\ 195 \end{array}$ | $\begin{aligned} & 350 \\ & 305 \end{aligned}$ | $\begin{aligned} & 210 \\ & 180 \end{aligned}$ | $\begin{aligned} & 335 \\ & 290 \end{aligned}$ | $\begin{aligned} & 195 \\ & 170 \end{aligned}$ | $\begin{aligned} & 330 \\ & 285 \end{aligned}$ |  |
| ISB | Standby Current (All Ports — TTL Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{VIH}_{\mathrm{IH}} \\ & \mathrm{f}=\mathrm{fMAX} \end{aligned}$ | MIL. | S | - | - | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{gathered} 110 \\ 80 \end{gathered}$ | $\begin{aligned} & 35 \\ & 30 \end{aligned}$ | $\begin{gathered} 105 \\ 75 \end{gathered}$ | mA |
|  |  |  | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 60 \\ & 50 \end{aligned}$ | $\begin{aligned} & 85 \\ & 70 \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & 75 \\ & 60 \end{aligned}$ | $\begin{array}{\|l\|} \hline 35 \\ 30 \end{array}$ | $\begin{aligned} & 70 \\ & 55 \end{aligned}$ |  |
| ISB1 | Full Standby Current (All Ports - All CMOS Level Inputs) | $\begin{aligned} & \text { All Ports } \\ & \overline{C E} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \end{aligned}$ | MIL. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | - | - | $\begin{array}{\|l\|} \hline 1.5 \\ .3 \\ \hline \end{array}$ | $\begin{aligned} & 30 \\ & 4.5 \end{aligned}$ | $\begin{array}{\|l\|} \hline 1.5 \\ .3 \\ \hline \end{array}$ | $\begin{aligned} & 30 \\ & 4.5 \end{aligned}$ | mA |
|  |  | $\begin{aligned} & V I N \geq \operatorname{Vcc}-0.2 V \text { or } \\ & \operatorname{VIN} \leq 0.2 V, f=0^{(4)} \end{aligned}$ | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{gathered} 1.5 \\ .3 \end{gathered}$ | $\begin{aligned} & 15 \\ & 1.5 \end{aligned}$ | $\begin{array}{\|l\|} \hline 1.5 \\ .3 \\ \hline \end{array}$ | $\begin{aligned} & 15 \\ & 1.5 \end{aligned}$ | $\begin{array}{\|l\|} \hline 1.5 \\ .3 \end{array}$ | $\begin{aligned} & 15 \\ & 1.5 \end{aligned}$ |  |

## NOTES:

1. " X " in part number indicates power rating ( S or L ).
2. $\mathrm{VcC}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and are not production tested.
3. $f=0$ means no address or control lines change.
4. At $f=$ fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / t \mathrm{tc}$, and using "AC Test Conditions" of input levels of GND to 3 V .
5. For the case of one port, divide the appropriate current above by four.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES
(L Version Only) VLC $=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Condition |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | Vcc for Data Retention | $\begin{aligned} & \mathrm{VCC}=2 \mathrm{~V} \\ & \overline{\mathrm{CE}} \geq \mathrm{VHC} \\ & \mathrm{VIN} \geq \mathrm{VHC} \text { or } \leq \mathrm{VLC} \end{aligned}$ |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current |  | MIL. | - | 25 | 1800 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 25 | 600 |  |
| tCDR ${ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $\mathrm{tR}^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{tRC}^{(2)}$ | - | - | ns |

## NOTES:

1. $\mathrm{VcC}=2 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$
2. $\mathrm{tRC}=$ Read Cycle Time
3. This parameter is guaranteed but not production tested.

## LOW Vcc DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |



Figure 1. Output Test Load (for tLz, thz, twz, tow)


2674 drw 06
Figure 2. Output Test Load (for tlz, thz, twz, tow) *Including scope and jig

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(3)}$| Symbol | Parameter | IDT7052X25 <br> Commercial |  | IDT7052X35 |  | IDT7052X45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 25 | - | 35 | - | 45 | - | ns |
| taA | Address Access Time | - | 25 | - | 35 | - | 45 | ns |
| tace | Chip Enable Access Time | - | 25 | - | 35 | - | 45 | ns |
| taoe | Output Enable Access Time | - | 15 | - | 25 | - | 30 | ns |
| tor | Output Hold from Address Change | 0 | - | 0 | - | 0 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 5 | - | 5 | - | 5 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 15 | - | 20 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 25 | - | 35 | - | 45 | ns |

## NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low or high impedance voltage with the Output Test Load (Figures 1 and 2).
2. This parameter is guaranteed but is not production tested.
3. " X " in part number indicates power rating ( S or L ).

## TIMING WAVEFORM OF READ CYCLE NO. 1, ANY PORT ${ }^{(1)}$



1. $R \bar{W}=V_{I H}, \overline{O E}=V_{I L}$, and $\overline{C C}=V_{I L}$.

## TIMING WAVEFORM OF READ CYCLE NO. 2, ANY PORT ${ }^{(1,3)}$



NOTES:

1. $\mathrm{R} / \bar{W}=\mathrm{V}_{\mathbf{I H}}$ for Read Cycles.
2. Addresses valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Symbol | Parameter | $\begin{aligned} & \text { IDT7052X25 } \\ & \text { COM'L. ONLY } \end{aligned}$ |  | IDT7052X35 |  | IDT7052X45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 25 | - | 35 | - | 45 | - | ns |
| tEW | Chip Enable to End-of-Write | 20 | - | 30 | - | 35 | - | ns |
| taw | Address Valid to End-of-Write | 20 | - | 30 | - | 35 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width ${ }^{(3)}$ | 20 | - | 30 | - | 35 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tDW | Data Valid to End-of-Write | 15 | - | 20 | - | 20 | - | ns |
| thZ | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 15 | - | 20 | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enabled to Output in High-Z ${ }^{(1,2)}$ | - | 15 | - | 15 | - | 20 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2)}$ | 0 | - | 0 | - | 0 | - | ns |
| twDD | Write Pulse to Data Delay ${ }^{(4)}$ | - | 45 | - | 55 | - | 65 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(4)}$ | - | 35 | - | 45 | - | 55 | ns |
| BUSY INPUT TIMING |  |  |  |  |  |  |  |  |
| tw | Write to $\overline{\mathrm{BUSY}}^{(5)}$ | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{61}$ | 15 | - | 20 | - | 20 | - | ns |

NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low or high impedance voltage with the Output Test Load (Figure 2).
2. This parameter is guaranteed but is not production tested.
3. If $\overline{O E}$ is LOW during a $R / \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (tWZ + tDW) to allow the l/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $R / \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twP . Specified for $\overline{\mathrm{OE}}$ at high (refer to "Timing Waveform of Write Cycle", Note 7).
4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read".
5. To ensure that the write cycle is inhibited on port " $A$ " during contention from Port " $B$ ". Port " $A$ " may be any of the four ports and Port " $B$ " is any other port.
6. To ensure that a write cycle is completed on port " A " after contention from Port " B ". Port " A " may be any of the four ports and Port " B " is any other port.
7. "X" in part number indicates power rating.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R $\bar{W}$ CONTROLLED TIMING ${ }^{(5,8)}$


## TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED TIMING ${ }^{(1,5)}$



## NOTES:

1. $R / \bar{W}$ or $\overline{C E}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (tew or twP) of a low $\overline{C E}$ and a low $R / \bar{W}$.
3. twR is measured from the earlier of $\overline{C E}$ or R/W going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{C E}$ low transition occurs simultaneously with or after the $R \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{\mathrm{CE}}$ or $\mathrm{R} / \overline{\mathrm{W}}$.
7. Transition is measured $\pm 200 \mathrm{mV}$ from low or high impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed but is not production tested.
8. If $\overline{O E}$ is LOW during a $\mathrm{R} \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{O E}$ is HIGH during an $\mathrm{R} \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. To access RAM, $\overline{C E}=V I L$ and $\overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}$ and $\overline{S E M}=V$ IL. tEw must be met for either condition.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ ${ }^{(1,2,3)}$


NOTES:
2674 drw 11

1. Assume $\overline{B U S Y}$ input $=V I H$ and $\overline{C E}=V I L$ for the writing port.
2. $\overline{\mathrm{OE}}=\mathrm{VIL}$ for the reading ports.
3. All timing is the same for left and right ports. Port "A" may be either of the four ports and Port " $B$ " is any other port.

## TIMING WAVEFORM OF WRITE WITH BUSY INPUT



NOTES:

1. $\overline{B U S Y}$ is aserted on Port " $B$ " blocking $\mathrm{R} \bar{W} \cdot \mathrm{~B}$ " until BUSY $\cdot \mathrm{B}$. goes HIGH.

## FUNCTIONAL DESCRIPTION

The IDT7052 provides four ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by $\overline{C E}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected ( $\overline{\mathrm{CE}} \mathrm{HIGH}$ ). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\mathrm{OE}})$. In the read mode, the port's $\overline{\mathrm{OE}}$ turns on the output drivers when set LOW. READNRITE conditions are illustrated in the table below.

TABLE I-READ/WRITE CONTROL

| Any Port ${ }^{(1)}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| R/ $\bar{W}$ | $\overline{C E}$ | $\overline{O E}$ | D0-7 |  |
| X | H | X | Z | Port Deselected: Power-Down |
| X | H | X | Z | $\begin{aligned} & \overline{\mathrm{CE}}_{P 1}=\overline{\mathrm{CE}}_{\mathrm{P} 2}=\overline{\mathrm{CEE}}_{\mathrm{P} 3}=\overline{\mathrm{CE}} \bar{P}_{4} \\ & =\mathrm{V}_{14} \\ & \text { Power Down Mode, ISB or ISB1 } \end{aligned}$ |
| L | L | X | DATAIN | Data on port written into memory ${ }^{(2,3)}$ |
| H | L | L | DATAOUT | Data in memory output on port |
| X | X | H | Z | Outputs Disabled |

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care, "Z" = High Impedance
2. If $\overline{\mathrm{BUSY}}=\mathrm{V}_{\mathrm{IL}}$, write is blocked.
3. For valid write operation, no more than one port can write to the same address location at the same time.

## ORDERING INFORMATION



## FEATURES:

- $4 \mathrm{~K} \times 16$ Sequential Access Random Access Memory (SARAM ${ }^{\text {TM }}$ )
- Sequential Access from one port and standard Random Access from the other port
- Separate upper-byte and lower-byte control of the Random Access Port
- High speed operation
- 20ns taA for random access port
- 20 ns tcD for sequential port
- 25ns clock cycle time
- Architecture based on Dual-Port RAM cells
- Electrostatic discharge $\geq 2001 \mathrm{~V}$, Class II
- Compatible with Intel BMIC and 82430 PCI Set
- Width and Depth Expandable
- Sequential side
- Address based flags for buffer control
- Pointer logic supports up to two internal buffers
- Battery backup operation - 2 V data retention
- TTL-compatible, single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Available in 80 -pin TQFP and 84 -pin PGA
- Military product compliant to MIL-STD-883.
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications.


## DESCRIPTION:

The IDT70824 is a high-speed $4 \mathrm{~K} \times 16$-bit Sequential Access Random Access Memory (SARAM). The SARAM offers a single-chip solution to buffer data sequentially on one port, and be accessed randomly (asynchronously) through the other port. The device has a Dual-Port RAM based architecture with a standard SRAM interface for the random (asynchronous) access port, and a clocked interface with counter sequencing for the sequential (synchronous) access port.

Fabricated using CMOS high-performance technology, this memory device typically operates on less than 900 mW of power at maximum high-speed clock-to-data and Random Access. An automatic power down feature, controlled by $\overline{C E}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70824 is packaged in a 80 -pin Thin Plastic Quad Flatpack (TQFP) or 84 -pin Ceramic Pin Grid Array (PGA). Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate orientation of the actual part-marking.

## PIN DESCRIPTIONS: RANDOM ACCESS PORT

| SYMBOL | NAME | VO | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| A0-A11 | Address Lines | 1 | Address inputs to access the 4096-word (16 bit) memory array. |
| DQ0-DQ15 | Inputs/Outputs | 1 | Random access data inputs/outputs for 16 -bit wide data. |
| $\overline{C E}$ | Chip Enable | 1 | When $\overline{\mathrm{CE}}$ is LOW, the random access port is enabled. When $\overline{\mathrm{CE}}$ is HIGH, the random access port is disabled into power-down mode and the DQ outputs are in the high-impedance state. All data is retained during $\overline{\mathrm{CE}}=\mathrm{VIH}$, unless it is altered by the sequential port. $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CMD}}$ may not be LOW at the same time. |
| $\overline{\text { CMD }}$ | Control Register Enable | 1 | When $\overline{\mathrm{CMD}}$ is LOW, Address lines A0-A2, R $\bar{W}$, and inputs/outputs DQ0-DQ11, are used to access the control register, the flag register, and the start and end of buffer registers. $\overline{C M D}$ and $\overline{\mathrm{CE}}$ may not be LOW at the same time. |
| $\mathrm{R} / \bar{W}$ | Read/Write Enable | 1 | If $\overline{C E}$ is LOW and $\overline{C M D}$ is HIGH, data is written into the array when $\mathrm{R} / \overline{\mathrm{W}}$ is LOW and read out of the array when $R \bar{W}$ is HIGH. If $\overline{C E}$ is HIGH and $\overline{C M D}$ is LOW, $R \bar{W}$ is used to access the buffer command registers. $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CMD}}$ may not be LOW at the same time. |
| $\overline{O E}$ | Output Enable | 1 | When $\overline{\mathrm{OE}}$ is LOW and R $\bar{W}$ is HIGH, DQO-DQ15 outputs are enabled. When $\overline{\mathrm{OE}}$ is HIGH, the DQ outputs are in the high-impedance state. |
| $\overline{\mathrm{LB}}, \overline{\mathrm{UB}}$ | Lower Byte, Upper Byte Enables | 1 | When $\overline{\mathrm{LB}}$ is LOW, DQO-DQ7 are accessible for read and write operations. When $\overline{\mathrm{LB}}$ is HIGH, DQ0DQ7 are tri-stated and blocked during read and write operations. $\overline{U B}$ controls access for DQ8DQ15 in the same manner and is asynchronous from $\overline{L B}$. |
| VCC | Power Supply |  | Seven +5 V power supply pins. All Vcc pins must be connected to the same +5 V Vcc supply. |
| GND | Ground |  | Ten Ground pins. All Ground pins must be connected to the same Ground supply. |

PIN DESCRIPTIONS: SEQUENTIAL ACCESS PORT

| SYMBOL | NAME | 110 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} \hline \text { SDQO- } \\ \text { SDQ15 } \end{array}$ | Inputs | 1/0 | Sequential data inputs/outputs for 16-bit wide data. |
| SCLK | Clock | 1 | SDQO-SDQ15, $\overline{\text { SCE }}, \mathrm{SR} \overline{\mathrm{N}}$, and $\overline{\text { SLD }}$ are registered on the LOW-to-HIGH transition of SCLK. Also, the sequential access port address pointer increments by 1 on each LOW-to-HIGH transition of SCLK when CNTEN is LOW. |
| $\overline{\text { SCE }}$ | Chip Enable | 1 | When SCE is LOW, the sequential access port is enabled on the LOW-to-HIGH transition of SCLK. When SCE is HIGH, the sequential access port is disabled into powered-down mode on the LOW-to-HIGH transition of SCLK, and the SDQ outputs are in the high-impedance state. All data is retained, unless altered by the random access port. |
| CNTEN | Counter Enable | 1 | When CNTEN is LOW, the address pointer increments on the LOW-to-HIGH transition of SCLK. |
| SR $\bar{W}$ | Read/Write Enable | 1 | When SR $\bar{W}$ and SCE are LOW, a write cycle is initiated on the LOW-to-HIGH transition of SCLK. When SR $\bar{W}$ is HIGH, and SCE and SOE are LOW, a read cycle is initiated on the LOW-to-HIGH transition of SCLK. |
| $\overline{\text { SLD }}$ | Address Pointer Load Control | 1 | When $\overline{\text { SLD }}$ is sampled LOW, there is an internal delay of one cycle before the address pointer changes. When SLD is LOW, data on the inputs SDQO-SDQ11 is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following SLD, the address pointer changes to the address location contained in the data-in register. SSTRT1 and SSTRT2 may not be LOW while SLD is LOW or during the cycle following SLD. |
| $\frac{\operatorname{sSTRT1} 1,}{\frac{\text { SSTRT2 }}{2}}$ | Load Start of Address Register | 1 | When SSTRT1 or SSTRT2 is LOW, the start of address register \#1 or \#2 is loaded into the address pointer on the LOW-to-HIGH transition of SCLK. The start addresses are stored in internal registers. $\overline{\text { SSTRT1 }} 1$ and SSTRT2 2 may not be LOW while SLD is LOW or during the cycle following SLD. |
| $\begin{array}{\|l\|} \hline \overline{\mathrm{EOB}} 1, \\ \mathrm{EOB} 2 \end{array}$ | End of Buffer Flag | 0 | $\overline{\mathrm{EOB}} 1$ or EOB 2 is output LOW when the address pointer is incremented to match the address stored in the end of buffer registers. The flags can be cleared by either asserting $\overline{\text { RST LOW or }}$ by writing zero into bit 0 and/or bit 1 of the control register at address 101. $\overline{\mathrm{EOB}} 1$ and EOB 2 are dependent on separate internal registers, and therefore separate match addresses. |
| $\overline{\text { SOE }}$ | Output Enable | 1 | $\overline{\text { SOE }}$ controls the data outputs and is independent of SCLK. When SOE is LOW, output buffers and the sequentially addressed data is output. When SOE is HIGH, the SDQ output bus is in the high-impedance state. SOE is asynchronous to SCLK. |
| $\overline{\mathrm{RST}}$ | Reset | 1 | When RST is LOW, all internal registers are set to their default state, the address pointer is set to zero and the $\overline{\mathrm{EOB}} 1$ and $\overline{\mathrm{EOB}} 2$ flags are set HIGH. $\overline{\mathrm{RST}}$ is asynchronous to SCLK. |

[^13]
## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM ${ }^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTES:

3099 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$ for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of VTERM $\geq \mathrm{Vcc}$ +0.5 V .

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | VCC |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| 3099 to 104 |  |  |  |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. V I $\geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed Vcc +0.5 V .

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}$, TQFP only)

| Symbol | Parameter $^{(1)}$ | Conditions $^{(2)}$ | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN = 3dV | 9 | pF |
| COUT | Output <br> Capacitance | VOUT = 3dV | 10 | pF |
| NOTE: |  | 3099 tbl 06 |  |  |

1. This parameter is determined by device characterization, but is not production tested.
2. 3 dV references the interpolated capacitance when the input and output signals switch from $O V$ to 3 V or from 3 V to OV .

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VCC = 5.0V $\pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT70824S |  | IDT70824L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| IILII | Input Leakage Current | VCC = Max. VIN = GND to Vcc | - | 5.0 | - | 1.0 | $\mu \mathrm{A}$ |
| IILOI | Output Leakage Current | $\mathrm{VCC}=\mathrm{Max} . \overline{\mathrm{CE}}$ and $\overline{\mathrm{SCE}}=\mathrm{VIH}$ <br> VOUT = GND to Vcc | - | 5.0 | - | 1.0 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}, \mathrm{VCC}=\mathrm{Min}$. | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{VCC}=$ Min. | 2.4 | - | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Condition | Version | $\begin{array}{\|c\|} \hline 70824 X 20 \\ \text { COM'L ONLY } \end{array}$ |  | $\begin{gathered} \text { 70824X25 } \\ \text { COM'L ONLY } \end{gathered}$ |  | 70824X35 |  | 70824X45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. |  |
| ICC | Dynamic Operating Current (Both Ports Active) | $\overline{C E}=$ VIL, Outputs Open, $\overline{\text { SCE }}=\mathrm{VIL}{ }^{(5)}$ | MIL. S | - | - | - | - | $\begin{aligned} & 160 \\ & 160 \end{aligned}$ | $\begin{aligned} & 400 \\ & 340 \end{aligned}$ | $\begin{aligned} & 155 \\ & 155 \end{aligned}$ | $\begin{aligned} & 400 \\ & 340 \end{aligned}$ | mA |
|  |  | $f=f \mathrm{MAX}^{(3)}$ | $\begin{array}{\|c} \hline \text { COM'L. S } \\ \mathrm{L} \end{array}$ | $\begin{aligned} & 180 \\ & 180 \\ & \hline \end{aligned}$ | $\begin{aligned} & 380 \\ & 330 \end{aligned}$ | $\begin{aligned} & 170 \\ & 170 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} 360 \\ 310 \\ \hline \end{array}$ | $\begin{aligned} & 160 \\ & 160 \\ & \hline \end{aligned}$ | $\begin{aligned} & 340 \\ & 290 \\ & \hline \end{aligned}$ | $\begin{aligned} & 155 \\ & 155 \end{aligned}$ | $\begin{aligned} & 340 \\ & 290 \\ & \hline \end{aligned}$ |  |
| ISB1 | Standby Current (Both Ports - TTL Level Inputs) | $\begin{aligned} & \overline{\mathrm{SCE}} \text { and } \overline{\mathrm{CE}} \geq \mathrm{VIH}^{(7)} \\ & \overline{\mathrm{CMD}}=\mathrm{VIH} \\ & \mathrm{f}=\mathrm{fMAX}^{(3)} \end{aligned}$ | MIL. S <br>  $L$ | - | - | - | - | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | 85 | $\begin{aligned} & 16 \\ & 16 \end{aligned}$ | 85 | mA |
|  |  |  | $\begin{array}{\|r\|} \hline \text { COM'L. S } \\ \mathrm{L} \\ \hline \end{array}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 70 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{array}{r} 70 \\ 50 \\ \hline \end{array}$ | $\begin{aligned} & 20 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{aligned} & 70 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 16 \\ & 16 \\ & \hline \end{aligned}$ | 70 50 |  |
| ISB2 | Standby Current (One Port - TTL Level Input) | $\overline{\mathrm{CE}}$ or $\overline{\mathrm{SCE}}=\mathrm{VIH}$ Active Port Outputs Open, $f=$ fMAX $^{(3)}$ | $\begin{array}{\|ll\|}\text { MIL. } & \mathrm{S} \\ & \mathrm{L}\end{array}$ | - | - | - | - | $\begin{aligned} & 95 \\ & 95 \\ & \hline \end{aligned}$ | $\begin{aligned} & 290 \\ & 250 \\ & \hline \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 290 \\ & 250 \\ & \hline \end{aligned}$ | mA |
|  |  |  | $\begin{array}{r} \hline \text { COM'L. S } \\ \text { L } \end{array}$ | $\begin{aligned} & \hline 115 \\ & 115 \end{aligned}$ | $\begin{aligned} & 260 \\ & 230 \end{aligned}$ | $\begin{aligned} & 105 \\ & 105 \end{aligned}$ | $\begin{array}{\|l\|} \hline 250 \\ 220 \end{array}$ | $\begin{aligned} & \hline 95 \\ & 95 \end{aligned}$ | $\begin{aligned} & \hline 240 \\ & 210 \\ & \hline \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 240 \\ & 210 \end{aligned}$ |  |
| ISB3 | Full Standby Current (Both Ports - CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}}$ and $\overline{S C E} \geq V C C-0.2 V^{(6)}$ | MiL. S <br>  L | - | - | - | - | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | mA |
|  |  | VIN $\geq$ VCC -0.2 V or VIN $\leq 0.2 \mathrm{~V}, \mathrm{f}=\mathrm{O}^{(4)}$ | $\begin{array}{\|r\|} \hline \text { COM'L. S } \\ \text { L } \\ \hline \end{array}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \\ \hline \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & \hline 15 \\ & 5 \\ & \hline \end{aligned}$ |  |
| ISB4 | Full Standby Current (One Port - CMOS Level Inputs) | $\begin{aligned} & \text { One Port } \overline{C E} \text { or } \\ & \overline{S C E} \geq \text { Vcc }-0.2 V^{(6,7)} \\ & \text { Outputs Open } \end{aligned}$ | $\begin{array}{ll}\text { MIL. } & \text { S } \\ & L\end{array}$ | 二 | - | 二 | - | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 260 \\ & 215 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 260 \\ & 215 \end{aligned}$ | mA |
|  |  | $\begin{aligned} & \text { (Active port), } f=f_{\text {max }}^{(3)} \\ & \text { VIN } \geq V C C-0.2 V \text { or } \\ & V I N \leq 0.2 V \end{aligned}$ | COM'L. S | 110 110 | 240 200 | 100 100 | 230 190 | 90 90 | 220 180 | 85 85 | 220 <br> 180 |  |

NOTES:

1. ' X ' in part number indicates power rating ( S or L ).
2. $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}$; guaranteed by device characterization but not production tested.
3. At $\mathrm{f}=\mathrm{fMAX}$, address, control lines (except Output Enable), and SCLK are cycling at the maximum frequency read cycle of $1 / \mathrm{tRC}$.
4. $f=0$ means no address or control lines change.
5. SCE may transition, but is Low ( $\overline{\mathrm{SCE}=\mathrm{VIL}}$ ) when clocked in by SCLK.
6. SCE may be $\leq 0.2 \mathrm{~V}$, after it is clocked in, since SCLK=VIH must be clocked in prior to powerdown.
7. If one port is enabled (either $\overline{C E}$ or $\overline{S C E}=$ Low) then the other port is disabled (SCE or $C E=H i g h$, respectively). CMOS High $\geq$ Vcc -0.2 V and Low $\leq 0.2 \mathrm{~V}$, and TTL High $=\mathrm{ViH}$ and Low $=\mathrm{VLL}$.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES
(L VERSION ONLY) (VLC $\leq 0.2 \mathrm{~V}, \mathrm{VHC} \geq \mathrm{VCc}-0.2 \mathrm{~V}$ )

| Symbol | Parameter | Test Condition | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | Vcc for Data Retention | $\mathrm{VCC}=2 \mathrm{~V}$ | 2.0 | - | - | V |
| ICCDR | Data Retention Current | $\overline{\mathrm{CE}}=\mathrm{VHC} \quad$ MIL. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{VIN}=\mathrm{VHC}$ or $=$ VLC $\quad$ COM'L. | - | 100 | 1500 |  |
| $\operatorname{tCDR}^{(3)}$ | Chip Deselect to Data Retention Time | $\overline{\mathrm{SCE}}=\mathrm{VHC}{ }^{(4)}$ when $\mathrm{SCLK}=\boldsymbol{\sim}$ | 0 | - | - | ns |
| $\mathrm{tR}^{(3)}$ | Operation Recovery Time | $\overline{\mathrm{CMD}} \geq \mathrm{VHC}$ | tRC ${ }^{(2)}$ | - | - | ns |

## NOTES:

3099 tbl 09

1. $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{VCC}=2 \mathrm{~V}$; guaranteed by device characterization but not production tested.
2. trC = Read Cycle Time
3. This parameter is guaranteed by device characterization, but is not production tested.
4. To initiate data retention, $\overline{S C E}=V_{I H}$ must be clocked in.

## DATA RETENTION POWER DOWN/UP WAVEFORM (RANDOM AND SEQUENTIAL PORT) ${ }^{(1,2)}$



NOTES:

1. $\overline{\text { SCE }}$ is synchronized to the sequential clock input.
2. $\overline{\mathrm{CMD}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$.


3099 drw 05
Figure 1. AC Output Test Load


Figure 2. Output Test Load (for tCLZ, tBLZ, tOLZ, tCHZ, tBHZ,tOHZ,twHZ, tCKHZ, and tCKLZ) Including scope and jig.


Figure 1A. Lumped Capacitance Load Typical Derating Curve

TRUTH TABLE: RANDOM ACCESS READ AND WRITE ${ }^{(1,2)}$

| Inputs/Outputs |  |  |  |  |  |  |  | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CE }}$ | $\overline{\text { CMD }}$ | R/ $\bar{W}$ | $\overline{O E}$ | $\overline{\mathrm{LB}}$ | $\overline{\text { UB }}$ | DQ0-DQ7 | DQ8-DQ15 |  |
| L | H | H | L | L | L | DATAOUT | DATAOUT | Read both Bytes. |
| L | H | H | L | L | H | DATAOUT | High-Z | Read lower Byte only. |
| L | H | H | L | H | L | High-Z | DATAOUT | Read upper Byte only. |
| L | H | L | $\mathrm{H}^{(3)}$ | L | L | DATAIN | DATAIN | Write to both Bytes. |
| L | H | L | $\mathrm{H}^{(3)}$ | L | H | DATAIN | High-Z | Write to lower Byte only. |
| L | H | L | $H^{(3)}$ | H | L | High-Z | DATAIN | Write to upper Byte only. |
| H | H | X | X | X | X | High-Z | High-Z | Both Bytes deselected and powered down. |
| L | H | H | H | X | X | High-Z | High-Z | Outputs disabled but not powered down. |
| L | H | X | X | H | H | High-Z | High-Z | Both Bytes deselected but not powered down. |
| H | L | L | $\mathrm{H}^{(3)}$ | $L^{(4)}$ | $L^{(4)}$ | DATAIN | DATAIN | Write DQ0-DQ11 to the Buffer Command Register. |
| H | L | H | L | $L^{(4)}$ | $L^{(4)}$ | DATAOUT | DATAOUT | Read contents of the Buffer Command Register via DQ0-DQ12. |

NOTE:
3099 tbl 11

1. $H=\mathrm{V}_{\text {IH }}, \mathrm{L}=\mathrm{V}$ IL, $\mathrm{X}=$ Don't Care, and High-Z = High-impedance.
2. $\overline{\operatorname{RST}}, \overline{\mathrm{SCE}}, \overline{\mathrm{CNTEN}}, \mathrm{SR} \overline{\mathrm{W}}, \overline{\mathrm{SLD}}, \overline{\text { SSTRT1}} 1, \overline{\mathrm{SSTRT}} 2, ~ S C L K, ~ S D Q O-S D Q 15, ~ \overline{E O B} 1, \overline{E O B} 2$, and $\overline{\mathrm{SOE}}$ are unrelated to the random access port control and operation.
3. If $\overline{\mathrm{OE}}=\mathrm{V}$ IL during write, twhz must be added to the twp or tew write pulse width to allow the bus to float prior to being driven.
4. Byte operations to control register using $\overline{U B}$ and $\overline{L B}$ separately are also allowed.

TRUTH TABLE: SEQUENTIAL READ ${ }^{(1,2,3,4,5)}$

| Inputs/Outputs |  |  |  |  |  |  |  | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK | SCE | CNTEN | SR $\bar{W}$ | EOB1 | EOB2 | $\overline{\text { SOE }}$ | SDQ |  |
| f | L | L | H | LOW | LAST | L | [EOB1] | Counter Advanced Sequential Read with EOB1 reached. |
| F | L | H | H | LAST | LAST | L | [EOB1-1] | Non-Counter Advanced Sequential Read, without EOB1 reached. |
| - | L | L | H | LAST | LOW | L | [EOB2] | Counter Advanced Sequential Read with EOB2 reached. |
| $f$ | L | H | H | LAST | LAST | L | [EOB2-1] | Non-Counter Advanced Sequential Read without E'OB2 reached. |
| 5 | L | L | H | LOW | LOW | H | HIGH-Z | Counter Advanced Sequential Non-Read with $\overline{\mathrm{EOB}} 1$ and $\overline{\mathrm{EOB}} 2$ reached. |

NOTES:
3099 tbl 12

1. $H=V_{I H}, L=V I L, X=$ Don't Care, High-Z $=$ High impedance, and LOW $=$ VOL.
2. $\overline{\mathrm{RST}}, \overline{\text { SLD }}, \overline{\text { SSTRT1 }}, \overline{\text { SSTRT2 }}$ are continuously HIGH during sequential access, other than pointer access operations.
3. ' X ]' refers to the contents of address ' X '.
4. $\overline{C E}, \overline{O E}, \mathrm{R} / \bar{W}, \overline{C M D}, \overline{L B}, \overline{U B}$, and DQO-DQ15 are unrelated to the sequential port control and operation except for $\overline{C M D}$ which must not be used concurrently with the sequential port operation (due to the counter and register control). $\overline{\mathrm{CMD}}$ should be $\mathrm{HIGH}(\overline{\mathrm{CMD}}=\mathrm{VIH})$ during sequential port access.
5. "LAST" refers to the previous value still being output, no change.

TRUTH TABLE: SEQUENTIAL WRITE $(1,2,3,4,5,6)$

| Inputs/Outputs |  |  |  |  |  |  |  | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK | SCE | CNTEN | SR $\bar{W}$ | EOB1 | EOB2 | $\overline{\text { SOE }}$ | SDQ |  |
| F | L | H | L | LAST | LAST | H | SDQIN | Non-Counter Advanced Sequential Write, without $\overline{\mathrm{EOB}} 1$ or $\overline{\mathrm{EOB}} 2$ reached |
| 5 | L | L | L | LOW | LOW | H | SDQIN | Counter Advanced Sequential Write with $\overline{\mathrm{EOB}} 1$ and $\overline{\mathrm{EOB}} 2$ reached. |
| $f$ | H | X | X | LAST | LAST | X | High-Z | No Write or Read due to Sequential port Deselect. |

NOTES:
3099 tbl 13

1. $\mathrm{H}=\mathrm{VIH}, \mathrm{L}=\mathrm{VIL}, \mathrm{X}=$ Don't Care, and High $-\mathrm{Z}=$ High-impedance. LOW $=$ VoL.
2. $\overline{\operatorname{RST}}, \overline{\text { SLD }}, \overline{\text { SSTRT1 }} 1, ~ \overline{\text { SSTRT2 }} 2$ are continuously HIGH during a sequential write access, other than pointer access operations.
3. $\overline{C E}, \overline{O E}, \mathrm{R} / \bar{W}, \overline{\mathrm{CMD}}, \overline{\mathrm{LB}}, \overline{\mathrm{UB}}$, and DQ0-DQ15 are unrelated to the sequential port control and operation except for $\overline{C M D}$ which must not be used concurrently with the sequential port operation (due to the counter and register control). $\overline{\mathrm{CMD}}$ should be $\mathrm{HIGH}(\overline{\mathrm{CMD}}=\mathrm{VIH})$ during sequential port access.
4. $\overline{\text { SOE must be } \mathrm{HIGH}}(\overline{\mathrm{SOE}}=\mathrm{VIH}$ ) prior to write conditions only if the previous cycle is a read cycle, since the data being written must be an input at the rising edge of the clock during the cycle in which $\mathrm{SR} \bar{W}=\mathrm{VIL}$.
5. SDQin refers to SDQ0-SDQ15 inputs.
6. "LAST" refers to the previous value still being output, no change.

## TRUTH TABLE: SEQUENTIAL ADDRESS POINTER OPERATIONS ${ }^{(1,2,3,4,5)}$

| Inputs/Outputs |  |  |  |  | MODE |
| :---: | :---: | :---: | :---: | :---: | :--- |
| SCLK | $\overline{\text { SLD }}$ | $\overline{\text { SSTRT1 }}$ | $\overline{\text { SSTRT2 }}$ | $\overline{\text { SOE }}$ |  |
| $\boldsymbol{f}$ | H | L | H | X |  |
| $\boldsymbol{f}$ | H | H | L | X | Start address for Buffer \#2 loaded into Address Pointer. |
| $\boldsymbol{f}$ | L | H | H | $\mathrm{H}^{(6)}$ | Data on SDQ0-SDQ12 loaded into Address Pointer. |

## NOTES:

3099 tbl 14

1. $\mathrm{H}=\mathrm{V}_{\mathrm{V}}, \mathrm{L}=\mathrm{VIL}, \mathrm{X}=$ Don't Care, and High-Z = High-impedance.
2. $\overline{\text { RST }}$ is continuously HIGH. The conditions of $\overline{\text { SCE }}, \overline{C N T E N}$, and SR/ $\bar{W}$ are unrelated to the sequential address pointer operations.
3. $\overline{C E}, \overline{O E}, ~ R \bar{W}, \overline{L B}, \overline{U B}$, and $D Q 0-D Q 15$ are unrelated to the sequential port control and operation, except for $\overline{C M D}$ which must not be used concurrently with the sequential port operation (due to the counter and register control). CMD should be HIGH (CMD $=$ VIH) during sequential port access.
4. Address pointer can also change when it reaches an end of buffer address. See Flow Control Bits table.
5. WhenSLD is sampled LOW, there is an internal delay of one cycle before the address pointer changes. The state of $\overline{C N T E N}$ is ignored and the address is not incremented during the two cycles.
6. $\overline{\text { SOE }}$ may be LOW with SCE deselect or in the write mode using SR $\bar{W}$.

## ADDRESS POINTER LOAD CONTROL (SLD)

In $\overline{\text { SLD }}$ mode, there is an internal delay of one cycle before the address pointer changes in the cycle following SLD. When SLD is LOW, data on the inputs SDQo-SDQ11 is loaded into a data-in register on the LOW-to-HIGH transition of SCL.K. On the cycle following $\overline{\mathrm{SLD}}$, the address pointer changes to the
address location contained in the data-in register. $\overline{\text { SSTRT1 }}$, SSTRT2 may not be low while SLD is LOW, or during the cycle following SLD. The $\overline{\operatorname{SSTRT}} 1$ and $\overline{\mathrm{SSTRT}}_{2}$ require only one clock cycle, since these addresses are pre-loaded in the registers already.

## $\overline{S L D}$ MODE ${ }^{(1)}$



SDQ0.11

$\overline{\text { SSTRT }}_{1,2}$


NOTE:

1. At SCLK edge (A), SDQO-SDQ11 data is loaded into a data-in register. At edge (B), contents of the data-in register are loaded into the address pointer (i.e. address pointer changes). At SCLK edge (A), SSTRT1 and SSTRT 2 must be high to ensure for proper sequential address pointer loading. At SCLK edge ( $B$ ), $\overline{\text { SLD }}$ and $\overline{S S T R T}_{1,2}$ must be high to ensure for proper sequential address pointer loading. For $\overline{\operatorname{SSTRT}}_{1}$ or $\overline{\text { SSTRT }}_{2}$, the data to be read will be ready for edge $(B)$, while data will not be ready at edge $(B)$ when SLD is used, but will be ready at edge (C).

SEQUENTIAL LOAD OF ADDRESS INTO POINTER/COUNTER ${ }^{(1)}$
 LSB SDQ BITS

NOTE:

1. "H" = VIH and "L" = VIL for the SDQ intput state.

## Reset ( $\overline{\mathrm{RST}}$ )

Setting $\overline{\operatorname{RST}}$ LOW resets the control state of the SARAM. $\overline{\text { RST }}$ functions asynchronously of SCLK (i.e. not registered). The default states after a reset operation are displayed in the adjacent chart.

| Register | Contents |
| :--- | :---: |
| Address Pointer | 0 |
| $\overline{\text { EOB Flags }}$ | Cleared to High state |
| Buffer Flow Mode | BUFFER CHAINING |
| Start Address Buffer \#1 | $0 \quad$ (1) |
| End Address Buffer \#1 | $4095 \quad$ (4K) |
| Start Address Buffer \#2 ${ }^{(1)}$ | Cleared (set at invalid points) |
| End Address Buffer \#2 ${ }^{(1)}$ | Cleared (set at invalid points) |
| Registered State | $\overline{\text { SCE }}=$ VIH, SR $\bar{W}=\overline{\text { VIL }}$ |

Notes:
3099 tbl 15

1. Start address and End of address for Buffer \#2 and the Flow Control for both Buffer \#1 and \#2, must be programmed as described in the "Buffer Command Mode" section.
mode of each buffer. The Buffer Command Mode also allows reading and clearing the status of the EOB flags. Seven different CMD cases are available depending on the conditions of A0-A2 and R/W. Address bits A3-A11 and data I/O bits DQ12-DQ15 are not used during this operation.

## RANDOM ACCESS PORT $\overline{C M D}$ MODE $^{(1)}$

| Case \# | A2-A0 | $\mathbf{R} \bar{W}$ | DESCRIPTIONS |
| :---: | :---: | :---: | :--- |
| 1 | 000 | $0(1)$ | Write (read) the start address of Buffer \#1 through DQ0-DQ11. |
| 2 | 001 | $0(1)$ | Write (read) the end address of Buffer \#1 through DQ0-DQ11. |
| 3 | 010 | $0(1)$ | Write (read) the start address of Buffer \#2 through DQ0-DQ11. |
| 4 | 011 | $0(1)$ | Write (read) the end address of Buffer \#2 through DQ0-DQ11. |
| 5 | 100 | $0(1)$ | Write (read) flow control register |
| 6 | 101 | 0 | Write only - clear EOB1 and/or EOB2 flag |
| 7 | 101 | 1 | Read only - flag status register |
| 8 | $110 / 111$ | $(X)$ | (Reserved) |

NOTES:
3099 tbl 16

1. $\mathrm{R} / \overline{\mathrm{W}}$ input " $0(1)$ " indicates a write( 0 ) or read(1) occurring with the same address input.

## CASES 1 THROUGH 4: START AND END OF BUFFER REGISTER DESCRIPTION (1,2)



NOTES:

1. " H " = Voh for DQ in the output state and "Don't Cares" for DQ in the input state. "L" = ViL for DQ in the input state.
2. A write into the buffer occurs when $\mathrm{R} / \overline{\mathrm{W}}=\mathrm{VIL}$ and a read when $\mathrm{R} / \overline{\mathrm{W}}=\mathrm{VIH}$. $\overline{\mathrm{EOB}} 1 / \overline{\mathrm{SOB}} 1$ and $\overline{\mathrm{EOB}} 2 / \overline{\mathrm{SOB}} 2$ are chosen through address $A 0-\mathrm{A} 2$ while $\overline{C M D}$ $=\mathrm{VIL}$ and $\overline{\mathrm{CE}}=\mathrm{VIH}$.

## CASE 5: BUFFER FLOW MODES

Within the SARAM, the user can designate one of two buffer flow modes for each buffer. Each buffer flow mode defines a unique set of actions for the sequential port address pointer and EOB flags. In BUFFER CHAINING mode, after the address pointer reaches the end of the buffer, it sets the corresponding EOB flag and continues from the start address
of the other buffer. In STOP mode, the address pointer stops incrementing after it reaches the end of the buffer. There is no linear or mask mode available.

## BUFFER COMMAND MODE ( $\overline{C M D})$

Buffer Command Mode ( $\overline{\text { CMD }}$ ) allows the random access port to control the state of the two buffers. Address pins Ao-A2 and I/O pins DQ0-DQ11 are used to access the start of buffer and the end of buffer addresses and to set the flow control

## FLOW CONTROL REGISTER DESCRIPTION ${ }^{(1,2)}$



NOTES:

1. "H" = Voh for DQ in the output state and "Don't Cares" for DQ in the input state.
2. Writing a 0 into bit 4 releases the address pointer after it is stopped due to the STOP mode and allows sequential write operations to resume. This occurs asynchronously of SCLK, and therefore caution should be taken. The pointer will be at address EOB+2 on the next rising edge of SCLK that is enabled by $\overline{\text { CNTEN }}$. The pointer is also released by $\overline{\text { RST }}, \overline{\text { SLD }}, \overline{\text { SSTRT1 }} 1$ and $\overline{\text { SSTRT } 2 ~ o p e r a t i o n s . ~}$

## FLOW CONTROL BITS ${ }^{(5)}$

| Flow Control Bits |  | Functional Description |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { Bit } 1 \& \text { Bit } 0 \\ & \text { Bit } 3 \text { \& Bit 2) } \end{aligned}$ | Mode |  |
| 00 | BUFFER CHAINING | $\overline{\mathrm{EOB}} 1$ ( $\overline{\mathrm{EOB}} 2$ ) is asserted (Active Low output) when the pointer matches the end address of Buffer \#1 (Buffer \#2). The pointer value is changed to the start address of Buffer \#2 (Buffer \#1). (1,3) |
| 01 | STOP | $\overline{\mathrm{EOB}} 1(\overline{\mathrm{EOB}} 2)$ is asserted when the pointer matches the end address of Buffer \#1 (Buffer \#2). The address pointer will stop incrementing when it reaches the next address ( $\overline{E O B}$ address +1 ), if $\overline{\text { CNTEN }}$ is Low on the next clock's rising edge. Otherwise, the address pointer will stop incrementing on $\overline{E O B}$. Sequential write operations are inhibited after the address pointer is stopped. The pointer can be released by bit 4 of the flow control register. $(1,2,4)$ |

NOTES:
3099 tbl 17

1. $\overline{\mathrm{EOB}} 1$ and $\overline{\mathrm{EOB}} 2$ may be asserted (set) at the same time, if both end addresses have been loaded with the same value.
2. CMD Flow Control bits are unchanged, the count does not continue advancement.
3. If $\overline{\mathrm{EOB}}_{1}$ and $\overline{\mathrm{EOB}}_{2}$ are equal, then the pointer will jump to the start of Buffer \#1.
4. If the counter has stopped at EOBx and was released by bit 4 of the flow control register, $\overline{C N T E N}$ must be LOW on the next rising edge of SCLK; otherwise the flow control will remain in the stop mode.
5. Flow Control Bit settings of '10' and '11' are reserved.
6. Start address and End of address for Buffer \#2 and the Flow Control for both Buffer \#1 and \#2, must be programmed as described in the "Buffer Command Mode" section. $\overline{R S T}$ conditions are not set to valid addresses.

## CASES 6 AND 7: FLAG STATUS REGISTER BIT DESCRIPTION ${ }^{(1)}$



## CASES 6: FLAG STATUS REGISTER WRITE CONDITIONS ${ }^{(1)}$

| Flag Status Bit 0, (Bit 1) | Functional Description |
| :---: | :---: |
| 0 | Clears Buffer Flag EOB1, (틀). |
| 1 | No change to the Buffer Flag. ${ }^{(2)}$ |

NOTE:
3099 tbl 18

1. Either bit 0 or bit 1, or both bits, may be changed simultaneously. One may be cleared while the second is left alone, or both may be cleared.
2. Remains as it was prior to the $\overline{\mathrm{CMD}}$ operation, either HIGH (1) or LOW (0).

## CASE 7: FLAG STATUS REGISTER READ CONDITIONS

| Flag Status Bit 0, (Bit 1) | Functional Description |
| :---: | :--- |
| 0 | $\overline{\overline{O B} 1} 1(\overline{\mathrm{EOB}} 2$ ) flag has not been set, the <br> Pointer has not reached the End of the <br> Buffer. |
| 1 | $\overline{\mathrm{EOB}} 1(\overline{\mathrm{EOB}} 2$ ) flag has been set, the <br> Pointerhas reached the End of the Buffer. |

CASES 8 AND 9: (RESERVED)
lllegal operations. All outputs will be HIGH on the DQ bus during a READ.

## RANDOM ACCESS PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE $(2,3)$

| Symbol | Parameter | IDT70824X20 COM'L ONLY |  | IDT70824X25 COM'L ONLY |  | IDT70824X35 |  | IDT70824X45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |

## READ CYCLE

| tRC | Read Cycle Time | 20 | - | 25 | - | 35 | - | 45 | - | ns |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tAA | Address Access Time | - | 20 | - | 25 | - | 35 | - | 45 | ns |
| tACE | Chip Enable Access Time | - | 20 | - | 25 | - | 35 | - | 45 | ns |
| tBE | Byte Enable Access Time | - | 20 | - | 25 | - | 35 | - | 45 | ns |
| tOE | Output Enable Access Time | - | 10 | - | 10 | - | 15 | - | 20 | ns |
| tOH | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tCLZ | Chip Select Low-Z Time ${ }^{(1)}$ | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tBLZ | Byte Enable Low-Z Time ${ }^{(1)}$ | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tOLZ | Output Enable Low-Z Time ${ }^{(1)}$ | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tCHZ | Chip Select High-Z Time ${ }^{(1)}$ | - | 10 | - | 12 | - | 15 | - | 15 | ns |
| tBHZ | Byte Enable High-Z Time ${ }^{(1)}$ | - | 10 | - | 12 | - | 15 | - | 15 | ns |
| tOHZ | Output Enable High-Z Time ${ }^{(1)}$ | - | 9 | - | 11 | - | 15 | - | 15 | ns |
| tPU | Chip Select Power-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Select Power-Down Time | - | 20 | - | 25 | - | 35 | - | 45 | ns |

NOTES:

1. Transition measured at $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed with the AC Test Load (Figure 2) by device characterization, but is not production tested.
2. " X " in part number indicates power rating ( S or L ).
3. $\overline{\mathrm{CMD}}$ access follows standard timing listed for both read and write accesses, ( $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ when $\overline{\mathrm{CMD}}=\mathrm{V}_{\mathrm{VLL}}$ ) or ( $\overline{\mathrm{CMD}}=\mathrm{V}_{\mathrm{IH}}$ when $\overline{\mathrm{CE}}=\mathrm{VIIL}^{\text {}}$ ).

## RANDOM ACCESS PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(2,4)}$

| Symbol | Parameter | IDT70824X20 COM'L ONLY |  | IDT70824X25 COM'L ONLY |  | IDT70824X35 |  | IDT70824X45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 20 | - | 25 | - | 35 | - | 45 | - | ns |
| tCW | Chip Select to End-of-Write | 15 | - | 20 | - | 25 | - | 30 | - | ns |
| tAW | Address Valid to End-of-Write ${ }^{(3)}$ | 15 | - | 20 | - | 25 | - | 30 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWP | Write Pulse Width ${ }^{(3)}$ | 13 | - | 20 | - | 25 | - | 30 | - | ns |
| tBP | Byte Enable Pulse Width ${ }^{(3)}$ | 15 | - | 20 | - | 25 | - | 30 | - | ns |
| tWR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWHZ | Write Enable Output High-Z Time ${ }^{(1)}$ | - | 10 | - | 12 | - | 15 | - | 15 | ns |
| tDW | Data Set-up Time | 13 | - | 15 | - | 20 | - | 25 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow | Output Active from End-of-Write | 3 | - | 3 | - | 3 | - | 3 | - | ns |

NOTES:
3099 tbl 21

1. Transition measured at $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed with the $A C$ Test Load (Figure 2) by device characterization, but is not production tested.
2. " $X$ " in part number indicates power rating ( S or L ).
3. $\overline{\mathrm{OE}}$ is continuously $\mathrm{HIGH}, \overline{\mathrm{OE}}=\mathrm{VIH}$. If during the $\mathrm{R} \bar{W}$ controlled write cycle the $\overline{\mathrm{OE}}$ is LOW, twP must be greater or equal to twHz + tDW to allow the DQ drivers to turn off and on the data to be placed on the bus for the required tDW. If $\overline{\mathrm{OE}}$ is HIGH during the R/W controlled write cycle, this requirement does not apply and the minimum write pulse is the specified tWP. For the $\overline{C E}$ controlled write cycle, $\overline{O E}$ may be LOW with no degradation to tcw timing.
4. $\overline{\mathrm{CMD}}$ access follows standard timing listed for both read and write accesses, ( $\overline{\mathrm{CE}}=\mathrm{VIH}$ when $\overline{\mathrm{CMD}}=\mathrm{VIL}$ ) or ( $\overline{\mathrm{CMD}}=\mathrm{VIH}$ when $\overline{\mathrm{CE}}=\mathrm{VIL})$.

## WAVEFORM OF READ CYCLES: RANDOM ACCESS PORT ${ }^{(1,2,3,4,5)}$



NOTES:

1. $\mathrm{R} \bar{W}$ is HIGH for Read cycle.
2. Address valid prior to or coincident with $\overline{C E}$ transition LOW; otherwise $t A A$ is the limiting parameter.

## WAVEFORM OF READ CYCLES: BUFFER COMMAND MODE



NOTES:

1. $\overline{C E}=\mathrm{VIH}$ when $\overline{C M D}=$ VIL.

WAVEFORM OF WRITE CYCLE NO. 1 (R/̄W CONTROLLED TIMING) RANDOM ACCESS PORT ${ }^{(1,6)}$


## WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\mathrm{CE}}, \overline{\mathrm{LB}}$, AND/OR $\overline{U B}$ CONTROLLED TIMING) RANDOM ACCESS PORT ${ }^{(1,6,7)}$



## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}, \overline{\mathrm{CE}}$, or $\overline{\mathrm{LB}}$ and $\overline{\mathrm{UB}}$ must be inactive during all address transitions.
2. A write occurs during the overlap of $\mathrm{R} \overline{\mathrm{N}}=\mathrm{V} \mathrm{IL}, \overline{\mathrm{CE}}=\mathrm{VIL}$ and $\overline{\mathrm{LB}}=\mathrm{VIL}$ and/or $\overline{\mathrm{UB}}=\mathrm{VIL}$.
3. twa is measured from the earlier of $\overline{C E}$ (and $\overline{L B}$ and/or $\overline{U B}$ ) or $R \bar{W}$ going HIGH to the end of the write cycle.
4. During this period, DQ pins are in the output state and the input signals must not be applied.
5. If the $\overline{C E} L O W$ transition occurs simultaneously with or after the $\mathrm{R} / \bar{W}$ LOW transition, the outputs remain in the high-impedance state.
6. $\overline{O E}$ is continuously $\mathrm{HIGH}, \overline{\mathrm{OE}}=\mathrm{VIH}$. If during the $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle the $\overline{\mathrm{OE}}$ is LOW, twP must be greater or equal to twHz + tow to allow the DQ drivers to turn off and on the data to be placed on the bus for the required tDW. If $\overline{O E}$ is HIGH during the R $W$ controlled write cycle, this requirement does not apply and the minimum write pulse is the specified IWP. For the $\overline{\mathrm{CE}}$ controlled write cycle, $\overline{O E}$ may be LOW with no degregation to tow timing.
7. DQour is never enabled, therefore the output is in High-Z state during the entire write cycle.
8. $\overline{\mathrm{CMD}}$ access follows the standard $\overline{\mathrm{CE}}$ access described above. If $\overline{\mathrm{CMD}}=\mathrm{VIL}$, then $\overline{\mathrm{CE}}$ must $=\mathrm{VIH}$ or, when $\overline{\mathrm{CE}}=\mathrm{VIL}, \overline{\mathrm{CMD}}$ must $=\mathrm{VIIH}^{\prime}$.

## SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(2)}$

| Symbol | Parameter | IDT70824X20 COM'L ONLY |  | IDT70824X25 COM'L ONLY |  | IDT70824X35 |  | IDT70824X45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| tCYC | Sequential Clock Cycle Time | 25 | - | 30 | - | 40 | - | 50 | - | ns |
| tCH | Clock Pulse HIGH | 12 | - | 12 | - | 15 | - | 18 | - | ns |
| tCL | Clock Pulse LOW | 12 | - | 12 | - | 15 | - | 18 | - | ns |
| tES | Count Enable and Address Pointer Set-up Time | 5 | - | 5 | - | 6 | - | 6 | - | ns |
| tEH | Count Enable and Address Pointer Hold Time | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tSOE | Output Enable to Data Valid | - | 8 | - | 10 | - | 15 | - | 20 | ns |
| tolz | Output Enable Low-Z Time ${ }^{(1)}$ | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tohz | Output Enable High-Z Time ${ }^{(1)}$ | - | 9 | - | 11 | - | 15 | - | 15 | ns |
| tCD | Clock to Valid Data | - | 20 | - | 25 | - | 35 | - | 45 | ns |
| tCKHZ | Clock High-Z Time ${ }^{(1)}$ | - | 12 | - | 14 | - | 17 | - | 20 | ns |
| tCKLZ | Clock Low-Z Time ${ }^{(1)}$ | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tEB | Clock to EOB | 13 | - | - | 15 | - | 18 | - | 23 | ns |

1. Transition measured at $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed with the AC Test Load (Figure 2) by device characterization, but is not production tested.
2. " X " in part numbers indicates power rating ( S or L ).

## SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(1)}$

| Symbol | Parameter | IDT70824X20 COM'L ONLY |  | IDT70824X25 COM'L ONLY |  | IDT70824X35 |  | IDT70824X45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |
| tCYC | Sequential Clock Cycle Time | 25 | - | 30 | - | 40 | - | 50 | - | ns |
| tFS | Flow Restart Time | - | 13 | - | 15 | - | 20 | - | 20 | ns |
| tws | Chip Select and Read/Write Set-up Time | 5 | - | 5 | - | 6 | - | 6 | - | ns |
| tWH | Chip Select and Read/Write Hold Time | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tDS | Input Data Set-up Time | 5 | - | 5 | - | 6 | - | 6 | - | ns |
| tDH | Input Data Hold Time | 2 | - | 2 | - | 2 | - | 2 | - | ns |

NOTE:

1. " X " in part numbers indicates power rating ( S or L ).

## SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS

 OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(1)}$| Symbol | Parameter | IDT70824X20 COM'L ONLY |  | IDT70824X25 COM'L ONLY |  | IDT70824X35 |  | IDT70824X45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| RESET CYCLE |  |  |  |  |  |  |  |  |  |  |
| tRSPW | Reset Pulse Width | 13 | - | 15 | - | 20 | - | 20 | - | ns |
| tWERS | Write Enable HIGH to Reset HIGH | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tRSRC | Reset HIGH to Write Enable LOW | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tRSFV | Reset HIGH to Flag Valid | 15 | - | 20 | - | 25 | - | 25 | - | ns |

NOTE:

1. " X " in part numbers indicates power rating ( S or L ).

SEQUENTIAL PORT: WRITE, POINTER LOAD NON-INCREMENTING READ


## NOTE:

See notes in Figure "Sequential Port: Write, Pointer Load, Burst Read".

SEQUENTIAL PORT: WRITE, POINTER LOAD, BURST READ


NOTES:

1. If $\overline{S L D}=V I L$, then address will be clocked in on the SCLK's rising edge.
2. If $\overline{C N T E N}=$ VIH for the SCLK's rising edge, the internal address counter will not advance.
3. Pointer is not incremented on cycle immediately following $\overline{S L D}$ even if $\overline{C N T E N}$ is LOW.

READ STRT/EOB FLAG TIMING - SEQUENTIAL PORT


## NOTES:

See notes in Figure "STRT/EOB Sequential Port Write Cycle".

## WAVEFORM OF WRITE CYCLES: SEQUENTIAL PORT



WAVEFORM OF BURST WRITE CYCLES: SEQUENTIAL PORT


NOTES:

1. If $\overline{S L D}=V$ IL, then address will be clocked in on the SCLK's rising edge.
2. If $\overline{C N T E N}=V_{I H}$ for the SCLK's rising edge, the internal address counter will not advance.
3. Pointer is not incrementing on cycle immediately following $\overline{\mathrm{SLD}}$ even if $\overline{\mathrm{CNTEN}}$ is Low.
4. If $\mathrm{SR} / \bar{W}=\mathrm{VIL}_{\text {IL }}$, data would be written to $D 0$ again since $\overline{\mathrm{CNTEN}}=\mathrm{V}_{\mathrm{IH}}$.
5. $\overline{\mathrm{SOE}}=V_{\text {IL }}$ makes no difference at this point since the $\mathrm{SR} \overline{\mathrm{W}}=\mathrm{V}_{\mathrm{IL}}$ disables the output until $\mathrm{SR} / \bar{W}=V_{I H}$ is clocked in on the next rising clock edge.

## WAVEFORM OF WRITE CYCLES: SEQUENTIAL PORT (STRT/EOB FLAG TIMING)



NOTES: (Also used in Figure "Read STRT/EOB Flag Timing")

1. If SSTRT $_{1}$ or SSTRT $_{2}=$ VIL, then address will be clocked in on the SCLK's rising edge.
2. If $\mathrm{CNTEN}=\mathrm{V}$ IH for the SCLK's rising edge, the internal address counter will not advance.
3. $\overline{S O E}$ will control the output and should be High on Power-Up. If $\overline{S C E}=$ VIL and is clocked in while $\operatorname{SR} / \bar{W}=V_{I H}$, the data addressed will be read out within that cycle. If $\overline{S C E}=$ VIL and is clocked in while $\mathrm{SR} / \overline{\mathrm{W}}=\mathrm{VIL}$, the data addressed will be written to if the last cycle was a Read. $\overline{\text { SOE may be used to control }}$ the bus contention and permit a Write on this cycle.
4. Unlike SLD case, CNTEN is not disabled on cycle immediately following SSTRT.
5. If $\mathrm{SR} / \overline{\mathrm{W}}=\mathrm{VIL}$, data would be written to DO again since $\overline{\mathrm{CNTEN}}=\mathrm{VIH}$.
6. $\overline{\text { SOE }}=$ VIL makes no difference at this point since the $S R \bar{W}=$ VIL disables the output until $S R \bar{W}=V_{I H}$ is clocked in on the next rising clock edge.

RANDOM ACCESS PORT - RESET TIMING


## RANDOM ACCESS PORT RESTART TIMING OF SEQUENTIAL PORT ${ }^{(1)}$



## NOTE:

1. The sequential port is in the STOP mode and is being restarted from the random port by the Bit 4 Counter Release (see Case 5).
2. " 0 " is written to Bit 4 from the random port at address $[\mathrm{A} 2-\mathrm{AO}]=100$, when $\overline{\mathrm{CMD}}=\mathrm{VIL}$ and $\overline{\mathrm{CE}}=\mathrm{VIH}$. The device is in the Buffer Command Mode (see Case 5).
3. CLR is an internal signal only and is shown for reference only.

## ORDERING INFORMATION



HIGH SPEED 128K (8K X 16 BIT) SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM ${ }^{\text {™ }}$ )

## FEATURES:

- $8 \mathrm{~K} \times 16$ Sequential Access Random Access Memory (SARAM ${ }^{\text {™ }}$ )
- Sequential Access from one port and standard Random Access from the other port
- Separate upper-byte and lower-byte control of the Random Access Port
- High-speed operation
- 20ns taa for random access port
- 20ns tcD for sequential port
- 25 ns clock cycle time
- Architecture based on Dual-Port RAM cells
- Electrostatic discharge $\geq 2001 \mathrm{~V}$, Class II
- Compatible with Intel BMIC and 82430 PCl Set
- Width and Depth Expandable
- Sequential side
- Address based flags for buffer control
- Pointer logic supports two internal buffers
- Battery backup operation-2V data retention
- TTL-compatible, single 5 V ( $\pm 10 \%$ ) power supply
- Available in 80 -pin TQFP and 84 -pin PGA
- Military product compliant to MIL-STD-883.
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications.


## DESCRIPTION:

The IDT70825 is a high-speed $8 \mathrm{~K} \times 16$ bit Sequential Access Random Access Memory (SARAM). The SARAM offers a single-chip solution to buffer data sequentially on one port, and be accessed randomly (asynchronously) through the other port. The device has a Dual-Port RAM based architecture with a standard SRAM interface for the random (asynchronous) access port, and a clocked interface with counter sequencing for the sequential (synchronous) access port.

Fabricated using CMOS high-performance technology, this memory device typically operates on less than 900 mW of power at maximum high-speed clock-to-data and Random Access. An automatic power down feature, controlled by $\overline{C E}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70825 is packaged in a 80-pin Thin Plastic Quad Flatpack (TQFP) or 84-pin Ceramic Pin Grid Array (PGA). Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM


PIN CONFIGURATIONS



NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate orientation of the actual part-marking.

## PIN DESCRIPTIONS: RANDOM ACCESS PORT

| SYMBOL | NAME | V/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| A0-A12 | Address Lines | 1 | Address inputs to access the 8192-word (16 bit) memory array. |
| DQ0-DQ15 | Inputs/Outputs | 1 | Random access data inputs/outputs for 16-bit wide data. |
| $\overline{\mathrm{CE}}$ | Chip Enable | 1 | When $\overline{\mathrm{CE}}$ is LOW, the random access port is enabled. When $\overline{\mathrm{CE}}$ is HIGH, the random access port is disabled into power-down mode and the DQ outputs are in the high-impedance state. All data is retained during $\overline{\mathrm{CE}}=\mathrm{VIH}$, unless it is altered by the sequential port. $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CMD}}$ may not be LOW at the same time. |
| $\overline{\mathrm{CMD}}$ | Control Register Enable | 1 | When $\overline{\mathrm{CMD}}$ is LOW, Address lines A0-A2, R $\bar{W}$, and inputs/outputs DQ0-DQ12, are used to access the control register, the flag register, and the start and end of buffer registers. CMD and $\overline{C E}$ may not be LOW at the same time. |
| R $\bar{W}$ | Read/Write Enable | 1 | If $\overline{\mathrm{CE}}$ is LOW and $\overline{\mathrm{CMD}}$ is HIGH, data is written into the array when $\mathrm{R} \overline{\mathrm{W}}$ is LOW and read out of the array when $\mathrm{R} \bar{W}$ is HIGH. If $\overline{\mathrm{CE}}$ is HIGH and $\overline{\mathrm{CMD}}$ is LOW, $\mathrm{R} \bar{W}$ is used to access the buffer command registers. $\overline{C E}$ and $\overline{C M D}$ may not be LOW at the same time. |
| $\overline{\mathrm{OE}}$ | Output Enable | 1 | When $\overline{O E}$ is LOW and R $\bar{W}$ is HIGH, DQO-DQ15 outputs are enabled. When $\overline{\mathrm{OE}}$ is HIGH, the DQ outputs are in the high-impedance state. |
| $\overline{\overline{L B}, \overline{U B}}$ | Lower Byte, Upper Byte Enables | 1 | When $\overline{\mathrm{LB}}$ is LOW, DQ0-DQ7 are accessible for read and write operations. When $\overline{\mathrm{LB}}$ is $\mathrm{HIGH}, \mathrm{DQO}$ DQ7 are tri-stated and blocked during read and write operations. UB controls access for DQ8DQ15 in the same manner and is asynchronous from $\overline{L B}$. |
| VCC | Power Supply |  | Seven +5 V power supply pins. All Vcc pins must be connected to the same +5V VCC supply. |
| GND | Ground |  | Nine Ground pins. All Ground pins must be connected to the same Ground supply. |

PIN DESCRIPTIONS: SEQUENTIAL ACCESS PORT

| SYMBOL | NAME | IVO | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SDQO- } \\ & \text { SDQQ15 } \end{aligned}$ | Inputs | I/O | Sequential data inputs/outputs for 16-bit wide data. |
| SCLK | Clock | 1 | SDQo-SDQ15, $\overline{\text { SCE }}$, SR $\bar{W}$, and $\overline{\text { SLD }}$ are registered on the LOW-to-HIGH transition of SCLK. Also, the sequential access port address pointer increments by 1 on each LOW-to-HIGH transition of SCLK when CNTEN is LOW. |
| $\overline{\text { SCE }}$ | Chip Enable | 1 | When SCE is LOW, the sequential access port is enabled on the LOW-to-HIGH transition of SCLK. When SCE is HIGH, the sequential access port is disabled into powered-down mode on the LOW-to-HIGH transition of SCLK, and the SDQ outputs are in the high-impedance state. All data is retained, unless altered by the random access port. |
| $\overline{\text { CNTEN }}$ | Counter Enable | 1 | When CNTEN is LOW, the address pointer increments on the LOW-to-HIGH transition of SCLK. |
| SR $\bar{W}$ | Read/Write Enable | 1 | When SR $\bar{W}$ and SCE are LOW, a write cycle is initiated on the LOW-to-HIGH transition of SCLK. When SR $\overline{\mathcal{N}}$ is HIGH, and SCE and SOE are LOW, a read cycle is initiated on the LOW-to-HIGH transition of SCLK. |
| $\overline{\text { SLD }}$ | Address Pointer Load Control | 1 | When SLD is sampled LOW, there is an internal delay of one cycle before the address pointer changes. When SLD is LOW, data on the inputs SDQO-SDQ12 is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following SLD, the address pointer changes to the address location contained in the data-in register. SSTRT1 and SSTRT2 may not be LOW while SLD is LOW or during the cycle following SLD. |
| $\begin{array}{\|l\|} \hline \hline \text { SSTRT1, } \\ \hline \text { SSTRT2 } \end{array}$ | Load Start of Address Register | 1 | When SSTRT1 or SSTRT2 2 is LOW, the start of address register \#1 or \#2 is loaded into the address pointer on the LOW-to-HIGH transition of SCLK. The start addresses are stored in internal registers. $\overline{\text { SSTRT1 }} 1$ and $\overline{\text { SSTRT2 }} 2$ may not be LOW while $\overline{\text { SLD }}$ is LOW or during the cycle following SLD. |
| $\begin{aligned} & \overline{\mathrm{EOB}} 1, \\ & \mathrm{EOB} 2 \end{aligned}$ | End of Buffer Flag | 0 | $\overline{\text { EOB }} 1$ or $\overline{\mathrm{EOB}} 2$ is output LOW when the address pointer is incremented to match the address stored in the end of buffer registers. The flags can be cleared by either asserting RST LOW or by writing zero into bit 0 and/or bit 1 of the control register at address 101. $\overline{\mathrm{EOB}} 1$ and $\overline{\mathrm{EOB}} 2$ are dependent on separate internal registers, and therefore separate match addresses. |
| $\overline{\text { SoE }}$ | Output Enable | 1 | $\overline{\text { SOE controls the data outputs and is independent of SCLK. When } \overline{\text { SOE }} \text { is LOW, output buffers }}$ and the sequentially addressed data is output. When SOE is HIGH, the SDQ output bus is in the high-impedance state. SOE is asynchronous to SCLK. |
| $\overline{\text { RST }}$ | Reset | 1 | When $\overline{\text { RST }}$ is LOW, all internal registers are set to their default state. The address pointer is set to zero and the $\overline{\mathrm{EOB}} 1$ and $\overline{\mathrm{EOB}} 2$ flags are set HIGH. $\overline{\mathrm{RST}}$ is asynchronous to SCLK. |

Note: "I/O" is bidirectional Input and Output. "I" is Input and "O" is Output.
3016 tbl 02

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Milltary | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed Vcc +0.5 V for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of VTERM $\geq \mathrm{Vcc}$ +0.5 V .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | VCC |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| $3016 \mathrm{tblo4}$ |  |  |  |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

1. $\mathrm{VIL} \geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns.
2. Vterm must not exceed Vcc +0.5 V .

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}$, TQFP only)

| Symbol | Parameter $^{(1)}$ | Conditions $^{(2)}$ | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN = 3dV | 9 | pF |
| COUT | Output <br> Capacitance | VOUT = 3dV | 10 | pF |
| NOTE: |  |  |  |  |

1. This parameter is determined by device characterization, but is not production tested.
2. 3 dV references the interpolated capacitance when the input and output signals switch from $O V$ to 3 V or from 3 V to OV .

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VCC = 5.0V $\pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT70825S |  | IDT70825L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| IILII | Input Leakage Current | VCC = Max. VIN = GND to VCC | - | 5.0 | - | 1.0 | $\mu \mathrm{A}$ |
| IlLOI | Output Leakage Current | $\mathrm{VCC}=$ Max. $\overline{\mathrm{CE}}$ and $\overline{\mathrm{SCE}}=\mathrm{VIH}$ VOUT = GND to Vcc | - | 5.0 | - | 1.0 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}, \mathrm{VCC}=\mathrm{Min}$. | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{VCC}=\mathrm{Min}$. | 2.4 | - | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}($ VCC $=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Condition | Version | $\begin{array}{\|c\|} \hline \text { 70825X20 } \\ \text { COM'L ONLY } \end{array}$ |  | $\begin{array}{\|c\|} \hline 70825 \text { X25 } \\ \text { COM'L ONLY } \\ \hline \end{array}$ |  | 70825X35 |  | 70825X45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. ${ }^{(2)}$ | Max. | Typ. | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. |  |
| ICC | Dynamic Operating Current (Both Ports Active) | $\overline{\mathrm{CE}}=$ VIL, Outputs Open, $\overline{\text { SCE }}=$ VIL $^{(5)}$ | $\begin{array}{ll}\text { MIL. } & \text { S } \\ & \text { L }\end{array}$ | - | - | - | - | $\begin{aligned} & \hline 160 \\ & 160 \end{aligned}$ | $\begin{aligned} & 400 \\ & 340 \end{aligned}$ | $\begin{aligned} & 155 \\ & 155 \end{aligned}$ | $\begin{aligned} & 400 \\ & 340 \end{aligned}$ | mA |
|  |  | $\mathrm{f}=\mathrm{fmAX}{ }^{(3)}$ | $\begin{array}{\|r\|} \hline \text { COM'L. S } \\ \mathrm{L} \\ \hline \end{array}$ | $\begin{aligned} & 180 \\ & 180 \end{aligned}$ | $\begin{aligned} & 380 \\ & 330 \\ & \hline \end{aligned}$ | $\begin{aligned} & 170 \\ & 170 \end{aligned}$ | $\begin{aligned} & 360 \\ & 310 \end{aligned}$ | $\begin{aligned} & \hline 160 \\ & 160 \end{aligned}$ | $\begin{aligned} & 340 \\ & 290 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 155 \\ & 155 \end{aligned}$ | $\begin{aligned} & 340 \\ & 290 \end{aligned}$ |  |
| ISB1 | Standby Current (Both Ports - TTL Level Inputs) | $\begin{aligned} & \overline{\mathrm{SCE} \text { and } \overline{\mathrm{CE}} \geq \mathrm{VIH}^{(7)}} \\ & \overline{\mathrm{CMD}}=\mathrm{VIH} \\ & f=f \mathrm{MAX}^{(3)} \end{aligned}$ | MIL. S <br>  L | - | 二 | - | - | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & 85 \\ & 65 \end{aligned}$ | $\begin{aligned} & \hline 16 \\ & 16 \end{aligned}$ | $\begin{aligned} & 85 \\ & 65 \end{aligned}$ | mA |
|  |  |  | COM'L. S | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 70 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 70 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 70 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 16 \\ & 16 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 70 \\ & 50 \\ & \hline \end{aligned}$ |  |
| ISB2 | Standby Current (One Port - TTL Level Input) | $\overline{\mathrm{CE}}$ or $\overline{\mathrm{SCE}}=\mathrm{VIH}$ Active Port Outputs Open, $f=$ fmax $^{(3)}$ | $\begin{array}{ll}\text { MIL. } & \mathrm{S} \\ & \text { L }\end{array}$ | - | - | - | - | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ | $\begin{aligned} & 290 \\ & 250 \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 290 \\ & 250 \end{aligned}$ | mA |
|  |  |  | $\begin{array}{r} \hline \text { COM'L.S } \\ \mathrm{L} \end{array}$ | $\begin{aligned} & \hline 115 \\ & 115 \end{aligned}$ | $\begin{aligned} & 260 \\ & 230 \end{aligned}$ | $\begin{aligned} & 105 \\ & 105 \end{aligned}$ | $\begin{aligned} & 250 \\ & 220 \end{aligned}$ | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ | $\begin{aligned} & 240 \\ & 210 \\ & \hline \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 240 \\ & 210 \\ & \hline \end{aligned}$ |  |
| ISB3 | Full Standby Current (Both Ports - CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}}$ and $\overline{S C E} \geq V C C-0.2 V^{(6,7)}$ | $\begin{array}{ll}\text { MIL. } & \text { S } \\ & \text { L }\end{array}$ | - | - | 二 | - | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | mA |
|  |  | VIN $\geq$ Vcc -0.2 V or $\mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)}$ | $\begin{array}{\|r\|} \hline \text { COM'L. S } \\ \mathrm{L} \end{array}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | 15 5 |  |
| ISB4 | Full Standby Current (One Port - CMOS Level Inputs) | One Port $\overline{C E}$ or $\overline{S C E} \geq$ VCc - 0.2V ${ }^{(6)}$ Outputs Open | $\begin{array}{ll}\text { MIL. } & \text { S } \\ & \text { L }\end{array}$ | - | - | - | - | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 260 \\ & 215 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 260 \\ & 215 \end{aligned}$ | mA |
|  |  | (Active port), $f=$ fmax $^{(3)}$ <br> $\mathrm{VIN} \geq \mathrm{VCC}-0.2 \mathrm{~V}$ or <br> VIN $\leq 0.2 \mathrm{~V}$ | COM'L. S | 110 110 | 240 200 | 100 100 | $\begin{array}{r} 230 \\ 190 \\ \hline \end{array}$ | 90 90 | $\begin{aligned} & 220 \\ & 180 \\ & \hline \end{aligned}$ | 85 <br> 85 | $\begin{aligned} & 220 \\ & 180 \\ & \hline \end{aligned}$ |  |

NOTES:

1. ' X ' in part number indicates power rating ( S or L ).
2. $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}$; guaranteed by device characterization but not production tested.
3. At $\mathrm{f}=\mathrm{fMAX}$, address, control lines (except Output Enable), and SCLK are cycling at the maximum frequency read cycle of $1 / \mathrm{tRC}$.
4. $f=0$ means no address or control lines change.
5. SCE may transition, but is Low (SCE=VIL) when clocked in by SCLK.
6. SCE may be $\leq 0.2 \mathrm{~V}$, after it is clocked in, since SCLK $=\mathrm{VIH}$ must be clocked in prior to powerdown.
7. If one port is enabled (either $\overline{C E}$ or $\overline{S C E}=L o w)$ then the other port is disabled (SCE or $C E=$ High, respectively). CMOS High $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ and Low $\leq 0.2 \mathrm{~V}$, and TTL High $=\mathrm{ViH}$ and Low $=$ VIL.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES
(L VERSION ONLY) (VLC $\leq 0.2 \mathrm{~V}, \mathrm{VHC} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ )

| Symbol | Parameter | Test Condition | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | VCC for Data Retention | $\mathrm{VCC}=2 \mathrm{~V}$ | 2.0 | - | - | V |
| ICCDR | Data Retention Current | $\overline{\mathrm{CE}}=\mathrm{VHC} \quad$ MIL. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{VIN}=\mathrm{VHC}$ or $=$ VLC COM'L. | - | 100 | 1500 |  |
| tCDR ${ }^{(3)}$ | Chip Deselect to Data Retention Time | $\begin{aligned} & \overline{\mathrm{SCE}}=\mathrm{VHC}{ }^{(4)} \text { when } \mathrm{SCLK}=\neq \mathrm{F} \\ & \overline{\mathrm{CMD}}=\mathrm{VHC} \end{aligned}$ | 0 | - | - | ns |
| $\mathrm{tR}^{(3)}$ | Operation Recovery Time |  | tRC ${ }^{(2)}$ | - | - | ns |

NOTES:
3016 tbl 09

1. $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{VCc}=2 \mathrm{~V}$; guaranteed by device characterization but not production tested.
2. $\mathrm{trc}=$ Read Cycle Time
3. This parameter is guaranteed by device characterization, but is not production tested.
4. To initiate data retention, $\overline{S C E}=$ VIH must be clocked in.

5. $\overline{\operatorname{SCE}}$ is synchronized to the sequential clock input.
6. $\overline{C M D} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$.


Figure 1. AC Output Test Load


Figure 2. Output Test Load (for tcLz, tBLZ, tolz, tCHz, tBHz, tohz, twhz, tcKHz, and tcKLz) Including scope and jig.


Figure 1A. Lumped Capacitance Load Typical Derating Curve

TRUTH TABLE: RANDOM ACCESS READ AND WRITE ${ }^{(1,2)}$

| Inputs/Outputs |  |  |  |  |  |  |  | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | $\overline{\text { CMD }}$ | R $\bar{W}$ | $\overline{O E}$ | $\overline{\text { LB }}$ | $\overline{\text { UB }}$ | DQ0-DQ7 | DQ8-DQ15 |  |
| L | H | H | L | L | L | DATAOUT | DATAOUT | Read both Bytes. |
| L | H | H | L | L | H | DATAOUT | High-Z | Read lower Byte only. |
| L | H | H | L | H | L | High-Z | DATAOUT | Read upper Byte only. |
| L | H | L | $\mathrm{H}^{(3)}$ | L | L | DATAIN | DATAIN | Write to both Bytes. |
| L | H | L | $\mathrm{H}^{(3)}$ | L | H | DATAIN | High-Z | Write to lower Byte only. |
| L | H | L | $H^{(3)}$ | H | L | High-Z | DATAIN | Write to upper Byte only. |
| H | H | X | $\overline{\text { X }}$ | X | X | High-Z | High-Z | Both Bytes deselected and powered down. |
| L | H | H | H | X | X | High-Z | High-Z | Outputs disabled but not powered down. |
| L | H | X | X | H | H | High-Z | High-Z | Both Bytes deselected but not powered down. |
| H | L | L | $\mathrm{H}^{(3)}$ | $L^{(4)}$ | $L^{(4)}$ | DATAIN | DATAIN | Write DQ0-DQ12 to the Buffer Command Register. |
| H | L | H | L | $L^{(4)}$ | $L^{(4)}$ | DATAOUT | DATAOUT | Read contents of the Buffer Command Register via DQ0-DQ12. |

NOTE:
3016 tbl 11

1. $\mathrm{H}=\mathrm{V}_{\mathrm{IH}}, \mathrm{L}=\mathrm{VIL}_{\mathrm{IL}}, \mathrm{X}=$ Don't Care, and High $-\mathrm{Z}=$ High-impedance.
2. $\overline{\operatorname{RST}}, \overline{\text { SCE }}, \overline{C N T E N}, \mathrm{SR} \bar{W}, \overline{\mathrm{SLD}}, \overline{\text { SSTRT1} 1, ~} \overline{S S T R T} 2$, SCLK, SDQO-SDQ15, $\overline{\mathrm{EOB}} 1, \overline{\mathrm{EOB}} 2$, and $\overline{\text { SOE }}$ are unrelated to the random access port control and operation.
3. If $\overline{\mathrm{OE}}=$ VIL during write, twhz must be added to the twp or tcw write pulse width to allow the bus to float prior to being driven.
4. Byte operations to control register using $\overline{U B}$ and $\overline{\mathrm{LB}}$ separately are also allowed.

## TRUTH TABLE: SEQUENTIAL READ ${ }^{(1,2,3,4,5)}$

| Inputs/Outputs |  |  |  |  |  |  |  | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK | SCE | CNTEN | SR $\bar{W}$ | EOB1 | EOB2 | SOE | SDQ |  |
| $\checkmark$ | L | L | H | LOW | LAST | L | [EOB1] | Counter Advanced Sequential Read with EOB1 reached. |
| $F$ | L | H | H | LAST | LAST | L | [EOB1-1] | Non-Counter Advanced Sequential Read, without EOB1 reached. |
| $\cdots$ | L | L | H | LAST | LOW | L | [EOB2] | Counter Advanced Sequential Read with $\overline{\mathrm{EOB}} 2$ reached. |
| $f$ | L | H | H | LAST | LAST | L | [EOB2-1] | Non-Counter Advanced Sequential Read without EOB2 reached. |
| F | L | L | H | LOW | LOW | H | HIGH-Z | Counter Advanced Sequential Non-Read with $\overline{\mathrm{EOB}} 1$ and $\overline{\mathrm{EOB}} 2$ reached. |

NOTES:
3016 tbl 12

1. $\mathrm{H}=\mathrm{V}_{\mathrm{IH}}, \mathrm{L}=\mathrm{V}_{\mathrm{IL}}, \mathrm{X}=$ Don't Care, High-Z $=$ High impedance, and Low $=\mathrm{VoL}$.
2. $\overline{R S T}, \overline{\text { SLD }}, \overline{\text { SSTRT1 }} 1$, SSTRT2 are continuously HIGH during sequential access, other than pointer access operations.
3. ' CX ]' refers to the contents of address ' X '.
4. $\overline{C E}, \overline{O E}, R \bar{W}, \overline{C M D}, \overline{L B}, \overline{U B}$, and $D Q 0-D Q 15$ are unrelated to the sequential port control and operation except for $\overline{C M D}$ which must not be used concurrently with the sequential port operation (due to the counter and register control). $\overline{\mathrm{CMD}}$ should be $\mathrm{HIGH}(\overline{\mathrm{CMD}}=\mathrm{VIH}$ ) during sequential port access.
5. "LAST" refers to the previous value still being output, no change.

## TRUTH TABLE: SEQUENTIAL WRITE ${ }^{(1,2,3,4,5,6)}$

| Inputs/Outputs |  |  |  |  |  |  |  | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK | $\overline{\text { SCE }}$ | CNTEN | SR/W | EOB1 | EOB2 | SOE | SDQ |  |
| f | L | H | L | LAST | LAST | H | SDQIN | Non-Counter Advanced Sequential Write, without EOB1 or $\overline{\mathrm{EOB}} 2$ reached |
| $\sim$ | L | L | L | LOW | LOW | H | SDQIN | Counter Advanced Sequential Write with $\overline{\mathrm{EOB}} 1$ and $\overline{\mathrm{EOB}} 2$ reached. |
| - | H | X | X | LAST | LAST | X | High-Z | No Write or Read due to Sequential port Deselect. |

## NOTES:

3016 tbl 13

1. $\mathrm{H}=\mathrm{V}_{\mathrm{IH}}, \mathrm{L}=\mathrm{VIL}_{\mathrm{IL}}, \mathrm{X}=$ Don't Care, and High-Z $=$ High-impedance. LOW $=$ VoL.
2. $\overline{\operatorname{RS}}, \overline{\text { SLD }}, \overline{\text { SSTRT1 }}, \overline{\text { SSTRT2 }} 2$ are continuously HIGH during a sequential write access, other than pointer access operations.
3. $\overline{C E}, \overline{O E}, R \bar{W}, \overline{C M D}, \overline{L B}, \overline{U B}$, and DQO-DQ15 are unrelated to the sequential port control and operation except for $\overline{C M D}$ which must not be used concurrently with the sequential port operation (due to the counter and register control). $\overline{\mathrm{CMD}}$ should be $\mathrm{HIGH}(\overline{\mathrm{CMD}}=\mathrm{V}$ IH $)$ during sequential port access.
4. $\overline{\text { SOE must be }}$ HIGH ( $\overline{\mathrm{SOE}}=\mathrm{VIH}$ ) prior to write conditions only if the previous cycle is a read cycle, since the data being written must be an input at the rising edge of the clock during the cycle in which $\mathrm{SR} \overline{\mathrm{N}}=\mathrm{VIL}$.
5. SDQin refers to SDQ0-SDQ15 inputs.
6. "LAST" refers to the previous value still being output, no change.

## TRUTH TABLE: SEQUENTIAL ADDRESS POINTER OPERATIONS ${ }^{(1,2,3,4,5)}$

| Inputs/Outputs |  |  |  | MODE |  |
| :---: | :---: | :---: | :---: | :---: | :--- |
| SCLK | $\overline{\text { SLD }}$ | $\overline{\text { SSTRT1 }}$ | $\overline{\text { SSTRT2 }}$ |  |  |
| $\boldsymbol{f}$ | H | L | H |  | Start address for Buffer \#1 loaded into Address Pointer. |
| $\boldsymbol{f}$ | H | H | L | X | Start address for Buffer \#2 loaded into Address Pointer. |
| $\boldsymbol{f}$ | L | H | H | $\mathrm{H}^{(6)}$ | Data on SDQo-SDQ12 loaded into Address Pointer . |

## NOTES:

3016 tbl 14

1. $\mathrm{H}=\mathrm{V}_{\mathrm{iH}}, \mathrm{L}=\mathrm{V}_{\mathrm{L}}, \mathrm{X}=$ Don't Care, and High-Z = High-impedance.
2. $\overline{\text { RST }}$ is continuously HIGH. The conditions of $\overline{\text { SCE }}, \overline{C N T E N}$, and SR/W are unrelated to the sequential address pointer operations.
3. $\overline{C E}, \overline{O E}, R \bar{W}, \overline{L B}, \overline{U B}$, and DQo-DQ15 are unrelated to the sequential port control and operation, except for $\overline{C M D}$ which must not be used concurrently with the sequential port operation (due to the counter and register control). $\overline{\mathrm{CMD}}$ should be HIGH (CMD $=\mathrm{VIH}$ ) during sequential port access.
4. Address pointer can also change when it reaches an end of buffer address. See Flow Control Bits table.
5. When $\overline{S L D}$ is sampled LOW, there is an internal delay of one cycle before the address pointer changes. The state of CNTEN is ignored and the address is not incremented during the two cycles.
6. SOE may be LOW with SCE deselect or in the write mode using SR $\overline{\mathcal{W}}$.

## ADDRESS POINTER LOAD CONTROL (SLD)

In SLD mode, there is an internal delay of one cycle before the address pointer changes in the cycle following SLD. When $\overline{\text { SLD }}$ is LOW, data on the inputs SDQo-SDQ12 is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following $\overline{S L D}$, the address pointer changes to the
address location contained in the data-in register. SSTRT1, $\overline{\text { SSTRT }} 2$ may not be low while $\overline{\text { SLD }}$ is LOW, or during the cycle following SLD. The SSTRT1 and SSTRT2 require only one clock cycle, since these addresses are pre-loaded in the registers already.
$\overline{\text { SLD MODE }}{ }^{(1)}$


NOTE:

1. At SCLK edge (A), SDQ0-SDQ12 data is loaded into a data-in register. At edge (B), contents of the data-in register are loaded into the address pointer (i.e. address pointer changes). At SCLK edge (A), SSTRT1 and SSTRT2 must be high to ensure for proper sequential address pointer loading. At SCLK edge (B), $\overline{\text { SLD }}$ and $\overline{S S T R T}_{1,2}$ must be high to ensure for proper sequential address pointer loading. For $\overline{\text { SSTRT }} 1^{0}$ or SSTRT 2 , the data to be read will be ready for edge $(B)$, while data will not be ready at edge $(B)$ when $\overline{S L D}$ is used, but will be ready at edge (C).

SEQUENTIAL LOAD OF ADDRESS INTO POINTER/COUNTER ${ }^{(1)}$


NOTE:

1. "H" = VIH for the SDQ intput state.

## Reset ( $\overline{\text { RST }}$ )

Setting RST LOW resets the control state of the SARAM. RST functions asynchronously of SCLK, (i.e. not registered). The default states after a reset operation are as follows:

| Register | Contents |
| :--- | :---: |
| Address Pointer | 0 |
| EOB Flags | Cleared to High state |
| Buffer Flow Mode | BUFFER CHAINING |
| Start Address Buffer \#1 | $0 \quad(1)$ |
| End Address Buffer \#1 | $4096 \quad(4 \mathrm{~K})$ |
| Start Address Buffer \#2 | $4096 \quad(4 \mathrm{~K}+1)$ |
| End Address Buffer \#2 | $8191 \quad(8 \mathrm{~K})$ |
| Registered State | $\overline{\mathrm{SCE}}=\mathrm{VIH}, \mathrm{SR} \overline{\mathrm{W}}=\mathrm{VIL}$ |

3016 tbl 15

## BUFFER COMMAND MODE ( $\overline{C M D})$

Buffer Command Mode ( $\overline{\mathrm{CMD}}$ ) allows the random access port to control the state of the two buffers. Address pins $\mathrm{A} 0-\mathrm{A} 2$ and I/O pins DQ0-DQ12 are used to access the start of buffer and the end of buffer addresses and to set the flow control mode of each buffer. The Buffer Command Mode also allows
reading and clearing the status of the EOB flags. Seven different CMD cases are available depending on the conditions of A0-A2 and R/W. Address bits A3-A12 and data I/O bits DQ13-DQ15 are not used during this operation.

## RANDOM ACCESS PORT $\overline{C M D}$ MODE ${ }^{(1)}$

| Case \# | A2-A0 | $\mathbf{R} \overline{\mathcal{W}}$ | DESCRIPTIONS |
| :---: | :---: | :---: | :--- |
| 1 | 000 | $0(1)$ | Write (read) the start address of Buffer \#1 through DQ0-DQ12. |
| 2 | 001 | $0(1)$ | Write (read) the end address of Buffer \#1 through DQ0-DQ12. |
| 3 | 010 | $0(1)$ | Write (read) the start address of Buffer \#2 through DQ0-DQ12. |
| 4 | 011 | $0(1)$ | Write (read) the end address of Buffer \#2 through DQ0-DQ12. |
| 5 | 100 | $0(1)$ | Write (read) flow control register |
| 6 | 101 | 0 | Write only - clear EOB1 and/or EOB2 flag |
| 7 | 101 | 1 | Read only - flag status register |
| 8 | $110 / 111$ | $(X)$ | (Reserved) |

## NOTES:

1. $R / \bar{W}$ input " $0(1)$ " indicates a write(0) or read(1) occurring with the same address input.

## CASES 1 THROUGH 4: START AND END OF BUFFER REGISTER DESCRIPTION(1,2)



NOTES:

1. " H " $=\mathrm{VoH}$ for DQ in the output state and "Don't Cares" for DQ in the input state.

3016 drw 10
2. A write into the buffer occurs when $\mathrm{R} \overline{\mathrm{W}}=\mathrm{VIL}$ and a read when $\mathrm{R} / \bar{W}=\mathrm{VIH}$. $\overline{\mathrm{EOB}} 1 / \overline{\mathrm{SOB}} 1$ and $\overline{\mathrm{EOB}} 2 / \overline{\mathrm{SOB}} 2$ are chosen through address $\mathrm{A} 0-\mathrm{A} 2$ while $\overline{\mathrm{CMD}}$ $=\mathrm{VIL}$ and $\overline{\mathrm{CE}}=\mathrm{V} / \mathrm{H}$.

## CASE 5: BUFFER FLOW MODES

Within the SARAM, the user can designate one of four buffer flow modes for each buffer. Each buffer flow mode defines a unique set of actions for the sequential port address pointer and EOB flags. In BUFFER CHAINING mode, after the address pointer reaches the end of the buffer, it sets the corresponding EOB flag and continues from the start address
of the other buffer. In STOP mode, the address pointer stops incrementing after it reaches the end of the buffer. In LINEAR mode, the address pointer ignores the end of buffer address and increments past it, but sets the EOB flag. MASK mode is the same as LINEAR mode except EOB flags are not set.

## FLOW CONTROL REGISTER DESCRIPTION ${ }^{(1,2)}$



1. " H " $=\mathrm{VoH}$ for DQ in the output state and "Don't Cares"' for DQ in the input state.

3016 drw 11
2. Writing a 0 into bit 4 releases the address pointer after it is stopped due to the STOP mode and allows sequential write operations to resume. This occurs asynchronously of SCLK, and therefore caution should be taken. The pointer will be at address EOB +2 on the next rising edge of SCLK that is enabled by CNTEN. The pointer is also released by RST, $\overline{\text { SLD }}, \overline{\text { SSTRT1 }} 1$ and SSTRT2 operations.

## FLOW CONTROL BITS

| Flow Control Bits |  | Functional Description |
| :---: | :---: | :---: |
| $\begin{array}{r} \text { Bit } 1 \& \text { Bit } 0 \\ \text { Bit } 3 \text { \& Bit 2) } \end{array}$ | Mode |  |
| 00 | BUFFER CHAINING | $\overline{\mathrm{EOB}} 1$ ( $\overline{\mathrm{EOB}} 2$ ) is asserted (Active Low output) when the pointer matches the end address of Buffer \#1 (Buffer \#2). The pointer value is changed to the start address of Buffer \#2 (Buffer \#1). ${ }^{(1,3)}$ |
| 01 | STOP | $\overline{\mathrm{EOB}} 1$ ( $\overline{\mathrm{EOB}} 2$ ) is asserted when the pointer matches the end address of Buffer \#1 (Buffer \#2). The address pointer will stop incrementing when it reaches the next address ( $\overline{\mathrm{EOB}}$ address +1 ), if $\overline{\mathrm{CNTEN}}$ is Low on the next clock's rising edge. Otherwise, the address pointer will stop incrementing on $\overline{\mathrm{EOB}}$. Sequential write operations are inhibited after the address pointer is stopped. The pointer can be released by bit 4 of the flow control register. ${ }^{(1,2,4)}$ |
| 10 | LINEAR | $\overline{E O B} 1$ ( $\overline{\mathrm{EOB}} 2$ ) is asserted when the pointer matches the end address of Buffer \#1 (Buffer \#2). The pointer keeps incrementing for further operations. ${ }^{1)}$ |
| 11 | MASK | $\overline{\mathrm{EOB}} 1$ ( $\overline{\mathrm{EOB}} 2$ ) is not asserted when the pointer reaches the end address of Buffer \#1 (Buffer \#2), although the flag status bits will be set. The pointer keeps incrementing for further operations. |

NOTES:
3016 tbl 17

1. $\overline{E O B}_{1}$ and $\overline{\mathrm{EOB}}_{2}$ may be asserted (set) at the same time, if both end addresses have been loaded with the same value.
2. $\overline{C M D}$ Flow Control bits are unchanged, the count does not continue advancement.
3. If $\overline{E O B}_{1}$ and $\overline{E O B}_{2}$ are equal, then the pointer will jump to the start of Buffer \#1.
4. If counter has stopped at EOBx and was released by bit 4 of the flow control register, $\overline{C N T E N}$ must be LOW on the next rising edge of SCLK otherwise the flow control will remain in the STOP mode.

## CASES 6 AND 7: FLAG STATUS REGISTER BIT DESCRIPTION ${ }^{(1)}$



## CASES 6: FLAG STATUS REGISTER WRITE CONDITIONS ${ }^{(1)}$

| Flag Status Bit 0, (Bit 1) | Functional Description |
| :---: | :---: |
| 0 | Clears Buffer Flag $\overline{\mathrm{EOB}} 1$, ( $\overline{\mathrm{EOB}} 2$ ). |
| 1 | No change to the Buffer Flag. ${ }^{(2)}$ |

## NOTE:

3016 tbl 18

1. Either bit 0 or bit 1 , or both bits, may be changed simultaneously. One may be cleared while the second is left alone or cleared.
2. Remains as it was prior to the CMD operation, either HIGH (1) or LOW (0).

CASE 7: FLAG STATUS REGISTER READ CONDITIONS

| Flag Status Bit 0, (Bit 1) | Functional Description |
| :---: | :--- |
| 0 | $\overline{\mathrm{EOB} 1}(\overline{\mathrm{EOB}} 2)$ flag has not been set, the <br> Pointer has not reached the End of the <br> Buffer. |
| 1 | $\overline{\mathrm{EOB}} 1(\overline{\mathrm{EOB}} 2)$ flag has been set, the <br> Pointer has reached the End of the Buffer. |
| 3016 tы 19 |  |

## CASES 8 AND 9: (RESERVED)

lllegal operations. All outputs will be HIGH on the DQ bus during a READ.

## RANDOM ACCESS PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE $(2,3)$

| Symbol | Parameter | IDT70825X20 COM'L ONLY |  | IDT70825X25 <br> COM'L ONLY |  | IDT70825X35 |  | IDT70825X45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |


| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRC | Read Cycle Time | 20 | - | 25 | - | 35 | - | 45 | - | ns |
| tAA | Address Access Time | - | 20 | - | 25 | - | 35 | - | 45 | ns |
| tACE | Chip Enable Access Time | - | 20 | - | 25 | - | 35 | - | 45 | ns |
| tBE | Byte Enable Access Time | - | 20 | - | 25 | - | 35 | - | 45 | ns |
| tOE | Output Enable Access Time | - | 10 | - | 10 | - | 15 | - | 20 | ns |
| tOH | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tCLZ | Chip Select Low-Z Time ${ }^{(1)}$ | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tBLZ | Byte Enable Low-Z Time ${ }^{(1)}$ | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tOLZ | Output Enable Low-Z Time ${ }^{(1)}$ | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tCHz | Chip Select High-Z Time ${ }^{(1)}$ | - | 10 | - | 12 | - | 15 | - | 15 | ns |
| tBHZ | Byte Enable High-Z Time ${ }^{(1)}$ | - | 10 | - | 12 | - | 15 | - | 15 | ns |
| tohz | Output Enable High-Z Time ${ }^{(1)}$ | - | 9 | - | 11 | - | 15 | - | 15 | ns |
| tPU | Chip Select Power-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Select Power-Down Time | - | 20 | - | 25 | - | 35 | - | 45 | ns |

## NOTES:

1. Transition measured at $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed with the AC Test Load (Figure 2) by device characterization, but is not production tested.
2. "X" in part number indicates power rating ( $S$ or $L$ ).
3. $\overline{C M D}$ access follows standard timing listed for both read and write accesses, ( $\overline{C E}=V_{I H}$ when $\overline{C M D}=V$ IL $)$ or ( $\overline{C M D}=V_{I H}$ when $\left.\overline{C E}=V_{I L}\right)$.

## RANDOM ACCESS PORT: AC ELECTRICAL CHARACTERISTICS

OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE $(2,4)$

| Symbol | Parameter | IDT70825X20 COM'L ONLY |  | IDT70825X25 <br> COM'L ONLY |  | IDT70825X35 |  | IDT70825X45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 20 | - | 25 | - | 35 | - | 45 | - | ns |
| tcw | Chip Select to End-of-Write | 15 | - | 20 | - | 25 | - | 30 | - | ns |
| tAW | Address Valid to End-of-Write ${ }^{(3)}$ | 15 | - | 20 | - | 25 | - | 30 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWP | Write Pulse Width ${ }^{(3)}$ | 13 | - | 20 | - | 25 | - | 30 | - | ns |
| tBP | Byte Enable Pulse Width ${ }^{(3)}$ | 15 | - | 20 | - | 25 | - | 30 | - | ns |
| tWR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWHZ | Write Enable Output High-Z Time ${ }^{(1)}$ | - | 10 | - | 12 | - | 15 | - | 15 | ns |
| tDW | Data Set-up Time | 13 | - | 15 | - | 20 | - | 25 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow | Output Active from End-of-Write | 3 | - | 3 | - | 3 | - | 3 | - | ns |

## NOTES:

3016 tbl 21

1. Transition measured at $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed with the $A C$ Test Load (Figure 2) by device characterization, but is not production tested.
2. " X " in part number indicates power rating ( S or L ).
3. $\overline{O E}$ is continuously HIGH, $\overline{O E}=V I H$. If during the $R \bar{W}$ controlled write cycle the $\overline{O E}$ is $L O W$, twP must be greater or equal to twhz + tow to allow the $D Q$ drivers to turn off and on the data to be placed on the bus for the required tDW. If $\overline{O E}$ is $H I G H$ during the $R \bar{W}$ controlled write cycle, this requirement does not apply and the minimum write pulse is the specified tWP. For the $\overline{C E}$ controlled write cycle, $\overline{O E}$ may be LOW with no degradation to tow timing.
4. $\overline{C M D}$ access follows standard timing listed for both read and write accesses, ( $\overline{C E}=V_{I H}$ when $\left.\overline{C M D}=V_{I L}\right)$ or ( $\overline{C M D}=V_{\text {IH }}$ when $\left.\overline{C E}=V_{\text {VIL }}\right)$.

## WAVEFORM OF READ CYCLES: RANDOM ACCESS PORT ${ }^{(1,2)}$



NOTES:

1. R/W is HIGH for Read cycle.
2. Address valid prior to or coincident with $\overline{C E}$ transition LOW; otherwise $t A A$ is the limiting parameter.

WAVEFORM OF READ CYCLES: BUFFER COMMAND MODE


NOTES:

1. $\overline{\mathrm{CE}}=\mathrm{V}$ IH when $\overline{\mathrm{CMD}}=\mathrm{V}_{\mathrm{IL}}$.

WAVEFORM OF WRITE CYCLE NO. (R $\bar{W}$ CONTROLLED TIMING) RANDOM ACCESS PORT ${ }^{(1,6)}$


WAVEFORM OF WRITE CYCLE NO.2 ( $\overline{\mathrm{CE}}, \overline{\mathrm{LB}}$, AND/OR $\overline{\mathrm{UB}}$ CONTROLLED TIMING) RANDOM ACCESS PORT ${ }^{(1,6,7)}$


NOTES:

1. $R / \bar{W}, \overline{C E}$, or $\overline{\mathrm{LB}}$ and $\overline{\mathrm{UB}}$ must be inactive during all address transitions.
2. A write occurs during the overlap of $\mathrm{R} \bar{W}=\mathrm{VIL}, \overline{\mathrm{CE}}=\mathrm{V}$ IL and $\overline{\mathrm{LB}}=\mathrm{VIL}$ and/or $\overline{\mathrm{UB}}=\mathrm{VIL}$.
3. twR is measured from the earlier of $\overline{C E}$ (and $\overline{L B}$ and/or $\overline{U B}$ ) or R $\bar{W}$ going HIGH to the end of the write cycle.
4. During this period, DQ pins are in the output state and the input signals must not be applied.
5. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
6. $\overline{\mathrm{OE}}$ is continuously HIGH, $\overline{\mathrm{OE}}=\mathrm{VIH}$. If during the $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle the $\overline{\mathrm{OE}}$ is LOW, twP must be greater or equal to twHz + tow to allow the $D Q$ drivers to turn off and on the data to be placed on the bus for the required tDW. If $\overline{O E}$ is $H I G H$ during the $R \bar{W}$ controlled write cycle, this requirement does not apply and the minimum write pulse is the specified tWP. For the CE controlled write cycle, OE may be LOW with no degregation to tcw timing.
7. DQout is never enabled, therefore the output is in High-Z state during the entire write cycle.
8. $\overline{\mathrm{CMD}}$ access follows the standard $\overline{\mathrm{CE}}$ access described above. If $\overline{\mathrm{CMD}}=\mathrm{V}$ IL, then $\overline{\mathrm{CE}}$ must $=\mathrm{V}_{\mathrm{IH}}$ or, when $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{V}}, \overline{\mathrm{CMD}}$ must $=\mathrm{V}_{\mathrm{IH}}$.

## SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(2)}$

| Symbol | Parameter | IDT70825X20 COM'L ONLY |  | IDT70825X25 COM'L ONLY |  | IDT70825X35 |  | IDT70825X45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| tCYC | Sequential Clock Cycle Time | 25 | - | 30 | - | 40 | - | 50 | - | ns |
| tCH | Clock Pulse HIGH | 12 | - | 12 | - | 15 | - | 18 | - | ns |
| tCL | Clock Pulse LOW | 12 | - | 12 | - | 15 | - | 18 | - | ns |
| teS | Count Enable and Address Pointer Set-up Time | 5 | - | 5 | - | 6 | - | 6 | - | ns |
| tEH | Count Enable and Address Pointer Hold Time | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tSOE | Output Enable to Data Valid | - | 8 | - | 10 | - | 15 | - | 20 | ns |
| tolz | Output Enable Low-Z Time ${ }^{(1)}$ | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tohz | Output Enable High-Z Time ${ }^{(1)}$ | - | 9 | - | 11 | - | 15 | - | 15 | ns |
| tCD | Clock to Valid Data | - | 20 | - | 25 | - | 35 | - | 45 | ns |
| tCKHZ | Clock High-Z Time ${ }^{(1)}$ | - | 12 | - | 14 | - | 17 | - | 20 | ns |
| tCKLZ | Clock Low-Z Time ${ }^{(4)}$ | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| teb | Clock to EOB | 13 | - | - | 15 | - | 18 | - | 23 | ns |

NOTES:

1. Transition measured at $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed with the AC Test Load (Figure 2) by device characterization, but is not production tested.
2. " $X$ " in part numbers indicates power rating (S or L).

## SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS

 OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(1)}$| Symbol | Parameter | IDT70825X20 COM'L ONLY |  | IDT70825X25 COM'L ONLY |  | IDT70825X35 |  | IDT70825X45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |
| tCYC | Sequential Clock Cycle Time | 25 | - | 30 | - | 40 | - | 50 | - | ns |
| tFS | Flow Restart Time | - | 13 | - | 15 | - | 20 | - | 20 | ns |
| tws | Chip Select and Read/Write Set-up Time | 5 | - | 5 | - | 6 | - | 6 | - | ns |
| tWH | Chip Select and Read/Write Hold Time | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tDS | Input Data Set-up Time | 5 | - | 5 | - | 6 | - | 6 | - | ns |
| tDH | Input Data Hold Time | 2 | - | 2 | - | 2 | - | 2 | - | ns |

NOTE:

1. " X " in part numbers indicates power rating ( S or L ).

## SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS

OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(1)}$

| Symbol | Parameter | IDT70825X20 COM'L ONLY |  | IDT70825X25 COM'L ONLY |  | IDT70825X35 |  | IDT70825X45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| RESET CYCLE |  |  |  |  |  |  |  |  |  |  |
| tRSPW | Reset Pulse Width | 13 | - | 15 | - | 20 | - | 20 | - | ns |
| tWERS | Write Enable HIGH to Reset HIGH | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tRSRC | Reset HIGH to Write Enable LOW | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tRSFV | Reset HIGH to Flag Valid | 15 | - | 20 | - | 25 | - | 25 | - | ns |

NOTE:

1. " $X$ " in part numbers indicates power rating ( S or L ).

SEQUENTIAL PORT: WRITE, POINTER LOAD NON-INCREMENTING READ


NOTE:
See notes in Figure "Sequential Port: Write, Pointer Load, Burst Read".

## SEQUENTIAL PORT: WRITE, POINTER LOAD, BURST READ



NOTES:

1. If $\overline{S L D}=V / L$, then address will be clocked in on the SCLK's rising edge.
2. If CNTEN $=$ VIH for the SCLK's rising edge, the internal address counter will not advance.
3. Pointer is not incremented on cycle immediately following $\overline{\text { SLD even if } \overline{C N T E N} \text { is LOW. }}$

READ STRT/EOB FLAG TIMING - SEQUENTIAL PORT


3016 drw19

## NOTES:

See notes in Figure "STRT/EOB Sequential Port Write Cycle".

## WAVEFORM OF WRITE CYCLES: SEQUENTIAL PORT



## WAVEFORM OF BURST WRITE CYCLES: SEQUENTIAL PORT



## NOTES :

1. If $\mathrm{SLD}=\mathrm{V}$ IL, then address will be clocked in on the SCLK's rising edge.
2. If $\overline{C N T E N}=\mathrm{V}_{\text {IH }}$ for the SCLK's rising edge, the internal address counter will not advance.
3. Pointer is not incrementing on cycle immediately following $\overline{\text { SLD }}$ even if $\overline{C N T E N}$ is Low.
4. If $S R \bar{W}=V_{I L}$, data would be written to $D 0$ again since $\overline{C N T E N}=V_{I H}$.
5. $\overline{\mathrm{SOE}}=$ VIL makes no difference at this point since the $\mathrm{SR} \overline{\mathrm{W}}=$ VIL disables the output until $\mathrm{SR} \overline{\mathrm{W}}=\mathrm{V}_{\mathrm{IH}}$ is clocked in on the next rising clock edge.

## WAVEFORM OF WRITE CYCLES: SEQUENTIAL PORT (STRT/EOB FLAG TIMING)



NOTES: (Also used in the Figure "Read STRT/EOB Flag Timing")

1. If $\overline{S S T R T}_{1}$ or $\overline{S S T R T}_{2}=V_{I L}$, then address will be clocked in on the SCLK's rising edge.
2. If $\mathrm{CNTEN}=\mathrm{V}_{1 H}$ for the SCLK's rising edge, the internal address counter will not advance.
3. $\overline{\mathrm{SOE}}$ will control the output and should be High on Power-Up. If $\overline{\mathrm{SCE}}=\mathrm{VIL}$ and is clocked in while $\mathrm{SR} \overline{\mathrm{W}}=\mathrm{VIH}$, the data addressed will be read out within that cycle. If $\overline{S C E}=$ VIL and is clocked in while $S R / \bar{W}=V I L$, the data addressed will be written to if the last cycle was a Read. $\overline{S O E}$ may be used to control the bus contention and permit a Write on this cycle.
4. Unlike $\overline{\text { SLD }}$ case, $\overline{\mathrm{CNTEN}}$ is not disabled on cycle immediately following $\overline{\text { SSTRT. }}$
5. If $S R / \bar{W}=V I L$, data would be written to $D O$ again since $\overline{C N T E N}=V_{I H}$.
6. $\overline{\mathrm{SOE}}=$ VIL makes no difference at this point since the $\mathrm{SR} \overline{\mathrm{W}}=\mathrm{V}_{\text {IL }}$ disables the output until $\mathrm{SR} \overline{\mathrm{W}}=\mathrm{V}_{\mathrm{IH}}$ is clocked in on the next rising clock edge.

RANDOM ACCESS PORT - RESET TIMING


RANDOM ACCESS PORT RESTART TIMING OF SEQUENTIAL PORT ${ }^{(1)}$


NOTE:

1. The sequential port is in the STOP mode and is being restarted from the random port by the Bit 4 Counter Release (see Case 5 ).
2. " 0 " is written to Bit 4 from the random port at address $[\mathrm{A} 2-\mathrm{AO}]=100$, when $\overline{\mathrm{CMD}}=\mathrm{VIL}$ and $\overline{\mathrm{CE}}=\mathrm{VIH}$. The device is in the Buffer Command Mode (see Case 5).
3. CLR is an intemal signal only and is shown for reference only.

## ORDERING INFORMATION




## FEATURES:

- High-speed access
-Commercial: 25/35/55ns (max.)
- Low-power operation
—IDT71V321S
Active: 250 mW (typ.)
Standby: 3.3mW (typ.)
—IDT71V321L
Active: 250 mW (typ.)
Standby: 660 $\mu$ W (typ.)
- Two INT flags for port-to-port communications
- On-chip port arbitration logic
- $\overline{B U S Y}$ output flag
- Fully asynchronous operation from either port
- Battery backup operation-2V data retention
- TTL-compatible, single $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ power supply
- Available in popular plastic packages


## DESCRIPTION:

The IDT71V321 is a high-speed 2K x 8 Dual-Port Static RAMs with internal interrupt logic for interprocessor communications. The IDT71V321 is designed to be used as a stand-alone 8-bit Dual-Port RAM.

The device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 250 mW of power. Low-power (L) versions offer battery backup data retention capability, with each Dual-Port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT71V321 devices are packaged in 52-pin PLCCs and 64-pin TQFPs.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



NOTE: 1 . This text does not indicate the orientation of the actusl part-marking.


ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +4.6 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed Vcc +0.5 for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of $\mathrm{VTERM} \geq \mathrm{Vcc}$ +0.5 V .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |

## RECOMMENDED

DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 3.0, | 3.3 | 3.6 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.0 | - | Vcc +0.3 | V |
| VIL | Input Low Voltage | $-0.3^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}(\mathrm{min})=.-1.5 \mathrm{~V}$ for pulse width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc $=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ )

| Symbol | Parameter | Test Conditions | IDT71V321S |  | IDT71V321L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| IILII | Input Leakage Current ${ }^{(1)}$ | $\begin{aligned} & \mathrm{VCC}=3.6 \mathrm{~V} \\ & \mathrm{VIN}=0 \mathrm{~V} \text { to } \mathrm{VCC} \end{aligned}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Illol | Output Leakage Current | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{Vout}=0 \mathrm{~V} \text { to } \mathrm{VCC} \\ & \mathrm{VcC}=3.6 \mathrm{~V} \end{aligned}$ | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| VoL | Output Low Voltage $\text { ( } \left./ / \mathrm{O} 0 \cdot / / \mathrm{O}_{7}\right)$ | $\mathrm{loL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{OH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

NOTE:
3026 tbl 04

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V})$

| Symbol | Parameter | Test Condition | Version | 71V321X25 |  | 71V321X35 |  | 71V321X55Typ. ${ }^{\text {(2) }}$ Max. |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current <br> (Both Ports Active) | $\begin{aligned} & \overline{\overline{C E}}=\text { VIL, Outputs Open } \\ & \overline{S E M}=V_{I H} \\ & f=f M A X X^{(3)} \end{aligned}$ | $\begin{array}{\|ll\|} \hline \text { COM'L } & \mathrm{S} \\ & \mathrm{~L} \\ \hline \end{array}$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{aligned} & 150 \\ & 120 \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{aligned} & \hline 145 \\ & 115 \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{aligned} & 135 \\ & 105 \end{aligned}$ | mA |
| IsB1 | Standby Current (Both Ports - TTL Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{CE}}_{\mathrm{L}}=\mathrm{V}_{I H} \\ & \mathrm{SEM}_{\mathrm{S}}=\overline{\mathrm{SEM}} \mathrm{M} L=\mathrm{VIH} \\ & \mathrm{f}=\mathrm{fmAX}^{(3)} \end{aligned}$ | $\begin{array}{ll} \hline \text { COM'L. } & \mathrm{S} \\ & \mathrm{~L} \end{array}$ | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & 50 \\ & 35 \end{aligned}$ | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & 50 \\ & 35 \end{aligned}$ | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & 50 \\ & 35 \end{aligned}$ | mA |
| ISB2 | Standby Current (One Port — TTL Level Inputs) | $\overline{\mathrm{CE}}^{*} \mathrm{~A}^{*}=\mathrm{VIL}_{\mathrm{IL}} \text { and } \overline{\mathrm{CE}} \mathrm{~EB}^{\prime \prime}=\mathrm{V}_{\mathrm{IH}}{ }^{(5)}$ <br> Active Port Outputs Open, $\begin{aligned} & f=\mathrm{fmAx}^{(3)} \\ & \overline{\operatorname{SEM}}_{\mathrm{R}}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{VIH} \end{aligned}$ | COM'L. $\begin{array}{cc}\text { S } \\ & \text { L }\end{array}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{gathered} 105 \\ 75 \end{gathered}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 100 \\ & 70 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 90 \\ & 60 \end{aligned}$ | mA |
| ISB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | $\begin{aligned} & \text { Both Ports } \overline{\mathrm{CEL}} \text { and } \\ & \overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)} \\ & \text { SEMR }=\overline{\operatorname{SEM}} \mathrm{M} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \end{aligned}$ | $\begin{array}{\|ll\|} \hline \text { COM'L. } & \mathrm{S} \\ & \mathrm{~L} \\ \hline \end{array}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 3.0 \end{aligned}$ | mA |
| IsB4 | Full Standby Current (One Port - All CMOS Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}}^{\prime \prime} \mathrm{A}^{\prime} \leq 0.2 \mathrm{~V} \text { and } \\ & \mathrm{CE}^{\prime} \mathrm{B}^{\prime \prime} \geq \mathrm{Vcc}-0.2 \mathrm{~V}^{(5)} \\ & \overline{\mathrm{SEM}}=\mathrm{SEM} L \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \mathrm{VIN} \leq 0.2 \mathrm{~V} \end{aligned}$ <br> Active Port Outputs Open $f=f_{\operatorname{mAx}}{ }^{(3)}$ | $\begin{array}{\|ll\|} \hline \text { COM'L. } & \mathrm{S} \\ & \mathrm{~L} \\ \hline \end{array}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 90 \\ & 75 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 85 \\ & 70 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 75 \\ & 60 \end{aligned}$ | mA |

NOTES:
2943 tbl 05

1. " X " in part numbers indicates power rating ( S or L )
2. $\mathrm{VCC}=3.3 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$, and are not production tested. $\mathrm{ICCDC}=80 \mathrm{~mA}$ (Typ.)
3. At $f=$ fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / \mathrm{trc}$, and using "AC Test Conditions" of input levels of GND to 3 V .
4. $f=0$ means no address or control lines change.
5. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".

DATA RETENTION CHARACTERISTICS (L Version Only)

|  |  | Test Conditions |  | 71V321L |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter |  |  | Min. | Typ. ${ }^{(1)}$ | Max. |  |
| VDR | Vcc for Data Retention | $\begin{aligned} & \mathrm{VCC}=2.0 \mathrm{~V}, \overline{\mathrm{CE}} \geq \mathrm{VCC}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{VCC}-0.2 \mathrm{~V} \text { or } \mathrm{VIN} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 2.0 | - | 0 | V |
| ICCDR | Data Retention Current |  | COM'L. | - | 100 | 1500 | $\mu \mathrm{A}$ |
| $\mathrm{tCDR}^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t \mathrm{R}^{(3)}$ | Operation Recovery Time |  |  | tRC ${ }^{(2)}$ | - | - | ns |

## NOTES:

1. $\mathrm{VcC}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and is not production tested.
2. $\mathrm{tRC}=$ Read Cycle Time.
3. This parameter is guaranteed but not tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

3026 tbi 07

## DATA RETENTION WAVEFORM




Figure 1. AC Output Test Load


Figure 2. Output Test Load (For thz, ttz, twz and tow) * Including scope and jig.
$\overline{\mathrm{BUSY}}$ or $\overline{\mathrm{NT}}$
Figure 3. $\overline{\text { BUSY }}$ and $\overline{\mathrm{NT}}$ AC Output Test Load

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$| Symbol | Parameter | 71V321X25 |  | 71V321X35 |  | 71V321X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 25 | - | 35 | - | 55 | - | ns |
| tAA | Address Access Time | - | 25 | - | 35 | - | 55 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 25 | - | 35 | - | 55 | ns |
| taoe | Output Enable Access Time | - | 12 | - | 20 | - | 25 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tLZ | Output Low-Z Time ${ }^{(1,2)}$ | 0 | - | 0 | - | 0 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 12 | - | 15 | - | 30 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 50 | - | 50 | - | 50 | ns |

1. Transition is measured $\pm 200 \mathrm{mV}$ from low- or high-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access $R A M, \overline{C E}=V_{I L}$ and $\overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}$ and $\overline{S E M}=V_{I L}$.
4. " X " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1)}$


NOTES:

1. $\mathrm{R} \overline{\bar{W}}=\mathrm{V}_{\mathrm{IH}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$, and is $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$. Address is valid prior to the coincidental with $\overline{\mathrm{CE}}$ transition Low.
2. $\mathrm{t} \overline{\mathrm{BDD}}$ delay is required only in case where the opposite is port is completing a write operation to same the address location. For simultanious read operations BUSY has no relationship to valid output data.
3. Start of valid data depends on which timing becomes effective last taOe, tace, taA, and tbdo.

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(3)}$


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$

| Symbol | Parameter | 71V321X25 |  | 71V321X35 |  | 71V321X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 25 | - | 35 | - | 55 | - | ns |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 20 | - | 30 | - | 40 | - | ns |
| taw | Address Valid to End-of-Write | 20 | - | 30 | - | 40 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 20 | - | 30 | - | 40 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End-of-Write | 12 | - | 20 | - | 20 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 12 | - | 15 | - | 30 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 15 | - | 15 | - | 30 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |

NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low- or high-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{C E}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{SEM}}=\mathrm{V}_{I H}$. To access semaphore, $\overline{\mathrm{CE}}=\mathrm{V}_{I H}$ and $\overline{\mathrm{SEM}}=\mathrm{VIL}$. Either condition must be valid for the entire tew time.
4. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although tor and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
5. "X" in part numbers indicates power rating ( S or L ).

## TIMING WAVEFORM OF WRITE CYCLE NO. $1,\left(\mathrm{R} \overline{\mathrm{W}}\right.$ CONTROLLED TIMING) ${ }^{(1,5,8)}$



TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED TIMING ${ }^{(1,5)}$


## NOTES:

1. $R / \bar{W}$ or $\overline{C E}$ must be High during all address transitions.
2. A write occurs during the overlap (tEw or twP) of $\overline{C E}=V I L$ and $R \bar{W}=V I L$.
3. twR is measured from the earlier of $\overline{C E}$ or $R \bar{W}$ going High to the end of the write cycle.
4. During this period, the $l / O$ pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ Low transition occurs simultaneously with or after the $\mathrm{R} \bar{W}$ Low transition, the outputs remain in the High impedance state.
6. Timing depends on which enable signal ( $\overline{C E}$ or $R \bar{W})$ is asserted last.
7. This parameter is determined be device characterization, but is not production tested. Transition is measured $+/-500 \mathrm{mV}$ from steady state with the Output Test Load (Figure 2).
8. If $\overline{\mathrm{OE}}$ is low during a $\mathrm{R} / \overline{\mathrm{W}}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the l/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{\mathrm{OE}}$ is High during a $\mathrm{R} \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

| Symbol | Parameter | 71V321X25 |  | 71V321X35 |  | 71V321X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/S $=$ VIH) |  |  |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address Match | - | 20 | - | 20 | - | 30 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | 20 | - | 20 | - | 30 | ns |
| tBAC | BUSY Access Time from Chip Enable LOW | - | 20 | - | 20 | - | 30 | ns |
| tBDC | BUSY Disable Time from Chip Enable HIGH | - | 20 | - | 20 | - | 30 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 25 | - | 35 | - | 55 | ns |
| twDD | Write Pulse to Delay Data ${ }^{(1)}$ | - | 50 | - | 60 | - | 80 | ns |
| tDDD | Write Pulse to Delay Data ${ }^{(11}$ | - | 35 | - | 45 | - | 65 | ns |

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and $\bar{B} U S Y^{\prime}$.
2. To ensure that the earlier of the two ports wins.
3. $t B D D$ is a calculated parameter and is the greater of 0 , twDD - twP (actual) or tDDD - tDW (actual).
4. To ensure that the write cycle is inhibited on port " B " during contention on port " A ".
5. To ensure that a write cycle is completed on port "B" after contention on port "A".
6. " X " in part numbers indicates power rating ( S or L ).

TIMING WAVE FORM OF WRITE WITH PORT-TO-PORT READ WITH $\overline{B U S Y}^{(1,2,3)}$


1. To ensure that the earlier of the two ports wins. tAPS is ignored for Slave (IDT7142).
2. $\overline{C E}_{L}=\overline{C E}_{R}=V_{I L}$
3. $\overline{O E}=$ VIL for the reading port.
4. All timing is the same for the left and right ports. Port ' $A$ ' may be either the left or right port. Port " $B$ " is opposite from port " $A$ ".

## TIMING WAVEFORM OF WRITE WITH $\overline{B U S Y}{ }^{(3)}$



NOTES:

1. LWH must be met for $\overline{\mathrm{BUSY}}$.
2. $\overline{B U S Y}$ is asserted on port ' $B$ ' blocking RW' $B$ ', until $\overline{B U S Y} ' B$ ' goes High.
3. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port " B " is oppsite from port " A ".

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E}$ TIMING ${ }^{(1)}$


TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESS MATCH TIMING ${ }^{(1)}$


NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".
2. If taps is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$

| Symbol | Parameter | 71V321X25 |  | 71V321X35 |  | 71V321X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 25 | - | 25 | - | 45 | ns |
| ting | Interrupt Reset Time | - | 25 | - | 25 | - | 45 | ns |

NOTE:

1. " X " in part numbers indicates power rating ( S or L ).

## TIMING WAVEFORM OF INTERRUPT MODE

## INT SETS



INT CLEARS


NOTES:.

1. All timing is the same for left and right ports. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".
2. See Interrupt Truth Table.
3. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} \overline{\mathcal{W}})$ is asserted last.
4. Timing depends on which enable signal ( $\overline{C E}$ or $R / \bar{W}$ ) is de-asserted first.

## TRUTH TABLES

TABLE I. NON-CONTENTION
READ/WRITE CONTROL ${ }^{(4)}$

| Left or Right Port ${ }^{(1)}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| R $\bar{W}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{OE}}$ | D0-7 |  |
| X | H | X | Z | Port Disabled and in PowerDown Mode, IsB2 or IsB4 |
| X | H | X | Z | $\overline{\mathrm{CE}} \mathrm{R}=\overline{\mathrm{CE}} \mathrm{L}=\mathrm{V}_{\mathrm{IR}}$, Power-Down Mode, ISB1 or ISB3 |
| L | L | X | DATAIN | Data on Port Written Into Memory ${ }^{(2)}$ |
| H | L | L | DATAOUT | Data in Memory Output on Port ${ }^{(3)}$ |
| H | L | H | Z | High Impedance Outputs |

## NOTES:

2654 tbl 12

1. AOL - A10L $\neq A 0 R-A 10 R$.
2. If $\overline{\mathrm{BUSY}}=\mathrm{L}$, data is not written.
3. If $\overline{B U S Y}=L$, data may not be valid, see twoo and toDD timing.
4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

## TABLE II. INTERRUPT FLAG ${ }^{(1,4)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} / \bar{W}_{L}$ | $\overline{\mathrm{CE}}$. | $\overline{\mathrm{OE}} \mathrm{L}$ | A10L-A0L | $\overline{\text { INTL }}$ | $\mathrm{R} / \bar{W}_{\mathrm{W}}$ | $\overline{\mathrm{CE}} \mathrm{R}$ | $\overline{\mathrm{OE}}$ R | A10L- A0R | INTR |  |
| L | L | X | 3FF | X | X | X | X | X | $\mathrm{L}^{(2)}$ | Set Right $\overline{N T T R}^{\text {F F ag }}$ |
| X | X | X | X | X | X | L | L | 3FF | $H^{(3)}$ | Reset Right İNTR Flag |
| X | X | X | X | $L^{(3)}$ | L | L | X | 3FE | X | Set Left $\overline{\text { NTL }}$ Flag |
| X | L | L | 3FE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left INTL. Flag |

NOTES:

1. Assumes $\overline{B U S Y_{L}}=\overline{B U S Y_{R}}=V_{I H}$
2. If $\overline{B U S Y L}=V I L$, then No Change.
3. If $\overline{B U S Y}_{R}=V I L$, then No Change.
4. 'H' = HIGH,' L' = LOW,' X ' = DON'T CARE

## TABLE III - ADDRESS BUSY ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$. | $\overline{\mathrm{CE}}$ R | $\begin{aligned} & \text { AOL-A10L } \\ & \text { A0R-A10R } \end{aligned}$ | $\overline{\text { BUSYı }}{ }^{(1)}$ | $\overline{B U S Y}{ }^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2). | Write Inhibit ${ }^{(3}$ |

## NOTE:

1. Pins $\overline{B U S Y} L$ and $\overline{B U S Y} R$ are both outputs for IDT71V321 (master). $\overline{B U S Y} X$ outputs on the IDT71V321 are open drain, not push-pull outputs.
2. ' $L$ ' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. ' H ' if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either $\overline{B U S Y} L$ or $\overline{B U S Y} \bar{X}_{R}=$ Low will result. $\overline{B U S Y} L$ and $\overline{B U S Y} R$ outputs can not be low simultaneously.

## FUNCTIONAL DESCRIPTION

The IDT71V321 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT71V321 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}}=\mathrm{V}_{(1)}$ ). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location 7FE (HEX), where a write is defined as the $\overline{C E}=R \bar{W}=$ VILper the Truth Table. The left port clears the interrupt by access address location 7FE access when $\overline{C E R}=\overline{\mathrm{OE}} \mathrm{R}=\mathrm{V}_{\mathrm{IL}}, \mathrm{R} / \overline{\mathrm{W}}$ is a "don't care". Likewise, the right port interrupt flag ( $\overline{\mathrm{NTR}}$ ) is asserted when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag (ㅍNTR), the right port must access the memory location 7FF. The message (8 bits) at 7FE or 7FF is userdefined, since it is an addressable SRAM location. If the
interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The Busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation.

The Busy outputs on the IDT71V321 RAM are open drain type outputs and require open drain resistors to operate. If these RAMs are being expanded in depth, then the Busy indication for the resulting array does not require the use of an external AND gate.

ORDERING INFORMATION



Integrated Device Technology, Inc.

## FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Commercial: 25/35/55ns (max.)
- Low-power operation
- IDT70V05S

Active: 350 mW (typ.)
Standby: 3.5 mW (typ.)

- IDT70V05L

Active: 350 mW (typ.)
Standby: 1 mW (typ.)

- IDT70V05 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master
$\mathrm{M} / \overline{\mathrm{S}}=\mathrm{L}$ for BUSY input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- Battery backup operation-2V data retention
- TTL-compatible, single $3.3 \mathrm{~V}( \pm 0.3 \mathrm{~V}$ ) power supply
- Available in 68 -pin PGA and PLCC, and a 64 -pin TQFP


## DESCRIPTION:

The IDT70V05 is a high-speed 8K $\times 8$ Dual-Port Static RAM. The IDT70V05 is designed to be used as a stand-alone 64K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16 -bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, errorfree operation without the need for additional discrete logic.

FUNCTIONAL BLOCK DIAGRAM


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\mathrm{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 350 mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of $500 \mu \mathrm{~W}$ from a 2 V battery.

The IDT70V05 is packaged in a ceramic 68-pin PGA and PLCC and a 64-pin thin plastic quad flatpack (TQFP).

## PIN CONFIGURATIONS




## PIN NAMES

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}} \mathrm{L}$ | $\overline{\text { CEF }}_{\text {R }}$ | Chip Enable |
| $\mathrm{R} \bar{W} \mathrm{~L}$ | $\mathrm{R} / \bar{W}_{R}$ | Read/Write Enable |
| $\overline{O E L}$ | $\overline{O E E R}$ | Output Enable |
| Aol - A12L | A0R - A12R | Address |
| I/OoL - I/O7L | I/OOR - I/O7R | Data Input/Output |
| $\overline{\text { SEML }}$ | $\overline{\text { SEM }}{ }^{\text {/ }}$ | Semaphore Enable |
| $\overline{\text { INTL }}$ | $\overline{\text { INTR }}$ | Interrupt Flag |
| $\overline{\text { BUSY }}$ | $\overline{\text { BUSYR }}$ | Busy Flag |
| M/S |  | Master or Slave Select |
| Vcc |  | Power |
| GND |  | Ground |

## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate oriention of the actual part-marking

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs ${ }^{(1)}$ |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | $\mathrm{R} / \overline{\mathrm{W}}$ | $\overline{O E}$ | SEM | VO0.7 |  |
| H | X | X | H | High-Z | Deselected: Power Down |
| L | L | X | H | DATAIN | Write to Memory |
| L | H | L | H | DATAOUT | Read Memory |
| X | X | H | X | High-Z | Outputs Disabled |

NOTE:
2941 tbl 02

1. $A 0 L-A_{12 L} \neq A O R-A_{12 R}$

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | R $\bar{W}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { SEM }}$ | VO0-7 |  |
| H | H | L | L | DATAOUT | Read Data in Semaphore Flag |
| H | f | X | L | DATAIN | Write Dino into Semaphore Flag |
| L | X | X | L | - | Not Allowed |

2941 tbl 03

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +4.6 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | mA |

## NOTES:

2941 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed Vcc +0.3 V .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 3.0 | 3.3 | 3.6 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.0 | - | Vcc +0.3 | V |
| VIL | Input Low Voltage | $-0.3^{(1)}$ | - | 0.8 | V |

NOTES:
2941 tbl 06

1. VIL -1.5V for pulse width less than $10 n s$.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=\mathrm{OV}$ | 11 | pF |
| COUT | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 11 | pF |

## NOTE:

2941 tbl 07

1. This parameter is determined by device characterization but is not production tested.

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc $=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ )

| Symbol | Parameter | Test Conditions | IDT70V05S |  | IDT70V05L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| IILII | Input Leakage Current ${ }^{(5)}$ | $\mathrm{VCC}=3.6 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to VCc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| IILOI | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{VOUT}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VoH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

2941 tbl 08
DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V})$

| Symbol | Parameter | Test Condition | Version |  | $\begin{aligned} & \text { 70V05X25 } \\ & \text { Typ. }^{(2)} \text { Max. } \end{aligned}$ |  | 70V05X35 <br> Typ. ${ }^{(2)}$ Max. |  | 70V05X55Typ. ${ }^{(2)}$ Max. |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current <br> (Both Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}}=\text { VIL, Outputs Open } \\ & \overline{\mathrm{SEM}}=\mathrm{VIH}_{1} \\ & \mathrm{f}=\mathrm{fMAX}{ }^{(3)} \end{aligned}$ | COM'L | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 140 \\ & 120 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 115 \\ & 100 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 115 \\ & 100 \end{aligned}$ | mA |
| ISB1 | Standby Current (Both Ports - TTL Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}} \mathrm{R}=\overline{\mathrm{CE}} \mathrm{~L}=\mathrm{V}_{\mathrm{IH}} \\ & \mathrm{SEM}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{VIH} \\ & \mathrm{f}=\mathrm{fMAX} \end{aligned}$ | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{gathered} 12 \\ 10 \\ \text { K } \\ \hline \end{gathered}$ | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | $\begin{gathered} 10 \\ 8 \end{gathered}$ | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | $\begin{gathered} 10 \\ 8 \end{gathered}$ | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | mA |
| ISB2 | Standby Current <br> (One Port - TTL <br> Level Inputs) | $\overline{\mathrm{CE}} \mathrm{~L} \text { or } \overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{VIH}$ <br> Active Port Outputs Open $\begin{aligned} & f=\mathrm{fmAx}^{(3)} \\ & \overline{\operatorname{SEM}} \mathrm{R}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{VIH}^{2} \end{aligned}$ | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{array}{r} 46 \\ \hline 40 \\ 40 \end{array}$ | $\begin{aligned} & 82 \\ & 72 \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 72 \\ & 62 \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 72 \\ & 62 \end{aligned}$ | mA |
| IsB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports $\overline{C E L}$ and $\overline{C E}_{R} \geq$ Vcc $-0.2 V$ <br> Vin $\geq$ VCc -0.2 V or $\mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)}$ <br> $\overline{\text { SEM }}_{\mathrm{R}}=\overline{\mathrm{SEM}} \mathrm{L} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 5 \\ 2.5 \\ \hline \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 5 \\ 2.5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 5 \\ 2.5 \end{gathered}$ | mA |
| ISB4 | Full Standby Current (One Port - All <br> CMOS Level Inputs) | One Port $\overline{\mathrm{CE}}$ or <br> $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{VCc}-0.2 \mathrm{~V}$ $\overline{\mathrm{SEM}} \mathrm{R}=\overline{\mathrm{SEM}} \mathrm{~L} \geq \mathrm{VCC}-0.2 \mathrm{~V}$ <br> VIN $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or $\mathrm{VIN} \leq 0.2 \mathrm{~V}$ <br> Active Port Outputs Open $f=f \operatorname{mAx}^{(3)}$ | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{array}{r} 60 \\ 50 \\ 50 \end{array}$ | $\begin{aligned} & 81 \\ & 71 \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 71 \\ & 61 \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 71 \\ & 61 \end{aligned}$ | mA |

NOTES:

1. $X$ in part numbers indicates power rating ( $S$ or $L$ )
2. $\mathrm{VCC}=3.3 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$.
3. At $f=f M A X$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / t R C$, and using "AC Test Conditions" of input levels of GND to 3V.
4. $f=0$ means no address or control lines change.
5. At Vccs2.0V input leakages are undefined.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $5 \mathrm{~ns} \mathrm{Max}$. |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |
| 2941 tol 10 |  |



Figure 1. AC Output Test Load


Figure 2. Output Load (For tLz, thz, twz, tow) Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$| Symbol | Parameter | IDT70V05X25 |  | IDT70V05X35 |  | IDT70V05X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 25 | - | 35 | - | 55 | - | ns |
| tAA | Address Access Time | - | 25 | - | 35 | - | 55 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 25 | - | 35 | - | 55 | ns |
| taie | Output Enable Access Time | - | $\checkmark 15$ | - | 20 | - | 30 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tuz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 25 | ns |
| tPu | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 \% | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 25 | - | 35 | - | 50 | ns |
| tSOP | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 15 | - | 15 | - | 15 | - | ns |
| tSAA | Semaphore Address Access Time | - | 35 | - | 45 | - | 65 | ns |

NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, CE $=L, S E M=H$.
4. $X$ in part numbers indicates power rating ( $S$ or $L$ ).

## TIMING OF POWER-UP POWER-DOWN



## WAVEFORM OF READ CYCLES ${ }^{(5)}$



NOTES:

1. Timing depends on which signal is asserted last, $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
2. Timing depends on which signal is de-asserted first $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$.
3. tBDDdelay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations $\overline{B U S Y}$ has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
5. $\overline{\mathrm{SEM}}=\mathrm{H}$.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$| Symbol | Parameter | IDT70V05X25 |  | IDT70V05X35 |  | IDT70V05X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 25 | -. | 35 | - | 55 | - | ns |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 20 | - | 30 | - | 45 | - | ns |
| taw | Address Valid to End-of-Write | 20 | - | 30 | - | 45 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 20 | - | 25 | - | 40 | - | ns |
| twR | Write Recovery Time | 0 | \% | 0 | - | 0 | - | ns |
| tow | Data Valid to End-of-Write | 15 | - | 20 | - | 30 | - | ns5 |
| thz | Output High-Z Time ${ }^{(1,2)}$ |  | 15 | - | 20 | - | 25 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 25 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tswRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 5 | - | 5 | - | 5 | - | ns |
| tSPS | SEM Flag Contention Window | 5 | - | 5 | - | 5 | - | ns |

NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{C E}=L, \overline{S E M}=H$. To access semaphore, $\overline{C E}=H$ and $\overline{S E M}=L$. Either condition must be valid for the entire tew time.
4. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
5. $X$ in part numbers indicates power rating ( $S$ or $L$ ).

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/్̄W CONTROLLED TIMING ${ }^{(1,3,5,8)}$



TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED TIMING ${ }^{(1,3,5,8)}$


## NOTES:

1. $\mathrm{A} / \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (tEW or twP) of a low $\overline{C E}$ and a low $R \bar{W}$ for memory array writing cycle.
3. twR is measured from the earlier of $\overline{C E}$ or $R \bar{W}$ (or $\overline{S E M}$ or $R \bar{W}$ ) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ or $\overline{S E M}$ low transition occurs simultaneously with or after the $\mathrm{R} \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{C E}$, or $R \bar{W}$.
7. Timing depends on which enable signal is de-asserted first, $\overline{C E}$, or $R / \bar{W}$.
8. If $\overline{O E}$ is LOW during $R \bar{W}$ controlled write cycle, the write pulse width must be the larger of twP or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is HIGH during an $\mathrm{R} \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$



NOTE:

1. $\overline{\mathrm{CE}}=\mathrm{H}$ for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$



NOTES:

1. $D_{O R}=\operatorname{DOL}=L, \overline{C E}=\overline{C E} L=H$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. " $A$ " may be either left or right port. " $B$ " is the opposite port from " $A$ ".
3. This parameter is measured from $R \bar{W}_{A}$ or SEMA going high to $R \overline{W_{B}}$ or $\overline{\text { SEMB }}$ going HIGH.
4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\overline{B U S Y}(M / \bar{S}=H)$ or "Timing Waveform of Write With Port-To-Port Delay (M/S=L)"".
2. To ensure that the earlier of the two ports wins.
3. $t$ BDD is a calculated parameter and is the greater of 0 , tWDD - tWP (actual) or tDDD - tDW (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. " $x$ " is part numbers indicates power rating ( S or L ).

## TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ WITH $\overline{B U S Y}^{(2)}(\mathbf{M} / \overline{\mathrm{S}}=\mathrm{V} I \mathrm{H})$



1. To ensure that the earlier of the two ports wins.
2. $\overline{C E}_{L}=\overline{C E}_{R}=L$
3. $\overline{O E}=L$ for the reading port.

TIMING WAVEFORM OF SLAVE WRITE ( $M / \bar{S}=L$ )


## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E} \operatorname{TIMING}{ }^{(1)}(M / \bar{S}=\mathrm{H})$



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING ${ }^{(1)}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{H})$


NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$

| Symbol | Parameter | IDT70V05X25 |  | IDT70V05X35 |  | IDT70V05X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | 一 | 0 | - | 0 | - | ns |
| tWR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 25 | - | 30 | - | 40 | ns |
| tINR | Interrupt Reset Time | - | 30 | - | 35 | - | 45 | ns |

1. " $x$ " in part numbers indicates power rating ( S or L ).

## WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$



2941 drw 17


NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. See interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

TRUTH TABLE I - INTERRUPT FLAG ${ }^{(1)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} \overline{\mathrm{W}} \mathrm{L}$ | $\overline{\mathrm{CE}}$. | $\overline{\mathrm{OE}}$ | A0L-A12L | INTL | $\mathrm{R} / \bar{W}_{\mathrm{R}}$ | $\overline{\mathrm{CE}} \mathrm{R}$ | $\overline{O E R}_{\mathrm{R}}$ | A0R-A12R | INTR |  |
| L | L | X | 1FFF | X | X | X | X | X | $L^{(2)}$ | Set Right $\overline{\text { NTR }}$ Flag |
| X | X | X | X | X | X | L | L | 1FFF | $H^{(3)}$ | Reset Right $\overline{\text { NTTR Flag }}$ |
| X | X | X | X | $\mathrm{L}^{(3)}$ | L | L | X | 1FFE | X | Set Left INTL Flag |
| X | L | L | 1FFE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left INTL Flag |

NOTES:

1. Assumes $\overline{B U S Y L}=\overline{B U S Y} R=H$.
2. If $\overline{B U S Y} L=L$, then no change.
3. If $\overline{B U S Y}_{R}=L$, then no change.

## TRUTH TABLE II — ADDRESS BUSY <br> ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{C E E R}^{\text {r }}$ | AOL-A12L A0R-A12R | $\overline{\text { BUSYL }}{ }^{(1)}$ | $\overline{B U S Y}^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES:
2941 tbl 16

1. Pins $\overline{B U S Y L}$ and $\overline{B U S Y} R$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{B U S Y} x$ outputs on the IDT70V05 are push pull, not open drain outputs. On slaves the BUSYX input internally inhibits writes.
2. Lif the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either $\overline{B U S Y L}$ or $\overline{B U S Y R}=$ Low will result. $\overline{B U S Y L}$ and $\overline{B U S Y R}$ outputs cannot be low simultaneously.
3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

## TRUTH TABLE III - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do - D7 Left | Do-D7 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V05.

## FUNCTIONAL DESCRIPTION

The IDT70V05 provides two ports with separate control, address and $/$ /O pins that permit independent access for reads or writes to any location in memory. The IDT70V05 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (CE high). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is set when the right port writes to memory location 1FFE (HEX). The left port clears the interrupt by reading address location 1FFE. Likewise, the right port interrupt flag (INTR) is set when the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location 1FFF.

The message ( 8 bits) at 1FFE or 1FFF is user-defined. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical


2941 drw 19
Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V05 RAMs.
operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/Spin. Once in slave mode the $\overline{B U S Y}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{B U S Y}$ pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V05 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V05 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V05 RAM the busy pin is an output if the part is used as a master ( $\mathrm{M} / \overline{\mathrm{S}}$ pin $=\mathrm{H}$ ), and the busy pin is an input if the part used as a slave ( $\mathrm{M} / \overline{\mathrm{S}}$ pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the $\mathrm{R} \bar{W}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT70V05 is an extremely fast Dual-Port $8 \mathrm{~K} \times 8 \mathrm{CMOS}$ Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical infunction to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$, the Dual-Fort RAM enable, and $\overline{\text { SEM }}$, the semaphore enable. The $\overline{\text { CE }}$ and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT70V05 contain multiple processors or controllers and are typically very highspeed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V05's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V05 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in
system architecture
An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore-flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V05 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text { SEM }}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{O E}$, and $R / \bar{W}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read
value is latched into one side's output register when that side's semaphore select ( $\overline{\mathrm{SEM}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES-SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V05's Dual-Port RAM. Say the $8 \mathrm{~K} \times 8$ RAM was to be divided into two $4 \mathrm{~K} \times 8$ blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4 K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0 . If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0 . At this point, the software could choose to try and gain control of the second 4 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two
processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.


2941 drw 20

Figure 4. IDT70V05 Semaphore Logic

## ORDERING INFORMATION



HIGH-SPEED 3.3V
PRELIMINARY
16K x 8 DUAL-PORT
IDT70V06S/L STATIC RAM

## FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Commercial:25/35/55ns (max.)
- Low-power operation
- IDT70V06S

Active: 350 mW (typ.)
Standby: 3.5 mW (typ.)

- IDT70V06L

Active: 350 mW (typ.)
Standby: 1mW (typ.)

- IDT70V06 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- $M / \bar{S}=\mathrm{H}$ for $\overline{\overline{B U S Y}}$ output flag on Master $M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- Battery backup operation-2V data retention
- TTL-compatible, single $3.3 \mathrm{~V}( \pm 0.3 \mathrm{~V})$ power supply
- Available in 68-pin PGA and PLCC, and a 64-pin TQFP


## DESCRIPTION:

The IDT70V06 is a high-speed 16K $\times 8$ Dual-Port Static RAM. The IDT70V06 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in fullspeed, error-free operation without the need for additional

## FUNCTIONAL BLOCK DIAGRAM


discrete logic.
This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\mathrm{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 350 mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of $500 \mu \mathrm{~W}$ from a 2 V battery.

The IDT70V06 is packaged in a ceramic 68 -pin PGA and PLCC and a 64 -pin thin plastic quad flatpack (TQFP).

PIN CONFIGURATIONS

1. This text does not indicate the actual part marking.



## PIN NAMES

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}} \mathrm{L}$ | $\overline{\mathrm{CE}} \mathrm{R}$ | Chip Enable |
| $\mathrm{R} \overline{\mathrm{W}} \mathrm{L}$ | $\mathrm{R} \bar{W}_{\mathrm{W}}$ | Read/Write Enable |
| $\overline{\mathrm{OE}} \mathrm{L}$ | $\overline{\mathrm{OE}} \mathrm{R}$ | Output Enable |
| A0L - A13L | A0R - A13R | Address |
| I/OOL - I/O7L | I/OOR - I/O7R | Data Input/Output |
| $\overline{\mathrm{SEM}} \mathrm{L}$ | $\overline{\text { SEMR }}$ | Semaphore Enable |
| INTL | $\overline{\mathrm{NT}} \mathrm{R}^{\text {R }}$ | Interrupt Flag |
| $\overline{\text { BUSYM }}$ | $\overline{B U S Y}^{\text {B }}$ | Busy Flag |
| M/ $\bar{S}$ |  | Master or Slave Select |
| Vcc |  | Power |
| GND |  | Ground |

## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate the actual part marking.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs ${ }^{(1)}$ |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | R $\bar{W}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { SEM }}$ | V/O0-7 |  |
| H | X | X | H | High-Z | Deselected: Power Down |
| L | L | X | H | DATAIN | Write to Memory |
| L | H | L | H | DATAOUT | Read Memory |
| X | X | H | X | High-Z | Outputs Disabled |

## NOTE:

2942 tb 02

1. $A 0 L-A_{13 L} \neq A_{O R}-A_{13 R}$

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

| Inputs |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | $\mathrm{R} \bar{W}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{SEM}}$ | I/Oo-7 |  |
| H | H | L | L | DATAOUT | Read Data in Semaphore Flag |
| H | f | X | L | DATAIN | Write Dino into Semaphore Flag |
| L | X | X | L | - | Not Allowed |

2942 tbl 03

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +4.6 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | 55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | mA |  |

NOTES:
2942 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed Vcc $+0.3 V$.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C} \mathrm{to}+70^{\circ} \mathrm{C}$ | 0 V | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 3.0 | 3.3 | 3.6 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.0 | - | Vcc+0.3 | V |
| VIL | Input Low Voltage | $-0.3^{(1)}$ | - | 0.8 | V |

NOTES:
2942 tbl 06

1. $\mathrm{V}_{\mathrm{I}} \geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 11 | pF |
| COUT | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 11 | pF |

NOTE:
2942 tb 07

1. This parameter is determined by device characterization but is not production tested.

## DC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc= $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ )

| Symbol | Parameter | Test Conditions | IDT70V06S |  | IDT70V06L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \|ILIII | Input Leakage Current ${ }^{(5)}$ | $\mathrm{Vcc}=3.6 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| \|lLol | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| VoL | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{Vcc}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V})$

| Symbol | Parameter | Test Condition | Version | $\begin{array}{r} \text { 70V06X25 } \\ \text { Typ. }{ }^{(2)} \text { Max. } \end{array}$ |  | $\begin{aligned} & \text { 70V06X35 } \\ & \text { Typ. }{ }^{(2)} \text { Max. } \end{aligned}$ |  | $$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current <br> (Both Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V} I \mathrm{~L}, \text { Outputs Open } \\ & \overline{\mathrm{SEM}}=\mathrm{V}_{1 H} \\ & \mathrm{f}=\mathrm{fMAX}{ }^{(3)} \end{aligned}$ | COM'L. S | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & \hline 140 \\ & 120 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 115 \\ & 100 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 115 \\ & 100 \end{aligned}$ | mA |
| ISB1 | Standby Current <br> (Both Ports - TTL <br> Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{CE}} \mathrm{~L}=\mathrm{VIH} \\ & \mathrm{SEM}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{VIH} \\ & \mathrm{f}=\mathrm{fmAX}^{(3)} \end{aligned}$ | $\text { COM'L. } \begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 12 \\ & 10 \end{aligned}$ | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | $\begin{gathered} 10 \\ 8 \end{gathered}$ | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | $\begin{gathered} 10 \\ 8 \end{gathered}$ | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | mA |
| IsB2 | Standby Current (One Port — TTL <br> Level Inputs) $\overline{\mathrm{SEM}} \mathrm{R}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{VIH}$ | $\overline{\mathrm{CE}} \mathrm{L}$ or $\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{VIH}$ <br> Active Port Outputs Open $\mathrm{f}=\mathrm{fmAx}{ }^{(3)}$ | $\text { COM'L. } \begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & 82 \\ & 72 \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 72 \\ & 62 \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 72 \\ & 62 \end{aligned}$ | mA |
| ISB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports $\overline{C E} L$ and <br> $\overline{C E R} \geq$ Vcc - 0.2 V <br> VIN $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or <br> $\mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)}$ <br> $\overline{\text { SEM }}=\overline{\text { SEM }} \mathrm{L} \geq \mathrm{VCc}-0.2 \mathrm{~V}$ | $\text { COM'L. } \begin{array}{r} \mathrm{S} \\ \mathrm{~L} \end{array}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} \hline 5 \\ 2.5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 5 \\ 2.5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 5 \\ 2.5 \end{gathered}$ | mA |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) | One Port CEL or <br> $\overline{C E}_{R} \geq$ Vcc-0.2V <br> $\overline{\text { SEMR }}=\overline{\text { SEM }} \mathrm{L} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> VIN $\geq$ Vcc -0.2 V or $\mathrm{VIN} \leq 0.2 \mathrm{~V}$ <br> Active Port Outputs Open $f=f \text { MAX }^{(3)}$ | $\begin{array}{r} \text { COM'L. } \\ \mathrm{L} \end{array}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 81 \\ & 71 \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 71 \\ & 61 \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 71 \\ & 61 \end{aligned}$ | mA |

## NOTES:

1. $X$ in part numbers indicates power rating ( $S$ or $L$ )
2. $V C C=3.3 \mathrm{~V}, \mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
3. At $f=$ fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / t \mathrm{Rc}$, and using "AC Test Conditions" of input levels of GND to 3 V .
4. $f=0$ means no address or control lines change.
5. At Vccs2.0V input leakages are undefined.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns Max. |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |
| 2942 tbl 10 |  |



Figure 1. AC Output Test Load


Figure 2. Output Load (5pF for tiz, thz, twz, tow) Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$| Symbol | Parameter | IDT70V06X25 |  | IDT70V06X35 |  | IDT70V06X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tre | Read Cycle Time | 25 | - | 35 | - | 55 | - | ns |
| tAA | Address Access Time | - | 25 | - | 35 | - | 55 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 25 | - | 35 | - | 55 | ns |
| taoe | Output Enable Access Time | - | 15 | - | 20 | - | 30 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 25 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 25 | - | 35 | - | 50 | ns |
| tsop | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 15 | - | 15 | - | 15 | - | ns |
| tSAA | Semaphore Address Access Time | 二 | 35 | - | 45 | - | 65 | ns |

## NOTES

1. Transition is measured $\pm 200 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{C E}=L, \overline{S E M}=H$.
4. ${ }^{-} \mathrm{X}$ in part numbers indicates power rating ( S or L ).

## TIMING OF POWER-UP POWER-DOWN



## WAVEFORM OF READ CYCLES ${ }^{(5)}$



## NOTES:

1. Timing depends on which signal is asserted last, $\overline{O E}$ or $\overline{C E}$.
2. Timing depends on which signal is de-asserted first $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$.
3. tBDDdelay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
5. $\mathrm{SEM}=\mathrm{V}$ IH.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$

| Symbol | Parameter | IDT70V06X25 |  | IDT70V06X35 |  | IDT70V06X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max | Min. | Max | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 25 | - | 35 | - | 55 | - | ns |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 20 | - | 30 | - | 45 | - | ns |
| taw | Address Valid to End-of-Write | 20 | - | 30 | - | 45 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| tWP | Write Pulse Width | 20 | - | 25 | - | 40 | - | ns |
| tWR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End-of-Write | 15 | - | 20 | - | 30 | - | ns5 |
| tHZ | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 25 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 25 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tswRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 5 | - | 5 | - | 5 | - | ns |
| tSPS | SEM Flag Contention Window | 5 | - | 5 | - | 5 | - | ns |

NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. To access $\operatorname{RAM}, \overline{C E}=L, \overline{S E M}=H$. To access semaphore, $\overline{C E}=H$ and $\overline{S E M}=L$. Either condition must be valid for the entire tew time.
4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
5. $X$ in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W̄ CONTROLLED TIMING ${ }^{(1,3,5,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED TIMING ${ }^{(1,3,5,8)}$


## NOTES:

1. . $\mathrm{R} \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ must be high during all address transitions.
2. A write occurs during the overlap (tew or twP) of a low $\overline{C E}$ and a low $R \bar{W}$ for memory array writing cycle.
3. twR is measured from the earlier of $\overline{C E}$ or $R \bar{W}$ (or $\overline{S E M}$ or $R \bar{W}$ ) going high to the end of write cycle.
4. During this period, the $I / O$ pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ or $\overline{S E M}$ low transition occurs simultaneously with or after the $R \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{C E}$, or $R \bar{W}$.
7. Timing depends on which enable signal is de-asserted first, $\overline{C E}$, or $R \bar{W}$.
8. If $\overline{O E}$ is low during $R \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the l/O drivers to turn off and data to be placed on the bus for the required tDw. If $\overline{O E}$ is high during an $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twP.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$


NOTE:

1. $\overline{\mathrm{CE}}=\mathrm{H}$ for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$



NOTES:

1. $D O R=D O L=L, \overline{C E}=\overline{C E I}=H$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. " $B$ " is the opposite port from " $A$ ".
3. This parameter is measured from $R \bar{W}_{A}$ or $\overline{S E M}_{A}$ going high to $\mathrm{R} \overline{W_{\mathrm{W}}} B$ or $\overline{S E M}_{B}$ going high.
4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

| Symbol | Parameter | IDT70V06X25 |  | IDT70V06X35 |  | IDT70V06X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/̄ = H) |  |  |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address Match | - | 25 | - | 35 | - | 45 | ns |
| tBDA | $\overline{\text { BUSY }}$ Disable Time from Address Not Matched | - | 25 | - | 35 | - | 45 | ns |
| tBAC | BUSY Access Time from Chip Enable LOW | - | 25 | - | 35 | - | 45 | ns |
| tBDC | $\overline{\text { BUSY }}$ Disable Time from Chip Enable HIGH | - | 25 | - | 35 | - | 45 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 25 | - | 35 | - | 55 | ns |
| BUSY TIMING (M/S = L) |  |  |  |  |  |  |  |  |
| tWB | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tWH | Write Hold After $\overline{\text { BUSY}}{ }^{(5)}$ | 20 | - | 25 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 55 | - | 65 | - | 85 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 50 | - | 60 | - | 80 | ns |

## NOTES:

2942 tbl 12

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\overline{B U S Y}(M / \bar{S}=H)$ or "Timing Waveform of Write With Port-To-Port Delay ( $\mathrm{M} / \overline{\mathrm{S}}=\mathrm{L}$ )".
2. To ensure that the earlier of the two ports wins.
3. $\operatorname{tBDD}$ is a calculated parameter and is the greater of 0, twDD - twP (actual) or tDDD - tDW (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. " $x$ " is part numbers indicates power rating ( $S$ or $L$ ).

## TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND $\overline{B_{U S Y}{ }^{(2)}(M / \bar{S}=\mathrm{H}) ~}$



NOTES:
2942 drw 12

1. To ensure that the earlier of the two ports wins. tAPS is ignored for ${ }^{-1} / \bar{S}=\mathrm{VIL}$ (SLAVE).
2. $\overline{\mathrm{CE}}_{1}=\overline{\mathrm{CE}} \mathrm{R}=\mathrm{VIL}$
3. $\overline{O E}=$ ViL for the reading port.
4. If $M / \overline{\mathrm{S}}=\mathrm{VIL}$ (slave) then BUSY is input $\left(\overline{\mathrm{BUSY}}{ }^{*} A^{\circ}=\mathrm{VIH}\right.$ and $\overline{B U S Y}{ }^{\circ} \mathrm{B}^{\circ}=$ "don't care", for this example.
5. All timing is the same for left and right port. Port " $A$ ' may be either left or right port. Port " $B$ " is the port opposite from Port " $A$ ".

TIMING WAVEFORM OF SLAVE WRITE (M/ $\overline{\mathrm{S}}=\mathrm{L}$ )


WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{\mathrm{CE}} \operatorname{TIMING}{ }^{(1)}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{H})$


WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH
$\operatorname{TIMING}{ }^{(1)}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{H})$


1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$

| Symbol | Parameter | IDT70V06X25 |  | IDT70V06X35 |  | IDT70V06X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 25 | - | 30 | - | 40 | ns |
| tINR | Interrupt Reset Time | - | 30 | - | 35 | - | 45 | ns |
| NOTE: <br> 1. "x" in part numbers indicates power rating (S or L). |  |  |  |  |  |  |  | 942 tbl 14 |

WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$


NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

## TRUTH TABLES

## TRUTH TABLE I - INTERRUPT FLAG ${ }^{(1)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} \overline{\mathrm{W}} \mathrm{L}$ | $\overline{C E L}$ | $\overline{\text { OEL }}$ | AOL-A13L | INTL | $\mathrm{R} \bar{W}_{\mathrm{W}}$ | CER | $\overline{O E R}$ | AOR-A13R | INTR |  |
| L | L | X | 3FFF | X | X | X | X | X | $\mathrm{L}^{(2)}$ | Set Right $\overline{\text { NTR }}$ Flag |
| X | X | X | X | X | X | L | L | 3FFF | $H^{(3)}$ | Reset Right $\overline{\text { NTR }}$ Flag |
| X | X | X | X | $\mathrm{L}^{(3)}$ | L | L | X | 3FFE | X | Set Left INTL Flag |
| X | L | L | 3FFE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left INTL Flag |

## NOTES:

1. Assumes $\overline{B U S Y} L=\overline{B U S Y} R=H$.
2. If $\overline{B U S Y} L=L$, then no change.
3. If $\overline{B U S Y} A=L$, then no change.

TRUTH TABLE II — ADDRESS BUSY
ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CEL }}$ | $\overline{\text { CER }}$ | A0L-A13L Aor-A13R | $\overline{\text { BUSYL }}{ }^{(1)}$ | $\overline{B U S Y R}^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES:
2942 tbl 16

1. Pins $\overline{B U S Y} L$ and $\overline{B U S Y} \bar{R}$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{B U S Y} x$ outputs on the IDT70V06 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
2. Lif the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either $\overline{B U S Y L}$ or $\overline{B U S Y R}=$ Low will result. $\overline{B U S Y L}$ and $\overline{B U S Y R}$ outputs cannot be low simultaneously.
3. Writes to the left port are internally ignored when $\overline{B U S Y}$ L outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

## TRUTH TABLE III - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do-D7 Left | Do - D7 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

NOTE:
2942 tbl 17

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7OV06.

## FUNCTIONAL DESCRIPTION

The IDT70V06 provides two ports with separate control, address and $/ / O$ pins that permit independentaccess for reads or writes to any location in memory. The IDT70V06 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{C E}$ high). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is set when the right port writes to memory location 3FFE (HEX). The left port clears the interrupt by reading address location 3 FFE. Likewise, the right port interrupt flag ( $\overline{\mathrm{NT}} \mathrm{R})$ is set when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag ( $\overline{\mathrm{NTT}}$ ), the right port must read the memory location 3FFF.

The message ( 8 bits ) at 3FFE or 3FFF is user-defined. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical


2942 dw 18
Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V06 RAMs.
operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $M / \bar{S}$ pin. Once in slave mode the $\overline{B U S Y}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{B U S Y}$ pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V06 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V06 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V06 RAM the busy pin is an output if the part is used as a master $(\mathrm{M} / \overline{\mathrm{S}}$ pin $=\mathrm{H})$, and the busy pin is an input if the part used as a slave ( $\mathrm{M} / \overline{\mathrm{S}} \mathrm{pin}=$ L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the $\mathrm{R} / \overline{\mathrm{W}}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT70V06 is an extremely fast Dual-Port $16 \mathrm{~K} \times 8$ CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READNWRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{C E}$, the Dual-Port RAM enable, and $\overline{\text { SEM, the semaphore enable. The } \overline{C E} \text { and } \overline{\text { SEM }}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{\mathrm{CE}}$ and $\overline{\text { SEM }}$ are both high.

Systems which can best use the IDT70V06 contain multiple processors or controllers and are typically very highspeed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V06's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V06 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in
system architecture.
An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V06 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text { SEM }}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{O E}$, and $R / \bar{W}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read
value is latched into one side's output register when that side's semaphore select (SEM) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V06's Dual-Port RAM. Say the $16 \mathrm{~K} \times 8$ RAM was to be divided into two $8 \mathrm{~K} x$ 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8 K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0 . If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8 K . Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0 . At this point, the software could choose to try and gain control of the second 8 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two
processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.


SEMAPHORE REQUEST FLIP FLOP

SEMAPHORE REQUEST FLIP FLOP


2942 drw 19
Figure 4. IDT70V06 Semaphore Logic

## ORDERING INFORMATION

| IDT XXXXX | A | 999 | A | A |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Device Type | Power | Speed | Package | Process/ Temperature Range |  |
|  |  |  |  | —lank | Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) |
|  |  |  |  | $\left\lvert\, \begin{aligned} & \text { PF } \\ & \text { G } \\ & J\end{aligned}\right.$ | $\begin{aligned} & \text { 64-pin TQFP (PN64-1) } \\ & \text { 68-pin PGA (G68-1) } \\ & \text { 68-pin PLCC (J68-1) } \end{aligned}$ |
|  |  |  |  | $\left\{\begin{array}{l}25 \\ 35 \\ 55\end{array}\right\}$ | Speed in Nanoseconds |
|  |  |  |  | ${ }^{\text {S }} \mathrm{L}$ | Standard Power Low Power |
|  |  |  |  | - 70V06 | 128K (16K x 8) 3.3V Dual-P |

## FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Commercial: 25/35/55ns (max.)
- Low-power operation
- IDT70V07S

Active: 450 mW (typ.)
Standby: 5mW (typ.)

- IDT70V07L

Active: 450 mW (typ.)
Standby: 5mW (typ.)

- IDT70V07 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master
$M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001 V electrostatic discharge
- TTL-compatible, single 3.3V ( $\pm 0.3 \mathrm{~V}$ ) power supply
- Available in 68-pin PGA and PLCC, and a 64-pin TQFP


## DESCRIPTION:

The IDT70V07 is a high-speed $32 \mathrm{~K} \times 8$ Dual-Port Static RAM. The IDT70V07 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in fullspeed, error-free operation without the need for additional discrete logic.

## FUNCTIONAL BLOCK DIAGRAM



This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\mathrm{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 450 mW of power.

The IDT70V07 is packaged in a ceramic 68-pin PGA and PLCC and a 80 -pin thin plastic quad flatpack (TQFP).

## PIN CONFIGURATIONS




## NOTE:

1. This text does not indicate orientation of the actual part-marking.


PIN NAMES ${ }^{(1,2)}$

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{C E E R}^{\text {r }}$ | Chip Enable |
| $\mathrm{R} / \bar{W}_{\mathrm{L}}$ | $\mathrm{R} / \bar{W}_{\text {R }}$ | Read/Write Enable |
| $\overline{\mathrm{OE}} \mathrm{L}$ | $\overline{\mathrm{OE}} \mathrm{R}$ | Output Enable |
| AoL - A14L | A0R - A14R | Address |
| I/OOL - I/O7L | I/O $\mathrm{O}_{0 \mathrm{R}}$ - I/O7R | Data Input/Output |
| $\overline{\text { SEML }}$ | $\overline{\text { SEMR }}$ | Semaphore Enable |
| $\overline{\text { NTL }}$ | $\overline{\text { NTR }}$ | Interrupt Flag |
| $\overline{\text { BUSYL }}$ | BUSYR | Busy Flag |
| M/S |  | Master or Slave Select |
| Vcc |  | Power |
| GND |  | Ground |

## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate orientation of the actual part-marking.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs $^{(1)}$ |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | $\mathrm{R} / \overline{\mathrm{W}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{SEM}}$ | I/Oo-7 |  |
| H | X | X | H | High-Z | Deselected: Power-Down |
| L | L | X | H | DATAIN | Write to Memory |
| L | H | L | H | DATAOUT | Read Memory |
| X | X | H | X | High-Z | Outputs Disabled |

NOTE:
2943 tbl 02

1. AOL - A14L $\neq A 0 R-A_{14 R}$

## TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

| Inputs |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | $\mathrm{R} \bar{W}$ | $\overline{O E}$ | SEM | 1/O0-7 |  |
| H | H | L | L | DATAout | Read Data in Semaphore Flag |
| H | - | X | L | DATAIN | Write I/Oo into Semaphore Flag |
| L | X | X | L | - | Not Allowed |

2943 tbl 03

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +4.6 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | 50 | mA |
| IOUT | DC Output <br> Current | ${ }^{\circ} \mathrm{C}$ |  |

## NOTES:

2943 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed Vcc +0.3 V for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of $\mathrm{VTERM} \geq \mathrm{Vcc}$ +0.3 V .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |

2943 tbl 05

## RECOMMENDED DC OPERATING CONDITIONS ${ }^{(2)}$

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 3.0 | 3.3 | 3.6 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.0 | - | Vcc +0.3 | V |
| VIL | Input Low Voltage | $-0.3^{(1)}$ | - | 0.8 | V |

## NOTES:

2943 tbl 06

1. $V_{\text {IL }} \geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed Vcc $+0.3 V$.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions $^{(2)}$ | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=3 \mathrm{dV}$ | 9 | pF |
| COUT | Output <br> Capacitance | Vout $=3 \mathrm{dV}$ | 10 | pF |

## NOTE:

2943 tbl 07

1. This parameter is determined by device characterization but is not production tested. TQFP package only.
2. 3 dV represents the interpolated capacitance when the input and output signals switch from 0 V to 3 V or from 3 V to OV .

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE $(V C C=3.3 V \pm 0.3 \mathrm{~V})$

| Symbol | Parameter | Test Conditions | 1DTzovors |  | 10770Y071 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \|lıII | Input Leakage Current | $\mathrm{Vcc}=3.6 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| ILLOI | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| VoL | Output Low Voltage | $\mathrm{lOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

## DC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V})$| Symbol | Parameter | Test Condition | Version | 70V07X25 |  | 70V07X35 |  | 70V07X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. |  |
| ICC | Dynamic Operating Current <br> (Both Ports Active) | $\begin{aligned} & \overline{\overline{C E}}=\text { VIL, Outputs Open } \\ & \overline{S E M}=V_{I H} \\ & f=\mathrm{fMAX}{ }^{(3)} \end{aligned}$ | $\begin{array}{\|ll} \hline \text { COM'L. } & \mathrm{S} \\ & \mathrm{~L} \end{array}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 140 \\ & 120 \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 140 \\ & 120 \end{aligned}$ | mA |
| ISB1 | Standby Current (Both Ports - TTL Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{CE}} \mathrm{E}=\mathrm{V}_{I H} \\ & \overline{\mathrm{SEMR}}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{V}_{I H} \\ & \mathrm{f}=\mathrm{fMAX}^{(3)} \end{aligned}$ | $\begin{array}{\|ll\|} \hline \text { COM'L. } & \mathrm{S} \\ & \mathrm{~L} \end{array}$ | $\begin{aligned} & 14 \\ & 12 \end{aligned}$ | $\begin{aligned} & 30 \\ & 24 \end{aligned}$ | $\begin{aligned} & 12 \\ & 10 \end{aligned}$ | $\begin{aligned} & 30 \\ & 20 \end{aligned}$ | $\begin{aligned} & 12 \\ & 10 \end{aligned}$ | $\begin{aligned} & 30 \\ & 24 \end{aligned}$ | mA |
| IsB2 | Standby Current (One Port - TTL Level Inputs) | $\overline{\mathrm{CE}} \mathrm{~A}^{\prime} \mathrm{A}^{\prime}=\mathrm{VIL} \text { and } \overline{\mathrm{CE}} \mathrm{~EB}^{\prime \prime}=\mathrm{VIH}^{(5)}$ <br> Active Port Outputs Open, $\begin{aligned} & f=\mathrm{f} \mathrm{mAx}^{(3)} \\ & \overline{\operatorname{SEMR}}=\overline{\operatorname{SEM} L}=V_{H} H \end{aligned}$ | COM'L. $\begin{array}{cc}\text { S } \\ & L\end{array}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 95 \\ & 85 \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 87 \\ & 75 \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 87 \\ & 75 \end{aligned}$ | mA |
| IsB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | $\begin{aligned} & \text { Both Ports } \overline{C E} L \text { and } \\ & \overline{C E} R \geq V c c-0.2 \mathrm{~V} \\ & V I N \geq V c c-0.2 \mathrm{~V} \text { or } \\ & V \operatorname{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)} \\ & \overline{S E M}=\overline{\operatorname{SEM}} \mathrm{L} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{array}{\|ll} \hline \text { COM'L. } & \mathrm{S} \\ & \mathrm{~L} \end{array}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 6 \\ & 3 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 6 \\ & 3 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 6 \\ & 3 \end{aligned}$ | mA |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) |  | $\begin{array}{ll} \hline \text { COM'L. } & \mathrm{S} \\ \mathrm{~L} \end{array}$ | $\begin{aligned} & 60 \\ & 60 \end{aligned}$ | $\begin{aligned} & 90 \\ & 80 \end{aligned}$ | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ | $\begin{aligned} & 85 \\ & 74 \end{aligned}$ | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ | $\begin{aligned} & 85 \\ & 74 \end{aligned}$ | mA |

## NOTES:

2943 tbl 09

1. " X " in part numbers indicates power rating ( S or L )
2. $V C C=3.3 \mathrm{~V}, \mathrm{TA}_{A}=+25^{\circ} \mathrm{C}$, and are not production tested. $\mathrm{ICCDC}=80 \mathrm{~mA}$ (Typ.)
3. At $f=\mathrm{fmax}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1 /tRC, and using "AC Test Conditions" of input levels of GND to 3 V .
4. $f=0$ means no address or control lines change.
5. Port "A" may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $5 \mathrm{~ns} \mathrm{Max}$. |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |
| 2943 tbl 10 |  |



Figure 1. AC Output Test Load


Figure 2. Output Test Load (for tlz, thz, twz, tow)

* Including scope and jig.


## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$| Symbol | Parameter | IDT70V07X25 |  | IDT70V07X35 |  | IDT70V07X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 25 | - | 35 | - | 55 | - | ns |
| tAA | Address Access Time | - | 25 | - | 35 | - | 55 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 25 | - | 35 | - | 55 | ns |
| taoe | Output Enable Access Time | - | 15 | - | 20 | - | 30 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 25 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 25 | - | 35 | - | 50 | ns |
| tSOP | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 15 | - | 15 | - | 15 | - | ns |
| tsaA | Semaphore Address Access Time | - | 35 | - | 45 | - | 65 | ns |

NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low- or high-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{C E}=V_{I L}$ and $\overline{S E M}=V I H$. To access semaphore, $\overline{C E}=V_{I H}$ and $\overline{S E M}=$ VIL.
4. " $X$ " in part numbers indicates power rating ( $S$ or $L$ ).

## TIMING OF POWER-UP POWER-DOWN



WAVEFORM OF READ CYCLES ${ }^{(5)}$


## NOTES:

1. Timing depends on which signal is asserted last, $\overline{O E}$ or $\overline{C E}$.
2. Timing depends on which signal is de-asserted first, $\overline{C E}$ or $\overline{O E}$.
3. tedodelay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations $\overline{B U S Y}$ has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last taOE, tACE, taA or tBdo.
5. $\overline{S E M}=\mathrm{VIH}$.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$

| Symbol | Parameter | IDT70V07X25 |  | IDT70V07X35 |  | IDT70V07X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 25 | - | 35 | - | 55 | 一 | ns |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 20 | - | 30 | - | 45 | - | ns |
| taw | Address Valid to End-of-Write | 20 | - | 30 | - | 45 | - | ns |
| tas | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 20 | - | 25 | - | 40 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End-of-Write | 15 | - | 20 | - | 30 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 25 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 25 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tSWRD | SEM Flag Write to Read Time | 5 | - | 5 | - | 5 | - | ns |
| tSPS | $\overline{\text { SEM }}$ Flag Contention Window | 5 | - | 5 | - | 5 | - | ns |

NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low- or high-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{C E}=$ VIL and $\overline{S E M}=\mathrm{VIH}^{2}$. To access semaphore, $\overline{\mathrm{CE}}=\mathrm{VIH}$ and $\overline{S E M}=\mathrm{VILI}^{2}$. Either condition must be valid for the entire tEw time.
4. The specification for toh must be met by the device supplying write data to the RAM under all operating conditions. Although tor and tow values will vary over voltage and temperature, the actual toH will always be smaller than the actual tow.
5. " X " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/ $\bar{W}$ CONTROLLED TIMING ${ }^{(1,5,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED TIMING ${ }^{(1,5)}$


NOTES:

1. $\mathrm{R} / \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (tEW or twP) of a LOW $\overline{C E}$ and a LOW R $\bar{W}$ for memory array writing cycle.
3. twR is measured from the earlier of $\overline{C E}$ or $\mathrm{R} \bar{W}$ (or $\overline{S E M}$ or $R \bar{W}$ ) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the $\overline{\mathrm{CE}}$ or $\overline{\mathrm{SEM}}$ LOW transition occurs simultaneously with or after the $\mathrm{R} \overline{\mathrm{W}}$ LOW transition, the outputs remain in the high-impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{\mathrm{CE}}$ or $\mathrm{R} / \overline{\mathrm{W}}$.
7. This parameter is guarante日d by device characterization, but is not production tested. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with the Output Test Load (Figure 2).
8. If $\overline{O E}$ is LOW during $R \bar{W}$ controlled write cycle, the write pulse width must be the larger of twP or (twz + tDW) to allow the l/O drivers to turn off and data to be placed on the bus for the required tDw. If $\overline{\mathrm{OE}}$ is HIGH during an $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. To access $R A M, \overline{C E}=V I L$ and $\overline{S E M}=V I H$. To access semaphore, $\overline{C E}=V I H$ and $\overline{S E M}=V I L$. tew must be met for either condition.

## TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$



NOTE:

1. $\overline{C E}=$ VIH for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$



## NOTES:

1. $\mathrm{DOR}_{\mathrm{O}}=\mathrm{DOL}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{CE}} \mathrm{L}=\mathrm{V}_{\mathrm{IH}}$.
2. All timing is the same for left and right ports. Port "A" may be either left or right port. " $B$ " is the opposite from port " $A$ ".
3. This parameter is measured from $R \bar{W}^{\prime} A^{*}$ or $\overline{S E M}^{*} A^{*}$ going $H^{\prime} G H$ to $R \bar{W} B$ or SEM $^{\circ} B^{\circ}$ going HIGH.
4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

| Symbol | Parameter | IDT70V07X25 |  | IDT70V07X35 |  | IDT70V07X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/ST = VIH) |  |  |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address Match | - | 25 | - | 35 | - | 45 | ns |
| tBDA | $\bar{B}$ | - | 25 | - | 35 | - | 45 | ns |
| tBac | BUSY Access Time from Chip Enable LOW | - | 25 | - | 35 | - | 45 | ns |
| tBDC | $\overline{\text { BUSY }}$ Disable Time from Chip Enable HIGH | - | 25 | - | 35 | - | 45 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 25 | - | 35 | - | 55 | ns |
| BUSY TIMING (M/5 = VIL) |  |  |  |  |  |  |  |  |
| twB | BUSY Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(5)}$ | 20 | - | 25 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 55 | 一 | 65 | - | 85 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 50 | - | 60 | - | 80 | ns |

## NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0 , twDD - twP (actual) or tDDD - tDw (actual).
4. To ensure that the write cycle is inhibited on port " $B$ " during contention on port " $A$ ".
5. To ensure that a write cycle is completed on port " B " after contention on port " A ".
6. " $X$ " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND $\overline{\text { BUSY }}{ }^{(2,5)}$


NOTES:

1. To ensure that the earlier of the two ports wins. taps is ignored for $M / \bar{S}=$ VIL (SLAVE).
2. $\overline{\mathrm{CE}_{\mathrm{L}}}=\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$
3. $\overline{O E}=V_{I L}$ for the reading port.
4. If $M / \bar{S}=$ VIL (SLAVE), then $\overline{B U S Y}$ is an input ( $\overline{B U S Y}{ }^{*} A^{*}=V_{I H}$ and $\overline{B U S Y} \cdot{ }^{*} B^{*}=$ "don't care", for this example).
5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port " B " is the port opposite from port " A ".

## TIMING WAVEFORM OF WRITE WITH BUSY



## NOTES:

1. twH must be met for both $\overline{B U S Y}$ input (SLAVE) and output (MASTER).
2. $\overline{B U S Y}$ is asserted on port " $B$ " blocking $R \overline{\mathcal{W}} " B$ ", until $\overline{B U S Y}{ }^{B} B$ " goes High.

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E}$ TIMING ${ }^{(1)}$


## WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING ${ }^{(1)}$



NOTES:

1. All timing is the same for left and right ports. Port " A " may be either the left or right port. Port " B " is the port opposite from port " A ".
2. If taps is not satisfied, the busy signal will be asserted on one side or the other, but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$

| Symbol | Parameter | IDT70V07X25 |  | IDT70V07X35 |  | IDT70V07X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 25 | - | 30 | - | 40 | ns |
| tINR | Interrupt Reset Time | - | 30 | - | 35 | - | 45 | ns |
| NOTE: <br> 1. "X" in part numbers indicates power rating (S or L ). |  |  |  |  |  |  |  | 2942 tbl 14 |

## WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$



NOTES:

1. All timing is the same for left and right ports. Port " A " may be either the left or right port. Port " B " is the port opposite from port " A ".
2. See Interrupt truth table.
3. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} \overline{\mathrm{W}}$ ) is asserted last.
4. Timing depends on which enable signal ( $\overline{C E}$ or $\mathrm{R} / \overline{\mathrm{W}}$ ) is de-asserted first.

## TRUTH TABLES

TRUTH TABLE I - INTERRUPT FLAG ${ }^{(1)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R $\bar{W}$ | $\overline{\mathrm{CE}} \mathrm{L}$ | $\overline{O E L}$ | A14L-A0L | $\overline{\text { INTL }}$ | $\mathrm{R} / \bar{W}_{\mathrm{W}}$ | $\overline{\mathrm{CE}}$ R | $\overline{O E}_{\mathrm{R}}$ | A14R-A0R | $\overline{\text { INTR }}$ |  |
| L | L | X | 7FFF | X | X | X | X | X | $\mathrm{L}^{(2)}$ | Set Right $\overline{\text { NTTR Flag }}$ |
| X | X | X | X | X | X | L | L | 7FFF | $H^{(3)}$ | Reset Right $\overline{N T T}^{\text {R Flag }}$ |
| X | X | X | X | $L^{(3)}$ | L | L | X | 7FFE | X | Set Left INTL Flag |
| X | L | L | 7FFE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left INTL Flag |

## NOTES:

1. Assumes $\overline{B U S Y} L=\overline{B U S Y} R=V I H$.
2. If $\overline{B U S Y} \bar{L}_{L}=V I L$, then no change.
3. If $\overline{B U S Y}{ }_{R}=V I L$, then no change.

## TRUTH TABLEI - ADDRESS BUSY ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CEL }}$ | $\overline{C E}_{\text {R }}$ | A0L-A14L Aor-A14R | $\overline{\mathrm{BUSY}}{ }^{(1)}$ | $\overline{\text { BUSY }}^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES:
2943 tbl 16

1. Pins $\overline{B U S Y}$ and $\overline{B U S Y} R$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{B U S Y}$ outputs on the IDT7007 are push-pull, not open drain outputs. On slaves the BUSY input internally inhibits writes.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. " H " if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either $\overline{B U S Y}$ L or $\overline{B U S Y} \mathrm{~B}_{\mathrm{B}}=$ LOW will result. $\overline{\text { BUSYL }}$ and $\overline{\text { BUSYR }}$ outputs can not be LOW simuttaneously.
3. Writes to the left port are internally ignored when $\overline{B U S Y}$ L outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

## TRUTH TABLE II - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do - D7 Left | Do - D 7 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

NOTE:
2943 tbl 17

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V07.

## FUNCTIONAL DESCRIPTION

The IDT70V07 provides two ports with separate control, address and I/O pins that permitindependent access for reads or writes to any location in memory. The IDT70V07 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (CE high). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location 7FFE (HEX), where a write is defined as $\overline{C E}=\mathrm{R} \bar{W}=$ VIL per the Truth Table. The left port clears the interrupt through access of address location 7FFE when $\overline{\mathrm{CE}} \mathrm{R}=\overline{\mathrm{OE} R}=\mathrm{VIL}, \mathrm{R} \overline{\mathrm{W}}$ is a "don't care". Likewise, the right port interrupt flag (INTR) is asserted when the left port writes to memory location 7FFF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory

7FFF location 7FFF. The message ( 8 bits) at 7FFE or 7FFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FFE and 7FFF are not used as mail boxes, but as part of the random access memory. Referto Table 1 for the interruptoperation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical
operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $M / \bar{S}$ pin. Once in slave mode the $\overline{B U S Y}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{B U S Y}$ pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V07 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V07 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a


2943 drw 19
Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V07 RAMs.
write inhibit signal. Thus on the IDT70V07 RAM the busy pin is an output if the part is used as a master ( $\mathrm{M} / \overline{\mathrm{S}}$ pin $=\mathrm{H}$ ), and the busy pin is an input if the part used as a slave ( $\mathrm{M} / \overline{\mathrm{S}}$ pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the $\mathrm{R} \overline{\mathrm{W}}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT70V07 is an extremely fast Dual-Port $32 \mathrm{~K} \times 8$ CMOS Static RAM with an additional 8 address locations
dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{\mathrm{CE}}$ and SEM are both high.

Systems which can best use the IDT70V07 contain multiple processors or controllers and are typically very highspeed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V07's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V07 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that
semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V07 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text { SEM }}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\mathrm{OE}}$, and $\mathrm{R} / \overline{\mathrm{W}}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\mathrm{SEM}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a testloop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system
contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must LPORT RPORT


2943 drw 20
Figure 4. IDT70V07 Semaphore Logic
be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V07's Dual-Port RAM. Say the $32 \mathrm{~K} \times 8$ RAM was to be divided into two 16 K x 8 blocks which were to be dedicated at any one time to
servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 16K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 16K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 16 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 16K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores
could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

## ORDERING INFORMATION



## FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Commercial: 25/35/55ns (max.)
- Low-power operation
- IDT70V24S

Active: 230 mW (typ.)
Standby: 3.3mW (typ.)

- IDT70V24L

Active: 230 mW (typ.)
Standby: .66mW (typ.)

- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70V24 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master $M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- Interrupt Flag
- Devices are capable of withstanding greater than 2001V electrostatic charge.
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single 3.3 V ( $\pm 0.3 \mathrm{~V}$ ) power supply
- Available in 84 -pin PGA, PLCC and 100 -pin TQFP


## DESCRIPTION:

The IDT70V24 is a high-speed $4 \mathrm{~K} \times 16$ Dual-Port Static RAM. The IDT70V24 is designed to be used as a stand-alone 64 K -bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32 -bit-or-more word systems. Using the

FUNCTIONAL BLOCK DIAGRAM


IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, errorfree operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\mathrm{CE}}$
permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS $^{\text {™ }}$ high-performance technology, these devices typically operate on only 350 mW of power.

The IDT70V24 is packaged in a ceramic 84-pin PGA, an 84 -Pin PLCC and a 100-pin Thin Quad Plastic Flatpack.

PIN CONFIGURATIONS


NOTE:

1. This text does not indicate the actual part-marking.


2911 drw 04

## PIN NAMES ${ }^{(1,2)}$

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$. | $\overline{\mathrm{CE}} \mathrm{R}^{\text {d }}$ | Chip Enable |
| $\mathrm{R} / \overline{\mathrm{W}} \mathrm{L}$ | $\mathrm{R} \overline{\mathrm{W}} \mathrm{R}$ | Read/Write Enable |
| $\overline{\text { OEL }}$ | $\overline{O E E R}^{\text {I }}$ | Output Enable |
| A0L-A11L | A0R - A11 ${ }^{\text {a }}$ | Address |
| I/OOL - I/O15L | 1/O0R - I/O15R | Data Input/Output |
| $\overline{\mathrm{SEML}}$ | $\overline{\text { SEM }}^{\text {R }}$ | Semaphore Enable |
| $\overline{\text { UBL }}$ | $\overline{\text { UBR }}$ | Upper Byte Select |
| $\overline{\mathrm{LB}} \mathrm{L}$ | $\overline{\text { LBR }}$ | Lower Byte Select |
| INTL | $\overline{\text { NTR }}$ | Interrupt Flag |
| $\overline{\text { BUSYL }}$ | $\overline{\text { BUSYR }}$ | Busy Flag |
| M/ $\bar{S}$ |  | Master or Slave Select |
| Vcc |  | Power |
| GND |  | Ground |

## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate the actual part-marking.

## TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs ${ }^{(1)}$ |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | $\mathrm{R} \bar{W}$ | $\overline{O E}$ | $\overline{\text { UB }}$ | $\overline{\text { LB }}$ | SEM | V/O8-15 | V/OO-7 |  |
| H | X | X | X | X | H | High-Z | High-Z | Deselected: Power Down |
| X | X | X | H | H | H | High-Z | High-Z | Both Bytes Deselected |
| L | L | X | L | H | H | DATAIN | High-Z | Write to Upper Byte Only |
| L | L | X | H | L | H | High-Z | DATAIN | Write to Lower Byte Only |
| L | L | X | L | L | H | DATAIN | DATAIN | Write to Both Bytes |
| L | H | L | L | H | H | DATAOUT | Hign-Z | Read Upper Byte Only |
| L | H | L | H | L | H | High-Z | DATAOUT | Read Lower Byte Only |
| L | H | L | L | L | H | DATAOUT | Dataout | Read Both Bytes |
| X | X | H | X | X | X | HighZ | High-Z | Outputs Disabled |

NOTE:

1. $A 0 L$ - $A_{11 L} \neq A_{0 R}-A_{11 R}$

## TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

| Inputs |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | $\mathrm{R} \bar{W}$ | $\overline{O E}$ | $\overline{U B}$ | $\bar{\square}$ | SEM | //O8-15 | VO00-7 |  |
| H | H | L | X | X | L | DATAOUT | DATAOUT | Read Data in Semaphore Flag |
| X | H | L | H | H | L | DATAOUT | DATAout | Read Data in Semaphore Flag |
| H | $f$ | X | X | X | L | DATAIN | DATAIN | Write Dino into Semaphore Flag |
| X | F | X | H | H | L | DATAIN | DATAIN | Write Dino into Semaphore Flag |
| L | X | X | L | X | L | - | - | Not Allowed |
| L | X | X | X | L | L | - | - | Not Allowed |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +4.6 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | 50 | mA |
| IOUT | DC Output <br> Current | ${ }^{\circ} \mathrm{C}$ |  |

## NOTE:

2911 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed Vcc +0.5 V for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{ma}$ for the period over VTERM $\geq \mathrm{Vcc}$ +0.5 V .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military |  |  |  |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $3.3 \mathrm{~V} \pm 0.3$ |

2911 tbl 05

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 3.0 | 3.3 | 3.6 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.0 | - | Vcc +0.3 | V |
| VIL | Input Low Voltage | $-0.3^{(1)}$ | - | 0.8 | V |

NOTE:
2911 tbl 06

1. $\mathrm{VIL} \geq-1.5 \mathrm{~V}$ for pulse width less than $10 n \mathrm{n}$.
2. VTERM must not exceed Vcc +0.5 V .

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHZ}$ )
TQFP Pkg. Only

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=3 \mathrm{dV}$ | 9 | pF |
| COUT | Output <br> Capacitance | VOUT = 3dV | 11 | pF |

NOTE: 2911 tbl 07

1. This parameter is determined by device characterization but is not production tested.
2. 3dV references the interpolated capacitance when the input and output signals switch from OV to 3 V or from 3 V to 0 V .

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VCc $=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ )

| Symbol | Parameter | Test Conditions | IDT70V24S |  | IDT70V24L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| ILLII | Input Leakage Current ${ }^{(1)}$ | $\mathrm{Vcc}=3.6 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Illol | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{lOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V})$

| Symbol | Parameter | Test Condition | Version |  | $\begin{aligned} & 70 \mathrm{~V} 24 \times 25 \\ & \text { Typ. }^{(2)}{ }^{(2)} \text { Max }_{2} \end{aligned}$ |  | $\begin{aligned} & \text { 70V24X35 } \\ & \text { Typ. }^{(2)} \text { Max. } \end{aligned}$ |  | $\begin{aligned} & \text { 70V24X55 } \\ & \text { Typ. }{ }^{(2)} \text { Max. } \end{aligned}$ |  | Uni |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{VIL}, \text { Outputs Open } \\ & \mathrm{SEM}=\mathrm{VIH} \\ & \mathrm{f}=\mathrm{fmax}^{(3)} \end{aligned}$ | COM | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 140 \\ & 120 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 115 \\ & 100 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 115 \\ & 100 \end{aligned}$ | mA |
| ISB1 | Standby Current (Both Ports — TTL Level Inputs) | $\begin{aligned} & \overline{C E}_{R}=\overline{C E} L=V I H \\ & \text { SEMR }=\overline{S E M} L=V I H \\ & f=\mathrm{fmax}^{(3)} \end{aligned}$ | COM | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 12 \\ & 10 \end{aligned}$ | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | $\begin{gathered} 10 \\ 8 \end{gathered}$ | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | $\begin{gathered} 10 \\ 8 \end{gathered}$ | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | mA |
| ISB2 | Standby Current <br> (One Port - TTL <br> Level Inputs) | $\overline{\mathrm{CE}}{ }^{\prime \prime} \mathrm{A}^{\prime}=\mathrm{V}_{1 L} \text { and } \overline{\mathrm{CE}} \mathrm{~EB}^{\prime \prime}=\mathrm{V}_{1 H^{(5)}}$ <br> Active Port Outputs Open $\begin{aligned} & f=f M A X^{(3)} \\ & \overline{S E M}_{\mathrm{R}}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{V}_{I H} \end{aligned}$ | COM | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & 82 \\ & 72 \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 72 \\ & 62 \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 72 \\ & 62 \end{aligned}$ | mA |
| ISB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports $\overline{C E L}$ and <br> $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> Vin $\geq$ Vcc -0.2 V or <br> Vin $\leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)}$ <br> $\overline{S E M R}=\overline{S E M L} \geq V C c-0.2 \mathrm{~V}$ | COM | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 5 \\ 2.5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 5 \\ 2.5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 5 \\ 2.5 \end{gathered}$ | mA |
| ISE4 | Full Standby Current (One Port - All CMOS Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}^{\prime} A^{\prime}} \leq 0.2 \text { and } \\ & \overline{\mathrm{CE}}{ }^{\text {B" }} \geq \mathrm{VcC}-0.2 \mathrm{~V}^{(5)} \\ & \overline{\mathrm{SEM}} \mathrm{R}=\overline{\mathrm{SEML}} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \\ & \text { VIN } \leq 0.2 \mathrm{~V}, \text { Active Port } \\ & \text { Outputs Open, } \\ & \mathrm{f}=\text { fmax }^{(3)} \end{aligned}$ | COM | $\begin{aligned} & S \\ & L \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 81 \\ & 71 \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 71 \\ & 61 \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 71 \\ & 61 \end{aligned}$ | mA |

## NOTES:

1. ' $X$ ' in part numbers indicates power rating ( S or L )
2. $V C C=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and are not production tested. $\mathrm{Icc} \mathrm{DC}=70 \mathrm{~mA}$ (TYP.)
3. At $f=f$ mAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ tRC, and using "AC Test Conditions" of input levels of GND to 3 V .
4. $f=0$ means no address or control lines change.
5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns Max. |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |
| 2911 tb 10 |  |



Figure 1. Output Test Load (for tlz, thz, twz, tow)


Figure 2. Output Test Load
(for tLz, tHz, twz, tow)

* Including scope and jig.


## AC ELECTRICAL CHARACTERISTICS OVER THE

## OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$

| Symbol | Parameter | IDT70V24X25 |  | IDT70V24X35 |  | IDT70V24X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 25 | - | 35 | - | 55 | - | ns |
| taA | Address Access Time | - | 25 | - | 35 | - | 55 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 25 | - | 35 | - | 55 | ns |
| tabe | Byte Enable Access Time ${ }^{(3)}$ | - | 25 | - | 35 | - | 55 | ns |
| taoe | Output Enable Access Time | - | 15 | - | 20 | - | 30 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| ttz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(7,2)}$ | - | 15 | - | 20 | - | 25 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 25 | - | 35 | - | 50 | ns |
| tSOP | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}})$ | 15 | - | 15 | - | 15 | - | ns |
| tSAA | Semaphore Address Access Time | - | 35 | - | 45 | - | 65 | ns |

1. Transition is measured $\pm 200 \mathrm{mV}$ from low or high impedance voltage with load (figures 1 and 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{\mathrm{CE}}=\mathrm{VIL}, \overline{\mathrm{UB}}$ or $\overline{\mathrm{LB}}=\mathrm{VIL}$, and $\overline{\mathrm{SEM}}=\mathrm{VI}$. To access semaphore, $\overline{\mathrm{CE}}=\mathrm{VIH}$ or $\overline{U B}$ and $\overline{\mathrm{LB}}=\mathrm{VIH}^{\prime}$, and $\overline{\mathrm{SEM}}=\mathrm{VIL}$.
4. " X " in part numbers indicates power rating ( S or L ).

## TIMING OF POWER-UP POWER-DOWN



## WAVEFORM OF READ CYCLES ${ }^{(5)}$



NOTES:

1. Timing depends on which signal is asserted last, $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}, \overline{\mathrm{LB}}$, or $\overline{\mathrm{UB}}$.
2. Timing depends on which signal is de-asserted firs $\overline{C E}, \overline{O E}, \overline{L B}$, or $\overline{U B}$.
3. $\operatorname{tBDD}$ delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations $\overline{B U S Y}$ has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last ta Be, tacE, tACE, fA or bD.
5. $\mathrm{SEM}=\mathrm{V} \mathrm{IH}$.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$



NOTES:
2911 tb 12

1. Transition is measured $\pm 200 \mathrm{mV}$ from low or high impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access $R A M, \overline{C E}=V I L, \overline{U B}$ or $\overline{L B}=V I L, \overline{S E M}=V I H$. To access semaphore, $\overline{C E}=V I H$ and $\overline{S E M}=V I L$. Either condition must be valid for the entire tEX time.
4. The specification for tD must be met by the device supplying write data to the RAM under all operating conditions. Although tD and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
5. " $X$ " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING ${ }^{(1,5,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\mathrm{CE}}, \overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ CONTROLLED $\operatorname{TIMING}{ }^{(1,5)}$


2911 drw 09

## NOTES:

1. $\mathrm{R} \overline{\mathrm{N}}$ or $\overline{\mathrm{CE}}$ or $\overline{U B}$ \& $\overline{\mathrm{LB}}$ must be high during all address transitions.
2. A write occurs during the overlap (tEW or twP) of a low $\overline{U B}$ or $\overline{L B}$ and a low $\overline{C E}$ and a low $R \bar{W}$ for memory array writing cycle.
3. twR is measured from the earlier of $\overline{C E}$ or $R \bar{W}$ (or $\overline{S E M}$ or $R \bar{W}$ ) going high to the end of write cycle.
4. During this period, the $/ / O$ pins are in the output state and input signals must not be applied.
5. If the CE or SEM low transition occurs simultaneously with or after the $\mathrm{R} \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{\mathrm{CE}}, \mathrm{R} \bar{W}$ or byte control.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured $\pm 200 \mathrm{mV}$ from low or high impedance voltage with Output Test Load (Figure 2).
8. If $\overline{\mathrm{OE}}$ is low during $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, the write pulse width must be the larger of twp or ( $\mathrm{twz}+\mathrm{tDW}$ ) to allow the $1 / O$ drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. To access RAM, $\overline{C E}=V I L, \overline{U B}$ or $\overline{L B}=V I L, \overline{S E M}=V I H$. To access semaphore, $\overline{C E}=V I H$ and $\overline{S E M}=V I L$. Either condition must be valid for the entire tEW time.

## TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$



NOTE:

1. $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ or $\overline{\mathrm{UB}} \& \overline{\mathrm{LB}}=\mathrm{V}_{\mathrm{V}}$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$


## NOTES:

1. $\operatorname{DOR}=\mathrm{DOL}=\mathrm{VIL}^{\prime}, \overline{\mathrm{CE}}=\overline{\mathrm{CE}}=\mathrm{VIH}$, or Both $\overline{\mathrm{UB}} \& \overline{\mathrm{LB}}=\mathrm{VIH}$ Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. " $A$ " may be either left or right port. " $B$ " is the opposite port from " $A$ ".
3. This parameter is measured from $\mathrm{R} / \bar{W}_{A}$ or SEMA going high to $\mathrm{R} / \bar{W}_{B}$ or $\overline{\text { SEMB }}$ going high.
4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is not guarantee which side will obtain the flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPFLY VOLTAGE RANGE ${ }^{(6)}$| Symbol | Parameter | IDT70V24X35 |  | IDT70V24X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/S = H) |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address Match | - | 35 | - | 45 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | 35 | - | 45 | ns |
| tBac | $\overline{\text { BUSY }}$ Access Time from Chip Low | - | 35 | - | 45 | ns |
| tBde | BUSY Disable Time from Chip High | - | 35 | - | 45 | ns |
| taps | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | Note 3 | - | Note 3 | ns |
| BUSY TIMING (M/S = L) |  |  |  |  |  |  |
| twb | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\overline{B U S Y}^{(5)}}$ | 25 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |
| tWDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 65 | - | 85 | ns |
| tod | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 60 | - | 80 | ns |

## NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With
$\overline{B U S Y}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{H})$ " or "Timing Waveform of Write With Port-To-Port Delay ( $\mathrm{M} / \overline{\mathrm{S}}=\mathrm{L}$ )".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of Ons, twDD - twp (actual) or todD - tow (actual).
4. To ensure that the write cycle is inhibited on port ' $B$ ' during contention with port ' $A$ '.
5. To ensure that a write cycle is completed on port ' $B$ ' after contention with port ' $A$ '.
6. " X " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF READ WITH $\overline{B U S Y}{ }^{(2)}(M / \bar{S}=H)$


1. To ensure that the earlier of the two ports wins. tAPS is ignored for $M / \bar{S}=$ VIL (SLAVE).

2911 drw 12
2. $\overline{\mathrm{CE}} \mathrm{L}=\overline{\mathrm{CE}} \mathrm{R}=\mathrm{VIL}$.
3. $\overline{O E}=$ VIL for the reading port.
4. If $M / \overline{\mathrm{S}}=\mathrm{VIL}$ (slave) then $\overline{\mathrm{BUSY}}$ is an input $\overline{B U S Y}{ }^{\prime} A^{*}=$ VIL and $\overline{B U S Y}{ }^{\circ}{ }^{\circ}{ }^{\circ}=$ don't care, for this example.
5. All timing is the same for both left and right ports. Port "A" may be either the left or right Port. Port " B " is the port opposite from port " A ".

TIMING WAVEFORM OF SLAVE WRITE (M/S̄ = L)


Note:

1. tWH must be met for both $\overline{B U S Y}$ input (slave) and output (master).
2. Busy is asserted on port "B" Blocking R $\overline{\mathcal{W}}$ " $B$ ", until $\overline{B U S Y} " B$ " goes High.

## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E} \operatorname{TIMING}{ }^{(1)}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{H})$



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $\operatorname{TIMING}{ }^{(1)}(M / \bar{S}=H)$


NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$

| Symbol | Parameter | IDT70V24X35 |  | IDT70V24X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 30 | - | 40 | ns |
| tINR | Interrupt Reset Time | - | 35 | - | 45 | ns |

1. " X " in part numbers indicates power rating ( S or L ).

## WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$


notes:
2911 drw 17

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. See Interrupt truth table.
3. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} / \overline{\mathrm{W}}$ ) is asserted last.
4. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} / \bar{W}$ ) is de-asserted first.

## TRUTH TABLES

## TRUTH TABLE I — INTERRUPT FLAG ${ }^{(1)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} \overline{\mathrm{W}} \mathrm{L}$ | $\overline{\mathrm{CE}}$ | $\overline{O E L}$ | A11L-A0L | INTL | $\mathrm{R} \bar{W}_{\mathrm{W}}$ | $\overline{\mathrm{C} E} \mathrm{E}_{\mathrm{R}}$ | $\overline{O E}_{R}$ | A11R-A0R | INTR |  |
| L | L | X | FFF | X | X | X | X | X | $\mathrm{L}^{(2)}$ | Set Right $\overline{\text { NTTR Flag }}$ |
| X | X | X | X | X | X | L | L | FFF | $\mathrm{H}^{(3)}$ | Reset Right $\overline{\mathrm{NT}} \mathrm{T}_{\mathrm{R}}$ Flag |
| X | X | X | X | $\mathrm{L}^{(3)}$ | L | L | X | FFE | X | Set Left INTL Flag |
| X | L | L | FFE | $H^{(2)}$ | X | X | X | X | X | Reset Left $\overline{\text { NTL }}$ Flag |

## NOTES:

1. Assumes $\overline{B U S Y}_{L}=\overline{B U S Y}_{R}=V I H$.
2. If $\overline{B U S Y} \bar{L}=V_{12}$, then no change.
3. If $\overline{B U S Y} \mathrm{~A}=\mathrm{VIL}$, then no change.

## TRUTH TABLE II - ADDRESS BUSY

ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{\text { CER }}$ | AoL-A11L Aor-A11R | $\overline{\text { BUSY }}{ }^{(1)}$ | $\overline{\text { BUSYR }}^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES: 2911 tbl 16

1. Pins $\overline{B U S Y}$ and $\overline{B U S Y} R$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{B U S Y}$ outputs on the IDT70V24 are push pull, not open drain outputs. On slaves the BUSY input internally inhibits writes.
2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either $\overline{B U S Y} \bar{L}_{L}$ or $\overline{B U S Y} R=$ Low will result. $\overline{B U S Y} L$ and $\overline{B U S Y} R$ outputs cannot be low simultaneously.
3. Writes to the left port are internally ignored when $\overline{B U S Y} L$ outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when $\overline{B U S Y} R$ outputs are driving low regardless of actual logic level on the pin.

## TRUTH TABLE III - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do - D15 Left | Do - D15 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Right port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

NOTE:
2911 tbl 17

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V24.

## FUNCTIONAL DESCRIPTION

The IDT70V24 provides two ports with separate control, address and I/O pins that permitindependentaccess for reads or writes to any location in memory. The IDT70V24 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{C E}$ high). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location FFE (HEX), where a write is defined as the $\overline{\mathrm{CE}}=\mathrm{R} \overline{\mathrm{W}}=\mathrm{VIL}$ per the Truthe Table. The left port clears the interrupt by accessing address location FFE when $\overline{\mathrm{CE}} \mathrm{R}=\overline{\mathrm{OE}} \mathrm{R}=\mathrm{VIL}, \mathrm{R} / \overline{\mathrm{W}}$ is a "don't care". Likewise, the right port interrupt flag ( $\overline{\mathrm{INT}} \mathrm{R}$ ) is asserted when the left port writes to
memory location FFF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location FFF. The message ( 16 bits) at FFE or FFF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations FFE and FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all


Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V24 RAMs.
applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $M / \bar{S}$ pin. Once in slave mode the $\overline{B U S Y}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V24 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V24 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V24 RAM the busy pin is an output if the part is used as a master $(\mathrm{M} / \overline{\mathrm{S}}$ pin $=\mathrm{H})$, and the busy pin is an input if the part used as a slave ( $\mathrm{M} / \overline{\mathrm{S}} \mathrm{pin}=$ L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be
initiated with either the $\mathrm{R} / \bar{W}$ signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT70V24 is an extremely fast Dual-Port $4 \mathrm{~K} \times 16$ CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{C E}$, the Dual-Port RAM enable, and $\overline{\text { SEM }}$, the semaphore enable. The $\overline{\mathrm{CE}}$ and $\overline{\text { SEM }}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{\mathrm{CE}}$ and SEM are both high.

Systems which can best use the IDT70V24 contain multiple processors or controllers and are typically very highspeed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V24's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources
to be allocated in varying configurations. The IDT70V24 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V24 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{O E}$, and $R \bar{M}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins AO-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\mathrm{SEM}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a testloop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READNRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a
resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V24's Dual-Port RAM. Say the $4 \mathrm{~K} \times 16$ RAM was to be divided into two $2 \mathrm{~K} x$ 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 2 K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0 . If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0 . At this point, the software could choose to try and gain control of the second 2K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and
perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 2K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.


2911 drw 19
Figure 4. IDT70V24 Semaphore Logic

## ORDERING INFORMATION




- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master $M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- Interrupt Flag
- Devices are capable of withstanding greater than 2001 V electrostatic charge.
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single $3.3 \mathrm{~V}( \pm 0.3 \mathrm{~V})$ power supply
- Available in 84 -pin PGA, PLCC and 100 -pin TQFP


## DESCRIPTION:

The IDT70V25 is a high-speed 8K $\times 16$ Dual-Port Static RAM. The IDT70V25 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 32-bit-or-more word systems.

FUNCTIONAL BLOCK DIAGRAM


Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in fullspeed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in
memory. An automatic power down feature controlled by $\overline{C E}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 350 mW of power.

The IDT70V25 is packaged in a ceramic 84-pin PGA, an $84-$ Pin PLCC and a 100-pin Thin Quad Plastic Flatpack.

PIN CONFIGURATIONS
NOTE:

1. This text does not indicate orientation of the actual part-marking.

| Index |  |  |
| :---: | :---: | :---: |
| $\mathrm{N} / \mathrm{C}=1$ | 110099989796959493929190898887868 | 二 $\mathrm{N} / \mathrm{C}$ |
| $\mathrm{N} / \mathrm{Cl}=1$ |  | $\square \mathrm{N} / \mathrm{C}$ |
| $\mathrm{N} / \mathrm{C=}{ }^{3}$ |  | 73 ¢ N/C |
| $\mathrm{N} / \mathrm{C}=1$ |  | $72 \square \mathrm{~N} / \mathrm{C}$ |
| V/O10LE 5 |  | 71 صA5L |
| VO11L=6 |  | 70 P A4, |
| V/O12t-7 |  | 69 A3L |
| I/O13 |  | 68 A2L |
| GND ${ }^{9}$ |  | 67 صA1L |
| I/O14L- ${ }^{10}$ |  | $66 \sim \mathrm{~A} 0 \mathrm{~L}$ |
| I/O15LI 1 | 11 IDT70V25 | $65 \sim$ INTL |
| $\mathrm{VCO}=1$ | 12 PN100-1 | 64 صUUSYL |
| GND $=1$ | 13 100-PIN | ${ }^{63} \square \mathrm{GND}$ |
| I/OORE ${ }^{1}$ | 14 TQFP | ${ }^{62}$ صM/S |
| I/O1R ${ }^{1}$ | 15 TOP VIEW(1) | 61 EUSYR |
| I/O2R ${ }^{1}$ | 16 | ${ }^{60}$ صINTR |
| $\mathrm{VCO}=1$ | 17 | $59 \rightleftharpoons \mathrm{~A} 0 \mathrm{R}$ |
| $1 / \mathrm{O}_{3}=1$ | 18 | 58 A1R |
| $1 / \mathrm{O} 4 \mathrm{R}=1$ | 19 | 57 ص $22 R$ |
| I/O5R ${ }^{2}$ | 20 | 56 ص A3R |
| $1 / \mathrm{O} 6 \mathrm{R}=1$ | 21 | $54 \sim$ A4R |
| $\mathrm{N} / \mathrm{C}=$ | 22 | $54 \sim \mathrm{~N} / \mathrm{C}$ |
| $\mathrm{N} / \mathrm{C}=$ | 23 | $53 \sim N / C$ |
| $\mathrm{N} / \mathrm{C}=1$ | 24 | 52 صN/C |
| $\mathrm{N} / \mathrm{C}=$ | ${ }_{2}^{25} \quad 2728 \quad 293031323334353637383940$ | $51-N / C$ |



## PIN NAMES ${ }^{(1,2)}$

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{\mathrm{CE}}$ R | Chip Enable |
| $\mathrm{R} \bar{W} \mathrm{~L}$ | $\mathrm{R} / \bar{W}_{\mathrm{F}}$ | Read/Write Enable |
| $\overline{\mathrm{OE}} \mathrm{L}$ | $\overline{\mathrm{OE}} \mathrm{R}$ | Output Enable |
| AoL - A12L | A0R - A12R | Address |
| I/OOL - I/O15L | I/OOR - I/O15R | Data Input/Output |
| $\overline{\text { SEML }}$ | $\overline{\text { SEMR }}$ | Semaphore Enable |
| $\overline{\mathrm{UB}} \mathrm{L}$ | $\overline{\mathrm{UB}} \mathrm{R}$ | Upper Byte Select |
| $\overline{\mathrm{LB}} \mathrm{L}$ | $\overline{\mathrm{LB}} \mathrm{R}$ | Lower Byte Select |
| $\overline{\text { INTL }}$ | $\overline{\text { NTTR }}$ | Interrupt Flag |
| $\overline{B U S Y}{ }_{\text {L }}$ | $\overline{\text { BUSY }}$ | Busy Flag |
| M/ $\bar{S}$ |  | Master or Slave Select |
| Vcc |  | Power |
| GND |  | Ground |

## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate orientation of the actual part- marking.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs ${ }^{(1)}$ |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | $\mathrm{R} / \bar{W}$ | $\overline{O E}$ | $\overline{\text { UB }}$ | $\overline{L B}$ | SEM | I/O8-15 | I/O0-7 |  |
| H | X | X | X | X | H | High-Z | High-Z | Deselected: Power Down |
| X | X | X | H | H | H | High-Z | High-Z | Both Bytes Deselected |
| L | L | X | L | H | H | DATAIN | High-Z | Write to Upper Byte Only |
| L | L | X | H | L | H | High-Z | DATAIN | Write to Lower Byte Only |
| L | L | X | L | L | H | DATAIN | DATAIN | Write to Both Bytes |
| L | H | L | L | H | H | DATAOUT | High-Z | Read Upper Byte Only |
| L | H | L | H | L | H | High-Z | DATAOUT | Read Lower Byte Only |
| L | H | L | L | L | H | DATAOUT | DATAOUT | Read Both Bytes |
| X | X | H | X | X | X | High-Z | High-Z | Outputs Disabled |

NOTE:
2944 tbl 02

1. $A 0 L-A_{12 L} \neq A O R-A_{12 R}$

## TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

| Inputs |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathrm{CE}}$ | $\mathrm{R} / \overline{\mathrm{W}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{UB}}$ | $\overline{\mathrm{LB}}$ | $\overline{\mathrm{SEM}}$ | I/O8-15 | I/Oo-7 |  |
| H | H | L | X | X | L | DATAOUT | DATAOUT | Read Data in Semaphore Flag |
| X | H | L | H | H | L | DATAout | DATAout | Read Data in Semaphore Flag |
| H | F | X | X | X | L | DATAIN | DATAIN | Write Dino into Semaphore Flag |
| X | f | X | H | H | L | DATAIN | DATAIN | Write Dino into Semaphore Flag |
| L | X | X | L | X | L | - | - | Not Allowed |
| L | X | X | X | L | L | - | - | Not Allowed |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +4.6 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | mA |

## NOTE:

2944 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$ for more than $25 \%$ of the cycle time or 10 s maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period over VTERM $\geq \mathrm{Vcc}+0.5 \mathrm{~V}$.

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military |  |  |  |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $3.3 \mathrm{~V} \pm 0.3$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 3.0 | 3.3 | 3.6 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.0 | - | Vcc +0.3 | V |
| VIL | Input Low Voltage | $-0.3^{(1)}$ | - | 0.8 | V |

## NOTE:

2944 tbl 06

1. $V I \geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=3 \mathrm{dV}$ | 9 | pF |
| COUT | Output <br> Capacitance | VoUT $=3 \mathrm{dV}$ | 10 | pF |

NOTE:
2944 tbl 07

1. This parameter is determined by device characterization but is not production tested (TQFP Package only).
2. 3 dV references the interpolated capacitance when the input and output signals switch from 0 V to 3 V or from 3 V to OV .

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VCC $=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ )

| Symbol | Parameter | Test Conditions | IDT70V25S |  | IDT70V25L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| IILII | Input Leakage Current ${ }^{(1)}$ | $\mathrm{Vcc}=3.6 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| IILOI | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{Vout}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | $=$ | V |

NOTE:
2944 tbl 08

1. At $\mathrm{Vcc}=2.0 \mathrm{~V}$ input leakages are undefined.

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V})$

| Symbol | Parameter | Test Condition | Version | 70V25X25 |  | 70V25X35 |  | $\begin{gathered} \text { 70V2 } \\ \text { Typ. }{ }^{(2)} \end{gathered}$ | X55 <br> Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Dynamic Operating Current <br> (Both Ports Active) | $\begin{aligned} & \overline{\overline{C E}}=V_{I L}, \text { Outputs Open } \\ & \overline{S E M}=V_{I H} \\ & f=\text { fMAX }^{(3)} \end{aligned}$ | $\text { COM'L. } \begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 170 \\ & 120 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 115 \\ & 100 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 115 \\ & -100 \end{aligned}$ | mA |
| ISB1 | Standby Current <br> (Both Ports — TTL | $\begin{aligned} & \overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{CE}} \mathrm{~L}=\mathrm{V}_{I H} \\ & \overline{S E M}_{\mathrm{S}}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{VIH}_{I H} \\ & \text { Level Inputs }) \mathrm{f}=\mathrm{fmax}^{(3)} \end{aligned}$ | COM'L. $\begin{gathered}\text { S } \\ \text { L }\end{gathered}$ | $\begin{aligned} & 12 \\ & 10 \end{aligned}$ | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | $\begin{gathered} 10 \\ 8 \end{gathered}$ | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | $\begin{gathered} 10 \\ 8 \end{gathered}$ | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | mA |
| ISB2 | Standby Current <br> (One Port - TTL Level Inputs) | $\begin{aligned} & \overline{C E L} L \text { or } \overline{C E}_{R}=V_{I H}{ }^{(5)} \\ & \text { Active Port Outputs Open } \\ & f=f M A X \\ & \overline{S E M}=\overline{S E M} L=V_{I H}^{(3)} \end{aligned}$ | COM'L. $\begin{gathered}\text { S } \\ \text { L }\end{gathered}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & 82 \\ & 72 \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 72 \\ & 62 \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 72 \\ & 62 \end{aligned}$ | mA |
| ISB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports $\overline{C E L}$ and <br> $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> VIN $\geq$ Vcc -0.2 V or <br> $\mathrm{Vin} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)}$ <br> $\overline{\operatorname{SEM}} \mathrm{R}=\overline{\mathrm{SEM}} \mathrm{L} \geq \mathrm{VCC}-0.2 \mathrm{~V}$ | COM'L. S $\mathrm{L}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 5 \\ 2.5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 5 \\ 2.5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 5 \\ 2.5 \end{gathered}$ | mA |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) VIn $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or Vin $\leq 0.2 \mathrm{~V}$ Active Port Outputs Open, $f=f$ MAX ${ }^{(3)}$ | One Port $\overline{C E L}$ or <br> $\overline{C E} R \geq$ Vcc $-0.2 V^{(5)}$ <br> $\overline{\mathrm{SEM}} \mathrm{R}=\overline{\mathrm{SEM}} \mathrm{L} \geq \mathrm{VCC}-0.2 \mathrm{~V}$ | COM'L. S $\mathrm{L}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 81 \\ & 71 \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 71 \\ & 61 \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 71 \\ & 61 \end{aligned}$ | mA |

## NOTES:

1. ' X ' in part numbers indicates power rating ( S or L )
2. $V C C=5 V, T_{A}=+25^{\circ} \mathrm{C}$, and are not production tested. Icc dc $=70 \mathrm{~mA}$ (TYP)
3. At $f=f \mathrm{mAx}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / \mathrm{RC}$, and using "AC Test Conditions" of input levels of GND to 3 V .
4. $f=0$ means no address or control lines change.
5. Port "A" may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $5 \mathrm{~ns} \mathrm{Max}$. |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |



Figure 1. AC Output Load


Figure 2. Output Test Load (For tız, thz, twz, tow) Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$

| Symbol | Parameter | IDT70V25 x25 |  | IDT70V25 x35 |  | IDT70V25 x55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 25 | - | 35 | - | 55 | - | ns |
| taA | Address Access Time | - | 25 | - | 35 | - | 55 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 25 | - | 35 | - | 55 | ns |
| tabe | Byte Enable Access Time ${ }^{(3)}$ | - | 25 | - | 35 | - | 55 | ns |
| taoe | Output Enable Access Time | - | 15 | - | 20 | - | 30 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 25 | ns |
| tpu | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tpd | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 25 | - | 55 | - | 50 | ns |
| tsop | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 15 | - | 15 | - | 15 | - | ns |
| tsAA | Semaphore Address Access Time | - | 35 | - | 45 | - | 65 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterazation, but is not production tested.
3. To access RAM, $\overline{\mathrm{CE}}=\mathrm{VIL}, \overline{\mathrm{UB}}$ or $\overline{\mathrm{LB}}=\mathrm{VIL}$, and $\overline{\mathrm{SEM}}=\mathrm{VIH}$. To access semephore $\overline{\mathrm{CE}}=\mathrm{VIH}$ or $\overline{\mathrm{UB}}$ \& $\overline{\mathrm{LB}}=\mathrm{VIH}$, and $\overline{\mathrm{SEM}}=\mathrm{VIL}$.
4. " X " in part numbers indicates power rating ( S or L ).

## TIMING OF POWER-UP POWER-DOWN



## WAVEFORM OF READ CYCLES ${ }^{(5)}$



NOTES:

1. Timing depends on which signal is asserted last, $\overline{O E}, \overline{C E}, \overline{L B}$, or $\overline{U B}$.
2. Timing depends on which signal is de-asserted first, $\overline{C E}, \overline{\overline{O E}}, \overline{\mathrm{LB}}$, or $\overline{U B}$.
3. $\operatorname{tBDD}$ delay is required only in case where opposite port is completing a write operation to the same address location for simultaneous read operations BUSY has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last tABE, tAOE, tACE, tAA or tBDD.
5. $\overline{\mathrm{SEM}}=\mathrm{VIH}$.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$

| Symbol | Parameter | IDT70V25X25 |  | IDT70V25X35 |  | IDT70V25X55 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Unit | WRITE CYCLE


| twc | Write Cycle Time | 25 | - | 35 | - | 55 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 20 | - | 30 | - | 45 | - | ns |
| taw | Address Valid to End-of-Write | 20 | - | 30 | - | 45 | - | ns |
| tas | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 20 | - | 25 | - | 40 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tDW | Data Valid to End-of-Write | 15 | - | 20 | - | 30 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 25 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 25 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tSWRD | SEM Flag Write to Read Time | 5 | - | 5 | -- | 5 | - | ns |
| tSPS | SEM Flag Contention Window | 5 | - | 5 | - | 5 | - | ns |

NOTES:
2944 tbl 13

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with the Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access $\mathrm{RAM}, \overline{\mathrm{CE}}=\mathrm{VIL}, \overline{\mathrm{UB}}$ or $\overline{\mathrm{LB}}=\mathrm{VIL}, \overline{\mathrm{SEM}}=\mathrm{VIH}$. To access semaphore $\overline{\mathrm{CE}}=\mathrm{VIH}$ or $\overline{\mathrm{UB}} \& \overline{\mathrm{LB}}=\mathrm{VIH}$, and $\overline{\mathrm{SEM}}=\mathrm{VIL}$. Either condition must be valid for the entire tEW time.
4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW.
5. " X " in part numbers indicates power rating ( S or L ).

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W̄ CONTROLLED TIMING ${ }^{(1,5,8)}$



2944 drw 08

TIMING WAVEFORM OF WRITE CYCLE NO. $2, \overline{\mathrm{CE}}, \overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ CONTROLLED TIMING ${ }^{(1,5)}$


NOTES:

1. $\mathrm{R} / \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ or $\overline{\mathrm{UB}} \& \overline{\mathrm{LB}}$ must be High during all address transitions.
2. A write occurs during the overlap (tEW or TWP ) of a low $\overline{U B}$ or $\overline{L B}$ and a low $\overline{C E}$ and a low $R \bar{W}$ for memory array writing cycle.
3. twe is measured from the earlier of $\overline{C E}$ or $\mathrm{R} \overline{\bar{N}}$ (or $\overline{S E M}$ or $\mathrm{R} \overline{\mathcal{M}}$ ) going high to the end-of-write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the $\overline{\mathrm{CE}}$ or $\overline{\mathrm{SEM}}$ low transition occurs simultaneously with or after the $\mathrm{R} \overline{\mathrm{W}}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{\mathrm{CE}}, \mathrm{R} \overline{\mathrm{W}}$, or byte control.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured $+/-500 \mathrm{mV}$ from steady state with Output Test Load (Figure 2).
8. If OE is low during R $\bar{W}$ controlled write cycle, the write pulse width must be the larger of tWP or ( $\mathrm{tWZ}+\mathrm{tDW}$ ) to allow the $\mathrm{I} / \mathrm{O}$ drivers to turn off and data to be placed on the bus for the required tDW. If $\overline{O E}$ is high during an $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP.
9. To access RAM, $\overline{C E}=V I L, \overline{U B}$ or $\overline{L B}=V I L$, and $\overline{S E M}=V I H$. To access Semephore, $\overline{C E}=V I H$ or $\overline{U B} \& \overline{L B}=V I L$, and $\overline{S E M}=V I L$. tew must be met for either condition.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$


NOTE:

1. $\overline{C E}=\mathrm{VIH}$ or $\overline{U B} \& \overline{L B}=\mathrm{VIH}$ for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$



NOTES:

1. $\mathrm{DOR}^{2}=\mathrm{DOL}=\mathrm{VIL}, \overline{\mathrm{CE}} \mathrm{F}=\overline{\mathrm{CE}}=\mathrm{VIH}$, or both $\overline{\mathrm{UB}} \& \overline{\mathrm{LB}}=\mathrm{VIH}$.
2. All timing is the same for left and right port. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".

3. If $t$ SPS is not satisfied, there is no guarantee which side will obtain the semaphore flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

| Symbol | Parameter | IDT70V25X25 |  | IDT70V25X35 |  | IDT70V25X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/S $=\mathbf{H}$ ) |  |  |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address Match | - | 25 | - | 35 | - | 45 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | 25 | - | 35 | - | 45 | ns |
| tbac | BUSY Access Time from Chip LOW | - | 25 | - | 35 | - | 45 | ns |
| tBDC | $\overline{\text { BUSY }}$ Disable Time from Chip HIGH | - | 25 | - | 35 | - | 45 | ns |
| taps | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tbid | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 25 | - | 35 | - | 55 | ns |
| BUSY TIMING (M/S = L) |  |  |  |  |  |  |  |  |
| twb | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(5)}$ | 20 | - | 25 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 55 | - | 60 | - | 80 | ns |
| tod | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 50 | - | 55 | - | 75 | ns |

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF WRITE

PORT-TO-PORT READ AND $\overline{B U S Y}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{VIH})^{\prime \prime}$.
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0 , tWDD - tWP (actual) or tDDD - tDW (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. " $x$ " is part numbers indicates power rating ( $S$ or $L$ ).

TIMING WAVEFORM OF WRITE PORT-TO-PORT READ AND $\overline{\operatorname{BUSY}^{(2,5)}}\left(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{V}_{\mathrm{IH}}\right)$


NOTES:
2944 drw 12

1. To ensure that the earlier of the two ports wins.
2. $\overline{C E}_{L}=\overline{C E}_{R}=L$
3. $\overline{O E}=L$ for the reading port.

## TIMING WAVEFORM OF WRITE WITH $\overline{B U S Y}$



NOTES:

1. tWH must be met for both $\overline{B U S Y}$ input (slave) output master.
2. Busy is asserted on port " $\mathrm{B}^{\prime \prime}$ Blocking $\mathrm{R} / \overline{\mathrm{W}} \cdot \mathrm{B}$ ', until $\overline{B U S Y}$ " 8 " goes High

## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E} \operatorname{TIMING}{ }^{(1)}(M / \bar{S}=H)$



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING ${ }^{(1)}(\mathbf{M} / \bar{S}=H)$


NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$

|  | Parameter | IDT70V25X25 |  | IDT70V25X35 |  | IDT70V25X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 25 | - | 30 | - | 40 | ns |
| tinn | Interrupt Reset Time | - | 30 | - | 35 | - | 45 | ns |

## NOTE:

1. " X " in part numbers indicates power rating ( S or L ).

## WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$


$\overline{\text { OE"B" }}$

2944 drw 17

## NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. See Interrupt Flag truth table.
3. Timing depends on which enable signal ( $\overline{C E}$ or $R \bar{W}$ ) is asserted last.
4. Timing depends on which enable signal ( $\overline{C E}$ or $\mathrm{R} \bar{W}$ ) is de-asserted first.

## TRUTH TABLES

TRUTH TABLE I - INTERRUPT FLAG ${ }^{(1)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} / \overline{\mathrm{W}} \mathrm{L}$ | $\overline{C E L}$ | $\overline{\mathrm{OEL}}$ | A12L-A0L | $\overline{\text { INTL }}$ | $\mathrm{R} \bar{W}_{\mathrm{W}}$ | $\overline{\mathrm{CE}} \mathrm{R}$ | $\overline{O E}_{\mathrm{O}}$ | A12R-A0R | INTR |  |
| L | L | X | 1FFF | X | X | X | X | X | $\mathrm{L}^{(2)}$ | Set Right $\overline{\text { NTR F F ag }}$ |
| X | X | X | X | X | X | L | L | 1FFF | $H^{(3)}$ | Reset Right $\overline{\text { NT }}_{\text {R Flag }}$ |
| X | X | X | X | $\mathrm{L}^{(3)}$ | L | L | X | 1FFE | X | Set Left INTL Flag |
| X | L | L | 1FFE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left INTL Flag |

## NOTES:

1. Assumes $\overline{B U S Y} L=\overline{B U S Y}_{R}=V I H$.
2. If $\overline{B U S Y L}=\mathrm{VIL}$, then no change.
3. If $\overline{B U S Y}_{\mathrm{B}}=\mathrm{VIL}$, then no change.

## TRUTH TABLE II - ADDRESS BUSY <br> ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CEL }}$ | $\overline{\text { CER }}$ | $\begin{aligned} & \text { AOL-A12L } \\ & \text { A0R-A12R } \end{aligned}$ | $\overline{\text { BUSYL }}{ }^{(1)}$ | $\overline{\text { BUSYR }}^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES: $\quad 2944 \mathrm{tbl} 17$

1. Pins $\overline{B U S Y L}$ and $\overline{B U S Y} R$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{B U S Y}$ outputs on the IDT70V25 are push pull, not open drain outputs. On slaves the $\overline{B U S Y}$ input internally inhibits writes.
2. $L$ if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either $\overline{B U S Y} L$ or $\overline{B U S Y} R=L o w ~ w i l l ~ r e s u l t . ~ \overline{B U S Y} L$ and $\overline{B U S Y} R$ outputs cannot be low simultaneously.
3. Writes to the left port are intemally ignored when $\overline{B U S Y}$ outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when $\overline{B U S Y} R$ outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do - D15 Left | Do-D15 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Status |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Right port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

## NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V25.

## FUNCTIONAL DESCRIPTION

The IDT70V25 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V25 has an automatic power down feature controlled by $\overline{C E}$. The $\overline{C E}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}}$ high). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mailbox or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location 1FFE (HEX), where a write is defined as the $\overline{C E} R=R \bar{W} R=$ VIL per the Truth Table. The left port clears the interrupt by an address location 1FFE access when $\overline{C E}=\overline{O E} L=V I L, R \bar{W} L$ is a "don't care". Likewise, the right port interrupt flag ( $\overline{\mathrm{INT}}$ ) is set when the left port writes to
memory location 1FFF (HEX) and to clear the interrupt flag ( $\overline{\mathrm{INT}}$ ), the right port must read the memory location 1 FFF . The message ( 16 bits) at 1FFE or 1FFF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all


Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V25 RAMs.
applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $M / \bar{S}$ pin. Once in slave mode the $\overline{B U S Y}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V25 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V25 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V25 RAM the busy pin is an output if the part is used as a master $(\mathrm{M} / \overline{\mathrm{S}}$ pin $=\mathrm{H})$, and the busy pin is an input if the part used as a slave ( $\mathrm{M} / \overline{\mathrm{S}} \mathrm{pin}=$ L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be
initiated with either the $\mathrm{R} \overline{\mathrm{W}}$ signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT70V25 is an extremely fast Dual-Port $8 \mathrm{~K} \times 16$ CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-PortRAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphorelocation. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$, the Dual-Port RAM enable, and $\overline{\text { SEM }}$, the semaphore enable. The $\overline{\mathrm{CE}}$ and $\overline{\text { SEM }}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{\text { CE }}$ and $\overline{S E M}$ are both high.

Systems which can best use the IDT70V25 contain multiple processors or controllers and are typically very highspeed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V25's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be
allocated in varying configurations. The IDT70V25 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V25 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text { SEM }}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{O E}$, and $R / \bar{W}$ ) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\mathrm{SEM}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READNWRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a
resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES-SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V25's Dual-Port RAM. Say the $8 \mathrm{~K} \times 16$ RAM was to be divided into two $4 \mathrm{~K} \times 16$ blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4 K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0 . If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4 K . Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0 . At this point, the software could choose to try and gain control of the second 4 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and
perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processormay be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.


2944 drw 19

Figure 4. IDT70V25 Semaphore Logic

## ORDERING INFORMATION




Integrated Device Technology, Inc.

## FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Commercial: 25/35/55ns (max.)
- Low-power operation
- IDT70V26S

Active: 450 mW (typ.)
Standby: 5mW (typ.)

- IDT70V26L

Active: 450 mW (typ.)
Standby: 5mW (typ.)

- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70V26 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master $\mathrm{M} / \overline{\mathrm{S}}=\mathrm{L}$ for $\overline{\mathrm{BUSY}}$ input on Slave
- Devices are capable of withstanding greater than 2001V electrostatic charge.
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single $3.3 \mathrm{~V}( \pm 0.3 \mathrm{~V})$ power supply
- Available in 84 -pin PGA, and PLCC


## DESCRIPTION:

The IDT70V26 is a high-speed 16K $\times 16$ Dual-Port Static RAM. The IDT70V26 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in

## FUNCTIONAL BLOCK DIAGRAM



NOTES:
2945 drw 01

1. (MASTER): $\overline{B U S Y}$ is output; (SLAVE): $\overline{B U S Y}$ is input.
2. BUSY outputs are non-tri-stated push-pull.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

32-bit or wider memory system applications results in fullspeed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\mathrm{CE}}$
permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 450 mW of power.

The IDT70V26 is packaged in a ceramic 84-pin PGA and 84-Pin PLCC.

## PIN CONFIGURATIONS



## NOTE:

1. This text does not indicate orientation of the actual part-marking.


PIN NAMES ${ }^{(1,2)}$

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| CEL | CER | Chip Enable |
| R $\bar{W} \mathrm{~L}$ | $\mathrm{R} \overline{\bar{W}} \mathrm{R}$ | Read/Write Enable |
| $\overline{\text { OEL }}$ | $\overline{\mathrm{O}} \mathrm{E}$ R | Output Enable |
| AOL-A13L | AOR - A13R | Address |
| I/OOL - l/O15L | I/OOR - I/O15R | Data Input/Output |
| SEML | $\overline{\text { SEMR }}$ | Semaphore Enable |
| $\overline{\text { UBL }}$ | $\overline{\text { UBR }}$ | Upper Byte Select |
| $\overline{\text { LBL }}$ | $\overline{\text { LBr }}$ | Lower Byte Select |
| $\overline{\text { BUSYL }}$ | $\overline{\text { BUSYR }}$ | Busy Flag |
| M/S |  | Master or Slave Select |
| Vcc |  | Power |
| GND |  | Ground |

## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate orientation of the actual part-marking.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs ${ }^{(1)}$ |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | $\mathrm{R} \bar{W}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { UB }}$ | $\overline{\text { LB }}$ | SEM | //O8-15 | I/O0-7 |  |
| H | X | X | X | X | H | High-Z | High-Z | Deselected: Power-Down |
| X | X | X | H | H | H | High-Z | High-Z | Both Bytes Deselected: Power-Down |
| L | L | X | L | H | H | DATAIN | High-Z | Write to Upper Byte Only |
| L | L | X | H | L | H | High-Z | DATAIN | Write to Lower Byte Only |
| L | L | X | L | L | H | DATAIN | DATAIN | Write to Both Bytes |
| L | H | L | L | H | H | DATAOUT | High-Z | Read Upper Byte Only |
| L | H | L | H | L | H | High-Z | DATAOUT | Read Lower Byte Only |
| L | H | L | L | L | H | DATAOUT | DATAout | Read Both Bytes |
| X | X | H | X | X | X | High-Z | High-Z | Outputs Disabled |

NOTE:

1. $A 0 L-A_{13 L} \neq A O R-A_{13 R}$

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

| Inputs |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | R $\bar{W}$ | $\overline{O E}$ | $\overline{\text { UB }}$ | $\overline{\text { LB }}$ | $\overline{\text { SEM }}$ | //O8-15 | I/O0-7 |  |
| H | H | L | X | X | L | DATAout | DATAout | Read Data in Semaphore Flag |
| X | H | L | H | H | L | DATAOUT | DATAout | Read Data in Semaphore Flag |
| H | - | X | X | X | L | DATAIN | DATAIN | Write l/Oo into Semaphore Flag |
| X | $f$ | X | H | H | L | DATAIN | DATAIN | Write I/Oo into Semaphore Flag |
| L | X | X | L | X | L | - | - | Not Allowed |
| L | X | X | X | L | L | - | - | Not Allowed |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +4.6 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | 55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | mA |  |

NOTE:
2945 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $V c c+0.3 V$ for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of VTERM $\geq \mathrm{Vcc}$ +0.3 V .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military |  |  |  |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $3.3 \mathrm{~V} \pm 0.3$ |

2945 tbl 05

## RECOMMENDED DC OPERATING CONDITIONS ${ }^{(2)}$

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 3.0 | 3.3 | 3.6 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.0 | - | Vcc+0.3 | V |
| VIL | Input Low Voltage | $-0.3^{(1)}$ | - | 0.8 | V |

NOTE:

1. VIL $\geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed $V c c+0.3 \mathrm{~V}$.

## CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions $^{(2)}$ | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=3 \mathrm{dV}$ | 9 | pF |
| COUT | Output <br> Capacitance | VOUT $=3 \mathrm{dV}$ | 10 | pF |

NOTE:

1. This parameter is determined by device characterization but is not production tested.
2. 3 dV represents the interpolated capacitance when the input and output signals switch from OV to 3 V or from 3 V to OV .

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VCC $=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ )

| Symbol | Parameter | Test Conditions | IDT70V26S |  | IDT70V26L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \|lıl| | Input Leakage Current | $\mathrm{Vcc}=3.6 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Illol | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| VoL | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $1 \mathrm{OH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

## DC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V})$| Symbol | Parameter | Test Condition | Version | 70V26X25 |  | 70V26X35 |  | 70V26X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Dynamic Operating Current <br> (Both Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{VIL}, \text { Outputs Open } \\ & \mathrm{SEM}=\mathrm{VIH}_{1 H} \\ & \mathrm{f}=\mathrm{fMAX}{ }^{(3)} \end{aligned}$ | $\begin{array}{\|ll\|} \hline \text { COM'L. } & \mathrm{S} \\ & \mathrm{~L} \end{array}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 140 \\ & 120 \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 140 \\ & 120 \end{aligned}$ | mA |
| ISB1 | Standby Current (Both Ports — TTL Level Inputs) | $\begin{aligned} & \overline{\overline{\mathrm{CE}} \mathrm{R}}=\overline{\mathrm{CE}} \mathrm{~L}=\mathrm{V}_{I H} \\ & \overline{\mathrm{SEM}} \mathrm{R}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{VIH}^{2} \\ & \mathrm{f}=\mathrm{fMAX}^{(3)} \end{aligned}$ | $\begin{array}{\|ll\|} \hline \text { COM'L. } & \text { S } \\ & \\ \hline \end{array}$ | $\begin{aligned} & \hline 14 \\ & 12 \end{aligned}$ | $\begin{aligned} & 30 \\ & 24 \end{aligned}$ | $\begin{aligned} & 12 \\ & 10 \end{aligned}$ | $\begin{aligned} & 30 \\ & 24 \end{aligned}$ | $\begin{aligned} & 12 \\ & 10 \end{aligned}$ | $\begin{aligned} & 30 \\ & 24 \end{aligned}$ | mA |
| ISB2 | Standby Current (One Port — TTL Level Inputs) | $\overline{\overline{C E}^{*} A^{\prime \prime}}=\mathrm{VIL}^{\text {and }} \overline{\mathrm{CE}} \mathrm{E}^{\prime \prime} \mathrm{B}^{\prime \prime}=\mathrm{V}_{\mathrm{H}}{ }^{(5)}$ <br> Active Port Outputs Open, $\begin{aligned} & f=f M A X^{(3)} \\ & \overline{S E M}_{\mathrm{SE}}=\overline{\mathrm{SEM}} \mathrm{~L}=\mathrm{VIH}^{2} \end{aligned}$ | COM'L. $\begin{array}{ll}\text { S } \\ & \text { L }\end{array}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 95 \\ & 85 \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 87 \\ & 75 \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 87 \\ & 75 \end{aligned}$ | mA |
| IsB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | $\begin{aligned} & \text { Both Ports CEL and } \\ & \text { CER }_{2} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{VCc}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)} \\ & \mathrm{SEM}_{\mathrm{M}}=\overline{\operatorname{SEML}} \geq \mathrm{VCC}-0.2 \mathrm{~V} \end{aligned}$ | COM'L.S  <br>  L | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 6 \\ & 3 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 6 \\ & 3 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 6 \\ & 3 \end{aligned}$ | mA |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) |  | COM'L.S  <br>  L | $\begin{aligned} & 60 \\ & 60 \end{aligned}$ | $\begin{aligned} & 90 \\ & 80 \end{aligned}$ | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ | $\begin{aligned} & 85 \\ & 74 \end{aligned}$ | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ | $\begin{aligned} & 85 \\ & 74 \end{aligned}$ | mA |

NOTES:

1. " $X$ " in part numbers indicates power rating ( $S$ or $L$ )
2. $V C C=3.3 V, T_{A}=+25^{\circ} \mathrm{C}$, and are not production tested. ICCDC $=80 \mathrm{~mA}$ (Typ.)
3. At $f=f$ max, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ trc. and using "AC Test Conditions" of input levels of GND to 3 V .
4. $f=0$ means no address or control lines change.
5. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ "

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $5 n s$ Max. |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 \& 2 |



2945 drw 04
Figure 1. AC Output Test Load


2945 diw 05
Figure 2. Output Test Load
(for tiz, thz, twz, tow)

* Including scope and jig.


## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$

| Symbol | Parameter | IDT70V26X25 |  | IDT70V26X35 |  | IDT70V26X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 25 | - | 35 | - | 55 | - | ns |
| taA | Address Access Time | - | 25 | - | 35 | - | 55 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 25 | - | 35 | - | 55 | ns |
| tabe | Byte Enable Access Time ${ }^{(3)}$ | - | 15 | - | 35 | - | 55 | ns |
| taoe | Output Enable Access Time | - | 15 | - | 20 | - | 30 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tLz | Output Low-Z Time ${ }^{(1,2)}$ | 3 | - | 3 | - | 3 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 25 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 25 | - | 35 | - | 50 | ns |
| tsop | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 15 | - | 15 | - | 15 | 二 | ns |
| tSAA | Semaphore Address Access Time | - | 35 | - | 45 | - | 65 | ns |

NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low- or high-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{C E}=V_{I L}$ and $\overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}$ and $\overline{S E M}=V_{I L}$.
4. " $X$ " in part numbers indicates power rating ( S or L ).

## TIMING OF POWER-UP POWER-DOWN



WAVEFORM OF READ CYCLES ${ }^{(5)}$


NOTES:

1. Timing depends on which signal is asserted last, $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}, \overline{\mathrm{LB}}$, or $\overline{\mathrm{UB}}$.
2. Timing depends on which signal is de-asserted first $\overline{C E}, \overline{O E}, \overline{L B}$, or $\overline{U B}$.
3. tbod delay is required only in cases where the opposite port is completing a write operation to the same address location. Forsimultaneous read operations BUSY has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
5. $\overline{\mathrm{SEM}}=\mathrm{V}_{\mathrm{I}}$.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$

| Symbol | Parameter | IDT70V26X25 |  | IDT70V26X35 |  | IDT70V26X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 25 | - | 35 | - | 55 | - | ns |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 20 | - | 30 | - | 45 | - | ns |
| taw | Address Valid to End-of-Write | 20 | - | 30 | - | 45 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 20 | - | 25 | - | 40 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End-of-Write | 15 | - | 20 | - | 30 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 25 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 25 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tSWRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 5 | - | 5 | - | 5 | - | ns |
| tSPS | $\overline{\text { SEM }}$ Flag Contention Window | 5 | - | 5 | - | 5 | - | ns |

## NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low- or high-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{C E}=$ VIL and $\overline{S E M}=$ VIH. To access semaphore $\overline{C E}=\mathrm{VIH}$ and $\overline{S E M}=\mathrm{VIL}$. Either condition must be valid for the entire tEw time.
4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual toh will always be smaller than the actual tow.
5. " X " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/ $\bar{W}$ CONTROLLED TIMING ${ }^{(1,5,8)}$


2945 drw 08

TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\mathrm{CE}}, \overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ CONTROLLED TIMING ${ }^{(1,5)}$


NOTES:

1. $R \bar{W}$ or $\overline{C E}$ or $\overline{U B}$ and $\overline{\mathrm{LB}}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (tEW or twP) of a LOW $\overline{C E}$ and a LOW R $\bar{W}$ for memory array writing cycle.
3. twe is measured from the earier of $\overline{C E}$ or $\mathrm{R} \overline{\bar{W}}$ (or $\overline{\text { SEM }}$ or $\mathrm{R} \bar{W}$ ) going HIGH to the end of write cycle.
4. During this period, the $I / O$ pins are in the output state and input signals must not be applied.
5. If the $\overline{\mathrm{CE}}$ or $\overline{\text { SEM }}$ LOW transition occurs simultaneously with or after the $\mathrm{R} \bar{W}$ LOW transition, the outputs remain in the high-impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{C E}$ or $\mathrm{R} \overline{\mathrm{W}}$.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with the Output Test Load (Figure 2).
8. If $\overline{O E}$ is LOW during $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is HIGH during an $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. To access RAM, $\overline{C E}=V_{I L}$ and $\overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=\mathrm{V}_{I H}$ and $\overline{S E M}=\mathrm{V}_{\mathrm{IL}}$. tew must be met for either condition.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$


NOTE:

1. $\overline{\mathrm{CE}}=\mathrm{H}$ or $\overline{\mathrm{UB}} \& \overline{\mathrm{LB}}=\mathrm{H}$ for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$



NOTES:

1. $\mathrm{DOR}_{\mathrm{D}}=\mathrm{DOL}=\mathrm{VIL}, \overline{\mathrm{CE}} \mathrm{E}=\overline{\mathrm{CE}}=\mathrm{VIH}$, or both $\overline{\mathrm{UB}} \& \overline{\mathrm{LB}}=\mathrm{VIH}$.
2. All timing is the same for left and right ports. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".

3. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

| Symbol | Parameter | IDT70V26X25 |  | IDT70V26X35 |  | IDT70V26X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/ $\overline{\mathbf{S}}=\mathbf{V I H}$ ) |  |  |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address Match | - | 25 | - | 35 | - | 45 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | 25 | - | 35 | - | 45 | ns |
| tBac | BUSY Access Time from Chip Enable LOW | - | 25 | - | 35 | - | 45 | ns |
| tBDC | BUSY Disable Time from Chip Enable HIGH | - | 25 | - | 35 | - | 45 | ns |
| taps | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 25 | - | 35 | - | 55 | ns |
| BUSY TIMING (M/S $=$ VIL) |  |  |  |  |  |  |  |  |
| twB | BUSY Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(5)}$ | 20 | - | 25 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 55 | - | 65 | - | 85 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 50 | - | 60 | - | 80 | ns |

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and $\overline{B U S Y}(M / \bar{S}=\mathrm{V} I H)$ ".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0 , twDD - twP (actual) or toDD - tow (actual).
4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
5. To ensure that a write cycle is completed on port " B " after contention on port " A ".
6. " X " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND $\overline{B_{U S Y}}{ }^{(2,5)}$


NOTES:
2945 dw 12

1. To ensure that the earlier of the two ports wins. taps is ignored for $M / \bar{S}=$ VIL (SLAVE).
2. $\overline{\mathrm{CE}} \mathrm{L}=\overline{\mathrm{CE}} \mathrm{R}=\mathrm{V}_{\mathrm{IL}}$
3. $\overline{O E}=$ VIL for the reading port.
4. If $M / \bar{S}=V I L$ (SLAVE), then $\overline{B U S Y}$ is an input ( $\overline{B U S Y} \cdot A^{\prime}=V_{I H}$ and $\overline{B U S Y} \cdot{ }^{\prime} \cdot=$ "don't care", for this example).
5. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from port " $A$ ".

## TIMING WAVEFORM OF WRITE WITH BUSY



NOTES:

1. twh must be met for both $\overline{B U S Y}$ input (SLAVE) and output (MASTER).
2. $\overline{B U S Y}$ is asserted on port " $B$ " blocking $R \overline{W^{\prime}} B^{4}$, until $\overline{B U S Y} " B$ " goes High.

## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{\mathrm{CE}}$ TIMING ${ }^{(1)}$



## WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING ${ }^{(1)}$



## NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from port " $A$ ".
2. If taps is not satisfied, the busy signal will be asserted on one side or the other, but there is no guarantee on which side busy will be asserted.

## TRUTH TABLES

## TRUTH TABLE I - ADDRESS BUSY ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{\mathrm{CE}}$ R | A0L-A13L Aor-A13R | $\overline{\text { BUSY }}{ }^{(1)}$ | $\overline{\mathrm{BUSY}}{ }^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES:
2945 tbl 15

1. Pins $\overline{B U S Y L}$ and $\overline{B U S Y} R$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{B U S Y} X$ outputs on the IDT70V26 are push pull, not open drain outputs. On slaves the $\overline{B U S Y} \mathrm{X}$ input internally inhibits writes.
2. Lif the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low simultaneously.
3. Writes to the left port are internally ignored when $\overline{B U S Y}$. outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when $\overline{B U S Y} \bar{R}$ outputs are driving low regardless of actual logic level on the pin.

## TRUTH TABLE II - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do - D15 Left | Do - D15 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | $\mathbf{1}$ | $\mathbf{1}$ | Semaphore free |
| Right Port Writes "0" to Semaphore | $\mathbf{1}$ | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | $\mathbf{1}$ | $\mathbf{1}$ | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | $\mathbf{1}$ | Right port has semaphore token |
| Left Port Writes "1" to Semaphore | $\mathbf{1}$ | $\mathbf{1}$ | Semaphore free |

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V26.

## FUNCTIONAL DESCRIPTION

The IDT70V26 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V26 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (CE high). When a port is enabled, access to the entire memory array is permitted.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted
from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $M / \bar{S}$ pin. Once in slave mode the $\overline{B U S Y}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{B U S Y}$ pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V26 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V26 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V26 RAM the busy pin is an output if the part is used as a master ( $\mathrm{M} / \overline{\mathrm{S}}$ pin $=\mathrm{H}$ ), and the busy pin is an input if the part used as a slave ( $\mathrm{M} / \overline{\mathrm{S}}$ pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in


Figure 3. Busy and chip enable routing for both width and depth
width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the $\mathrm{R} \bar{W}$ signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT70V26 is an extremely fast Dual-Port $16 \mathrm{~K} \times 16$ CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-PortRAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of,
a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{\mathrm{CE}}$ and $\overline{\text { SEM }}$ are both high.

Systems which can best use the IDT70V26 contain multiple processors or controllers and are typically very highspeed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V26's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V26 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allucation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V26 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{O E}$, and $R / \bar{W}$ ) as they would be used in accessing a standard Static RAM. Each of
the flags has a unique address which can be accessed by either side through address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same locationfrom the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\mathrm{SEM}}$ ) and output enable ( $\overline{\mathrm{OE}})$ signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READNWRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's
request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES-SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V26's Dual-Port RAM. Say the $16 \mathrm{~K} \times 16$ RAM was to be divided into two 8 K $x 16$ blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8 K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0 . If this task were successfully completed (a zero was read back rather than a one), the left'processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in

LPORT
RPORT

SEMAPHORE REQUEST FLIP FLOP

SEMAPHORE REQUEST FLIP FLOP


2945 drw 17
Figure 4. IDT70V26 Semaphore Logic
response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate
any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits"to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

## ORDERING INFORMATION




## FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Commercial: 25/35/55ns (max.)
- Low-power operation
- IDT70V261S

Active: 450 mW (typ.)
Standby: 5mW (typ.)

- IDT70V261L

Active: 450 mW (typ.)
Standby: 5 mW (typ.)

- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70V261 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
- $M / \bar{S}=\mathrm{H}$ for $\overline{\overline{B U S Y}}$ output flag on Master $M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- Interrupt Flag
- Devices are capable of withstanding greater than 2001V electrostatic charge.
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single $3.3 \mathrm{~V}( \pm 0.3 \mathrm{~V})$ power supply
- Available in a 100 -pin TQFP, Thin Quad Plastic Flatpack


## DESCRIPTION:

The IDT70V261 is a high-speed $16 \mathrm{~K} \times 16$ Dual-Port Static RAM. The IDT70V261 is designed to be used as a standalone 256 K -bit Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 32-bit-or-more word systems.

## FUNCTIONAL BLOCK DIAGRAM



## NOTES:

1. (MASTER): $\overline{B U S Y}$ is output; (SLAVE): $\overline{B U S Y}$ is input.
2. BUSY and $\overline{N T T}$ outputs are non-tri-stated push-pull.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32 -bit or wider memory system applications results in fullspeed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and $1 / O$ pins that permit independent, asynchronous access for reads or writes to any location in
memory. An automatic power down feature controlled by $\overline{C E}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 450 mW of power.

The IDT70V261 is packaged in a 100 -pin Thin Quad Plastic Flatpack.

## PIN CONFIGURATIONS



PIN NAMES ${ }^{(1,2)}$

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{\mathrm{CE}}$ R | Chip Enable |
| $\mathrm{R} \overline{\mathrm{M}} \mathrm{L}$ | $\mathrm{R} / \bar{W}^{\text {R }}$ | Read/Write Enable |
| $\overline{\mathrm{OE}} \mathrm{L}$ | $\overline{\mathrm{OE}} \mathrm{R}$ | Output Enable |
| AOL - A13L | A0R - A13R | Address |
| I/OOL - I/O15L | I/OOR - I/O15R | Data Input/Output |
| SEML | SEMR | Semaphore Enable |
| $\overline{\text { UBL }}$ | $\overline{\text { UBR }}$ | Upper Byte Select |
| $\overline{\text { LBL }}$ | $\overline{\text { LBR }}$ | Lower Byte Select |
| INTL | $\overline{\text { INTR }}$ | Interrupt Flag |
| $\overline{\text { BUSYL }}$ | $\overline{\text { BUSYR }}$ | Busy Flag |
| M/S |  | Master or Slave Select |
| Vcc |  | Power |
| GND |  | Ground |

## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. This text does not indicate orientation of the actual part-marking.

## TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs ${ }^{(1)}$ |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | $\mathrm{R} / \bar{W}$ | $\overline{O E}$ | $\overline{\text { UB }}$ | $\overline{\text { LB }}$ | SEM | I/O8-15 | 1/O0-7 |  |
| H | X | X | X | X | H | High-Z | High-Z | Deselected: Power-Down |
| X | X | X | H | H | H | High-Z | High-Z | Both Bytes Deselected: Power-Down |
| L | L | X | L | H | H | DATAIN | High-Z | Write to Upper Byte Only |
| L | L | X | H | L | H | High-Z | DATAin | Write to Lower Byte Only |
| L | L | X | L | L | H | DATAIN | DATAin | Write to Both Bytes |
| L | H | L | L | H | H | DATAOUT | High-Z | Read Upper Byte Only |
| L | H | L | H | L | H | High-Z | DATAOUT | Read Lower Byte Only |
| L | H | L | L | L | H | DATAOUT | DATAOUT | Read Both Bytes |
| X | X | H | X | X | X | High-Z | High-Z | Outputs Disabled |

NOTE:

1. $A 0 L-A_{13 L} \neq A_{0 R}-A_{13 R}$

## TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

| Inputs |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | R $\bar{W}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { UB }}$ | $\overline{\text { LB }}$ | SEM | 1/O8-15 | 1/O0-7 |  |
| H | H | L | X | X | L | DATAOUT | DATAout | Read Data in Semaphore Flag |
| X | H | L | H | H | L | DATAOUT | DATAout | Read Data in Semaphore Flag |
| H | - | X | X | X | L | DATAIN | DATAIN | Write I/Oo into Semaphore Flag |
| X | f | X | H | H | L | DATAIN | DATAIN | Write l/Oo into Semaphore Flag |
| L | X | X | L | X | L | - | - | Not Allowed |
| L | X | X | X | L | L | - | - | Not Allowed |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +4.6 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed Vcc $+0.3 V$ for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of VTERM $\geq \mathrm{Vcc}$ +0.3 V .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $3.3 \mathrm{~V} \pm 0.3$ |

## RECOMMENDED DC OPERATING

 CONDITIONS ${ }^{(2)}$| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 3.0 | 3.3 | 3.6 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | input High Voltage | 2.0 | - | Vcc +0.3 | V |
| VIL | Input Low Voltage | $-0.3^{(1)}$ | - | 0.8 | V |

NOTE:

1. VIL $\geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed Vcc +0.3 V .

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions $^{(2)}$ | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=3 \mathrm{dV}$ | 9 | pF |
| COUT | Output <br> Capacitance | VoUT $=3 \mathrm{dV}$ | 10 | pF |

NOTE:

1. This parameter is determined by device characterization but is not production tested. TQFP package only.
2. 3 dV represents the interpolated capacitance when the input and output signals switch from 0 V to 3 V or from 3 V to 0 V .

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VCC $=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ )

| Symbol | Parameter | Test Conditions | IDT70V261S |  | IDT70V261L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \||LII| | Input Leakage Current | $\mathrm{Vcc}=3.6 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| IlLOI | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V})$

| Symbol | Parameter | Test Condition | Version | $70 \mathrm{~V} 261 \times 25$ |  | $70 \mathrm{~V} 261 \times 35$ |  | 70V261X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{\overline{C E}}=V I L, \text { Outputs Open } \\ & \overline{S E M}=V / H \\ & f=\text { fMAX }^{(3)} \end{aligned}$ | $\begin{array}{\|ll\|} \hline \text { COM'L. } & \mathrm{S} \\ & \mathrm{~L} \end{array}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 140 \\ & 120 \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 140 \\ & 120 \end{aligned}$ | mA |
| ISB1 | Standby Current (Both Ports — TTL Level Inputs) | $\begin{aligned} & \overline{\overline{C E}}{ }_{R}=\overline{C E}_{L}=V_{I H} \\ & \overline{S E M R}=\overline{S E M}=V_{I H} \\ & f=\mathrm{fMAX}^{(3)} \end{aligned}$ | $\begin{array}{\|ll\|} \hline \text { COM'L. } & \mathrm{S} \\ & \mathrm{~L} \end{array}$ | $\begin{aligned} & 14 \\ & 12 \end{aligned}$ | $\begin{aligned} & 30 \\ & 24 \end{aligned}$ | $\begin{aligned} & 12 \\ & 10 \end{aligned}$ | $\begin{aligned} & 30 \\ & 24 \end{aligned}$ | $\begin{aligned} & 12 \\ & 10 \end{aligned}$ | $\begin{aligned} & 30 \\ & 24 \end{aligned}$ | mA |
| ISB2 | Standby Current <br> (One Port - TTL <br> Level Inputs) | $\overline{\mathrm{CE}^{\prime \prime} A^{*}}=\text { VIL and } \overline{\mathrm{CE}} \mathrm{~EB}^{\prime}=\mathrm{V}_{\mathrm{IH}} \mathrm{H}^{(5)}$ <br> Active Port Outputs Open, $\begin{aligned} & f=f M A X^{(3)} \\ & \overline{S E M R}=\overline{S E M} L=V_{I H} \end{aligned}$ | $\begin{array}{\|ll} \hline \text { COM'L. } & \mathrm{S} \\ & \mathrm{~L} \end{array}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 95 \\ & 85 \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 87 \\ & 75 \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 87 \\ & 75 \end{aligned}$ | mA |
| ISB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports $\overline{C E} \bar{E}_{I}$ and $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> VIN $\geq$ VCC -0.2 V or $\text { VIN } \leq 0.2 V, f=0^{(4)}$ <br> $\overline{\mathrm{SEM}} \mathrm{R}=\overline{\mathrm{SEM}} \mathrm{L} \geq \mathrm{VCC}-0.2 \mathrm{~V}$ | $\begin{array}{\|ll\|} \hline \text { COM'L. } & \mathrm{S} \\ & \mathrm{~L} \end{array}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 6 \\ & 3 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 6 \\ & 3 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 6 \\ & 3 \end{aligned}$ | mA |
| İSB4 | Full Standby Current (One Port - All CMOS Level Inputs) |  | $\begin{array}{\|ll\|} \hline \text { COM'L. } & \text { S } \\ & \text { L } \\ \hline \end{array}$ | $\begin{aligned} & \hline 60 \\ & 60 \end{aligned}$ | $\begin{aligned} & 90 \\ & 80 \end{aligned}$ | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ | $\begin{aligned} & 85 \\ & 74 \end{aligned}$ | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ | $\begin{aligned} & 85 \\ & 74 \end{aligned}$ | mA |

## NOTES:

1. " X " in part numbers indicates power rating ( S or L )
2. $V C C=3.3 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$, and are not production tested. $\mathrm{I} C C D C=80 \mathrm{~mA}$ (Typ.)
3. At $f=$ fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ trc, and using "AC Test Conditions" of input levels of GND to 3 V .
4. $f=0$ means no address or control lines change.
5. Port " A " may be either left or right port. Port " B " is the opposite from port " A ".

## AC TEST CONDITIONS

Input Pulse Levels
Input Rise/Fall Times
Input Timing Reference Levels
Output Reference Levels
Output Load

| GND to 3.0V |
| :---: |
| 5 ns Max. |
| 1.5 V |
| 1.5 V |
| See Figures $1 \& 2$ |



Figure 1. AC Output Test Load


Figure 2. Output Test Load (for tlz, thz, twz, tow) * Including scope and jig.

## TIMING OF POWER-UP POWER-DOWN



## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$

NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low- or high-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access $R A M, \overline{C E}=V_{I L}$ and $\overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}$ and $\overline{S E M}=V I L$.
4. " X " in part numbers indicates power rating ( S or L ).

WAVEFORM OF READ CYCLES ${ }^{(5)}$


## NOTES:

1. Timing depends on which signal is asserted last, $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}, \overline{\mathrm{LB}}$, or $\overline{\mathrm{UB}}$.
2. Timing depends on which signal is de-asserted first $\overline{C E}, \overline{\overline{O E}, \overline{L B}, \text { or } \overline{U B} \text {. }}$
3. $\operatorname{tBDD}$ delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations $\overline{B U S Y}$ has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last $\operatorname{tAOE}, \mathrm{t} A C E, t \mathrm{tAA}$ or tBDD.
5. $\overline{\operatorname{SEM}}=\mathrm{VIH}$.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$

| Symbol | Parameter | IDT70V261X25 |  | IDT70V261X35 |  | IDT70V261X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 25 | - | 35 | - | 55 | - | ns |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 20 | - | 30 | - | 45 | - | ns |
| taw | Address Valid to End-of-Write | 20 | - | 30 | - | 45 | - | ns |
| tas | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 20 | - | 25 | - | 40 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End-of-Write | 15 | - | 20 | - | 30 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 25 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 25 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tSWRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 5 | 二 | 5 | 一 | 5 | - | ns |
| tSPS | SEM Flag Contention Window | 5 | - | 5 | - | 5 | - | ns |

## NOTES:

1. Transition is measured $\pm 200 \mathrm{mV}$ from low- or high-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{C E}=$ VIL and $\overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}$ and $\overline{S E M}=V_{I L}$. Either condition must be valid for the entire tew time.
4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
5. " X " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING ${ }^{(1,5,8)}$


3040 drw 07

TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{C E}, \overline{U B}, \overline{L B}$ CONTROLLED TIMING ${ }^{(1,5)}$


NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ or $\overline{\mathrm{UB}}$ and $\overline{\mathrm{LB}}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (tEW or twP) of a LOW $\overline{C E}$ and a LOW $R \bar{W}$ for memory array writing cycle.
3. twr is measured from the earlier of CE or R/W (or SEM or R/W) going HIGH to the end of write cycle.
4. During this period, the $I / O$ pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ or $\overline{\text { SEM }}$ LOW transition occurs simultaneously with or after the $\mathrm{R} \bar{W}$ LOW transition, the outputs remain in the high-impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{C E}$ or $\mathrm{R} \overline{\mathrm{W}}$.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with the Output Test Load (Figure 2).
8. If OE is LOW during R/W controlled write cycle, the write pulse width must be the larger of twp or (fWZ + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is HIGH during an $\mathrm{R} \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. To access RAM, $\overline{C E}=$ VIL and $\overline{S E M}=\mathrm{VIH}_{\text {I }}$. To access semaphore, $\overline{C E}=\mathrm{VIH}^{\prime}$ and $\overline{\mathrm{SEM}}=\mathrm{VIL}$. tew must be met for either condition.

## TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$



NOTE:

1. $\overline{\mathrm{CE}}=\mathrm{H}$ or $\overline{\mathrm{UB}} \& \overline{\mathrm{LB}}=\mathrm{H}$ for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$



NOTES:

1. $D_{O R}=D_{O L}=V_{I L}, \overline{C E}=\overline{C E} L=V_{I H}$, or both $\overline{U B} \& \overline{L B}=V I H$.
2. All timing is the same for left and right ports. Port " $A$ " may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".

3. If tSPS is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

| Symbol | Parameter | IDT70V261X25 |  | IDT70V261X35 |  | IDT70V261X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/ $\bar{S}=\mathbf{V I H}$ ) |  |  |  |  |  |  |  |  |
| tBAA | BUSY Access Time from Address Match | - | 25 | - | 35 | - | 45 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | 25 | - | 35 | - | 45 | ns |
| tBac | BUSY Access Time from Chip Enable LOW | - | 25 | - | 35 | - | 45 | ns |
| tBDC | BUSY Disable Time from Chip Enable HIGH | - | 25 | - | 35 | - | 45 | ns |
| taps | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 25 | - | 35 | - | 55 | ns |
| BUSY TIMING (M/S] = ViL) |  |  |  |  |  |  |  |  |
| twB | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(5)}$ | 20 | - | 25 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 55 | - | 65 | - | 85 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 50 | - | 60 | - | 80 | ns |

## NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and $\overline{B U S Y}(M / \bar{S}=V I H)$ ".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0 , twDD - twP (actual) or tDDD - tDw (actual).
4. To ensure that the write cycle is inhibited on port " $B$ " during contention on port " $A$ ".
5. To ensure that a write cycle is completed on port " $B$ " after contention on port " $A$ ".
6. "X" in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND $\overline{\operatorname{BUSY}}{ }^{(2,5)}$


NOTES:
3040 dww 11

1. To ensure that the earlier of the two ports wins. taps is ignored for M/S = VIL (SLAVE).
2. $\overline{C E}_{L}=\overline{C E}_{R}=V_{I L}$
3. $\overline{O E}=V I L$ for the reading port.
4. If $M / \bar{S}=V_{I L}$ (SLAVE), then $\overline{B U S Y}$ is an input ( $\overline{B U S Y}{ }^{\prime} A^{\prime}=V I H$ and $\overline{B U S Y}{ }^{\prime} B^{\prime}=$ "don't care", for this example).
5. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from port " $A$ ".

## timing waveform of write with busy



NOTES:

1. twh must be met for both $\overline{B U S Y}$ input (SLAVE) and output (MASTER).
2. $\overline{B U S Y}$ is asserted on port "B" blocking R $\overline{\mathcal{W}} \bar{B}^{\prime}$ ", until $\overline{B U S Y}{ }^{\prime} B$ " goes High.

## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E}$ TIMING ${ }^{(1)}$



## WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING ${ }^{(1)}$



NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from port " $A$ ".
2. If taps is not satisfied, the busy signal will be asserted on one side or the other, but there is no guarantee on which side busy will be asserted.

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$

| Symbol | Parameter | IDT70V261X25 |  | IDT70V261X35 |  | IDT70V261X55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 25 | - | 30 | - | 40 | ns |
| tINR | Interrupt Reset Time | - | 30 | - | 35 | - | 45 | ns |

1. " $X$ " in part numbers indicates power rating ( S or L ).

## WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$



NOTES:

1. All timing is the same for left and right ports. Port " A " may be either the left or right port. Port " B " is the port opposite from " A ".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

## TRUTH TABLES

TRUTH TABLE I - INTERRUPT FLAG ${ }^{(1)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} \overline{\mathrm{W}} \mathrm{L}$ | $\overline{C E L}$ | $\overline{\mathrm{OE}}$. | A13L-A0L | $\overline{\text { INTL }}$ | $\mathrm{R} / \bar{W}_{\mathrm{W}}$ | $\overline{C E E A}^{\text {¢ }}$ | $\overline{\mathrm{OE}} \mathrm{R}$ | A13R-A0R | $\overline{\text { INTR }}$ |  |
| L | L | X | 3FFF | X | X | X | X | X | $L^{(2)}$ | Set Right $\overline{\text { NTR }}$ Flag |
| X | X | X | X | X | X | L | L | 3FFF | $H^{(3)}$ | Reset Right $\overline{N T} \overline{N T}_{\text {Flag }}$ |
| X | X | X | X | $\mathrm{L}^{(3)}$ | L | L | X | 3FFE | X | Set Left INTL Flag |
| X | L | L | 3FFE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left INTL Flag |

NOTES:

1. Assumes $\overline{B U S Y} \bar{L}=\overline{B U S Y} \bar{R}=V_{I H}$.
2. If $\overline{B U S Y L}=$ VIL, then no change.
3. If $\overline{B U S Y} R=V I L$, then no change.

## TRUTH TABLE II - ADDRESS BUSY ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{\mathrm{CE}}$ R | AoL-A13L Aor-A13R | $\overline{\mathrm{BUSY}}{ }^{(1)}$ | $\overline{\text { BUSYR }}^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES: 3040 tbl 16

1. Pins $\overline{B U S Y} L$ and $\overline{B U S Y} R$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{B U S Y} \times$ outputs on the IDT70V261 are push pull, not open drain outputs. On slaves the $\overline{B U S Y} x$ input internally inhibits writes.
2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either $\overline{B U S Y L}$ or $\overline{B U S Y} R=L o w ~ w i l l ~ r e s u l t . ~ \overline{B U S Y} L$ and $\overline{B U S Y} R$ outputs cannot be low simultaneously.
3. Writes to the left port are intemally ignored when $\overline{B U S Y L}$ outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when $\overline{B U S}_{R}$ outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do - D15 Left | Do - D15 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Status |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Right port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

NOTE:
3040 tbl 17

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V261.

## FUNCTIONAL DESCRIPTION

The IDT70V261 provides two ports with separate control, address and $/ / O$ pins that permitindependent access for reads or writes to any location in memory. The IDT70V261 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{C E}$ high). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box ormessage center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location 3FFE (HEX), where a write is defined as $\overline{C E}=\mathrm{R} \overline{\mathrm{N}}=$ VIL per the Truth Table. The left port clears the interrupt through access of address location 3FFE when $\overline{\mathrm{CE}} \mathrm{R}=\overline{\mathrm{OE}}=\mathrm{VIL}, \mathrm{R} \bar{W}$ is a "don't care". Likewise, the right port interrupt flag ( $\overline{(\mathbb{N T} R}$ ) is asserted when the left port writes to memory location 3FFF (HEX) and to clear the 3FFF location 3FFF. The message ( 8 bits ) at 3FFE or 3FFF is user-
defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table 1 for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is notin slave desirable, the busy logic can be disabled by placing the part
in slave mode with the $M / \bar{S}$ pin. Once in slave mode the $\overline{B U S Y}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{B U S Y}$ pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V261 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V261 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V261 RAM the busy pin is an output if the part is used as a master $(M / \bar{S} p i n=H)$, and


Figure 3. Busy and chip enable routing for both width and depth
the busy pin is an input if the part used as a slave ( $\mathrm{M} / \overline{\mathrm{S}}$ pin $=$ L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the $R \bar{W}$ signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT70V261 is an extremely fast Dual-Port $16 \mathrm{~K} \times 16$ CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by
the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{C E}$, the Dual-Port RAM enable, and $\overline{\mathrm{SEM}}$, the semaphore enable. The $\overline{\mathrm{CE}}$ and $\overline{\mathrm{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{\mathrm{CE}}$ and SEM are both high.

Systems which can best use the IDT70V261 contain multiple processors or controllers and are typically very highspeed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V261's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V261 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once
the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V261 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text { SEM }}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{O E}$, and $R / \bar{W}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins AO-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\mathrm{SEM}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (SEM or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must
be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by


3040 drw 18
Figure 4. IDT70V261 Semaphore Logic
looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V261's DualPort RAM. Say the $16 \mathrm{~K} \times 16$ RAM was to be divided into two $8 \mathrm{~K} \times 16$ blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the
indicator for the upper section of memory.
To take a resource, in this example the lower 8 K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0 . If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0 . At this point, the software could choose to try and gain control of the second 8 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned
different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

## ORDERING INFORMATION



## GENERAL MNFORMATION

TECHNOLOCY AND CAPABILITIES

QUALITY AND RELIABILITY

PACKAGE DIAGRAMOUTLINES

FIFO PRONUCTS

SPECIALITY MEMORY PRODUCTS

## SUBSYSTEMS PRODUCTS

IDT Subsystems Division has the resources and experience to deliver the highest quality RAM module products. IDT's combination of advanced design, assembly, and test capabilities give customers the highest levels of quality, service and performance. Product offerings include a number JEDEC standards as well as specialized and application specific RAM modules, including the world's highest performance and densest SRAMs, Dual-Port RAMs, and FIFOs. Custom capabilities allow our customers to enjoy the benefits of modules for high performance caches for the leading microprocessors, multi-processor board level products and multi-chip modules (MCMs).

IDT modules products provide a number of benefits to the high performance system designer:

For system designers of high performance systems, modules solve a number of major problems through the benefits they provide. The biggest benefit of modules is that they save significant amounts of space for designers packing evermore performance in less area by utilizing double sided surface mount technology. In addition, decoupling capacitors are mounted next to or undemeath the active memory components on the module, thus eliminating the need to consider them or the real estate they consume.

Numerous module packaging options are available which allow designers to trade-off board area, height and mechanical stability. Vertical mount module options (modules in which mounted components are oriented in a vertical fashion) such as Zig-zag In-Line packages (ZIPs), Single In-line Memory Modules (SIMMs) and Dual In-line Memory Modules (DIMMs) are ideal packages for applications requiring the highest density. Many of these vertical mount modules are maximum 0.65 inch tall, which is well within the board space requirements for card rack type systems. Horizontal mount module options include dual in-line packages (DIPs), and pin grid array packages (PGAs). These modules are ideal for those applications requiring the most in mechanical stability and those with many I/O pins.

Design, manufacturing, and marketing often disagree on the size of memory that their high performance system will
offer. By allowing the decision to made at manufacturing time by having module solutions with different memory sizes and common pinouts, the module user lets the market dictate memory requirements. JEDEC has defined standards for memory pinouts including $256 \mathrm{~K} \times 32$ and $1 \mathrm{M} \times 32$ SRAM in the same 72-lead package which are among the most common industry standard SRAM modules.

Testing is both a design and manufacturing problem that is often an afterthought. By providing a pretested higher level block, modules simplify the test issue for both design and manufacturing. Since the module is tested using full parametric $A C / D C$ guardbanded test pattems, designers are guaranteed a level of performance for a larger block of their system versus a spec for an individual component. System board test is simplified because a major block of memory has been fully tested at the module level, thus simplifying the test method and debug cycle at the board level.

Time to market is always a very important issue. Studies have shown that a majorportion of profits are made in the early part of the product life cycle before competition drives down prices to a level based on manufacturing costs rather than a unique level of value. Integrating the high performancememory into an module shortens the design cycle by simplifying board design by leveraging off the module manufacturer's design expertise. System board layout and the design cycle are simplified because the number of input/outputs (I/Os) are reduced by combining common component address, data, control and power pins.

Module solutions help reduce hidden costs that are not often taken into account. Since active and passive components necessary to realize an module solution are combined onto a single substrate, the module user reduces inventory and handling costs by combining a number of diverse components into one single component.

IDT Subsystems products provide an ideal solution for system designers to integrate high performance RAM in order to maximize density, performance and cost-effectiveness for both commercial and military applications.

## TABLE OF CONTENTS

SUBSYSTEMS PRODUCTS
PAGE SUBSYSTEMS PRODUCTS ..... 7.1
DT7MP1016
32K x 32 CMOS Dual-Port Static Ram Module
32K x 32 CMOS Dual-Port Static Ram Module ..... 7.1
$64 \mathrm{~K} \times 32$ CMOS Dual-Port Static RAM Module
IDT7M1002 ..... 7.2
$16 \mathrm{~K} \times 32$ CMOS Dual-Port Static RAM Module
IDT7M1014
IDT7M1024
IDT7M1001
IDT7M1003
IDT7M208
IDT7M209
IDT7MP4120
IDT7MP4145IDT7MP4045IDT7MP4095
IDT7M4084
IDT7MB4048
7.3
$4 \mathrm{~K} \times 36$ BiCMOS Dual-Port Static RAM Module
7.4
$4 \mathrm{~K} \times 36$ BiCMOS Synchronous Dual-Port Static RAM Module
7.5
128K x 8 CMOS Dual-Port Static RAM Module
7.5
64K x 8 CMOS Dual-Port Static RAM Module
7.6
64K x 9 CMOS Parallel In-Out FIFO Module
7.6
128K x 9 CMOS Parallel In-Out FIFO Module
7.7
$1 \mathrm{M} \times 32$ CMOS Static RAM Module
7.8
$256 \mathrm{~K} \times 32$ CMOS Static RAM Module
7.9
256K x 32 BiCMOS/CMOS Static RAM Module
7.10
$128 \mathrm{~K} \times 32$ CMOS Static RAM Module
7.11
7.11
$2 \mathrm{M} \times 8 \mathrm{CMOS}$ Static RAM Module
$2 \mathrm{M} \times 8 \mathrm{CMOS}$ Static RAM Module ..... 7.12
IDT7M4048 $512 \mathrm{~K} \times 8$ CMOS Static RAM Module ..... 7.13
FIFO MODULES
IDT7MP2009 32K x 18 CMOS Parallel In-Out FIFO Module ..... 7.12
IDT7MP2010 $16 \mathrm{~K} \times 18$ CMOS Parallel In-Out FIFO Module ..... 7.12IDT7M208IDT7M207
$64 \mathrm{~K} \times 9$ Parallel In-Out FIFO Module ..... 7.13
$32 \mathrm{~K} \times 9$ Parallel In-Out FIFO Module ..... 7.13
$32 \mathrm{~K} \times 32 / 64 \mathrm{~K} \times 32$
CMOS DUAL-PORT
STATIC RAM MODULES

## PRELIMINARY <br> IDT7MP1015 <br> IDT7MP1016

## FEATURES

- Pin compatible $1 \mathrm{Mb} / 2 \mathrm{Mb}$ CMOS Dual-Port static RAM modules
- Fast access times: 25ns
- Fully asynchronous read/write operation from either port
- Separate byte read/write signals for byte control
- Separate upper/lower chip select for 16-bit operation
- Full on-chip hardware support of semaphore signaling between ports
- High density surface mounted TQFP packages on a low cost, multilayer FR-4 substrate
- 64-position dual read-out DIMM (Dual In-line Memory Module) with 128 leads (socket information please reference AMP P/N: 6-382617-4)
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Multiple GND pins and on-board decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible


## DESCRIPTION

The IDT7MP1015/7MP1016 are $32 \mathrm{~K} \times 32 / 64 \mathrm{~K} \times 32$ highspeed CMOS Dual-Port Static RAM modules constructed on a low cost, multilayer FR-4 substrate using four IDT7007/08 Dual-Port Static RAMs (in slave mode) using TQFPs. The IDT7MP1015/7MP1016 modules are designed to be used as stand-alone Dual-Port RAM providing two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. Performance is enhanced by facilitating port-to-port communication via semaphore controls.

The IDT7MP1015/7MP1016 modules are packaged in 64position dual read-out DIMMs (Dual In-line Memory Modules) with 128 leads and dimensions of $1.3^{\prime \prime} \times 0.15^{\prime \prime} \times 1.0^{\prime \prime}(\mathrm{L} \times W \times H)$. The module is available with access times as fast as 25 ns .

All inputs and outputs of the IDT7MP1015/7MP1016 are TTL-compatible and operate from a single 5 V power supply. Multiple GND pins and on-board decoupling capacitors ensure maximum immunity from noise.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION ${ }^{(1)}$

| Vcc | 1 | 65 | Vcc |
| :---: | :---: | :---: | :---: |
| L_A $(0)$ | 2 | 66 | R_A $(0)$ |
| L_A(1) | 3 | 67 | R_A(1) |
| L_A(2) | 4 | 68 | R_A(2) |
| L_A(3) | 5 | 69 | R_A(3) |
| L_A(4) | 6 | 70 | R_A (4) |
| L_A(5) | 7 | 71 | R_A(5) |
| L_A(6) | 8 | 72 | R_A(6) |
| L_A(7) | 9 | 73 | R_A 7 ) |
| GND | 10 | 74 | GND |
| L_A (8) | 11 | 75 | R_A 8 ) |
| L_A ${ }^{\text {(9) }}$ | 12 | 76 | R_A ${ }^{\text {(9) }}$ |
| L_A(10) | 13 | 77 | R_A(10) |
| L_A ${ }^{\text {(11) }}$ | 14 | 78 | R_A(11) |
| L_A ${ }^{\text {(12) }}$ | 15 | 79 | R_A(12) |
| L_A(13) | 16 | 80 | R_A(13) |
| L-A(14) | 17 | 81 | R_A(14) |
| L_A (15) | 18 | 82 | R_A(15) |
| GND | 19 | 83 | GND |
| L_R/W\#(0) | 20 | 84 | R_R/W\#(0) |
| L_R/W\#(1) | 21 | 85 | R_R/W\#(1) |
| L_R/W\#(2) | 22 | 86 | R_R/W\#(2) |
| L_RW\#\#(3) | 23 | 87 | R_R/W\#(3) |
| L_CSL\# | 24 | 88 | R_CSL\# |
| L_CSU\# | 25 | 89 | R_CSU\# |
| L_SEM\# | 26 | 90 | R_SEM\# |
| L_OE\# | 27 | 91 | R_OE\# |
| Vcc | 28 | 92 | Vcc |
| L_I/O(0) | 29 | 93 | R_I/O(0) |
| L_I/O(1) | 30 | 94 | R_I/O(1) |
| L_I/O(2) | 31 | 95 | R-l/O(2) |
| L_I/O(3) | 32 | 96 | R_l/O(3) |
| L_I/O(4) | 33 | 97 | R_I/O(4) |
| L_I/O(5) | 34 | 98 | R-1/O(5) |
| L_I/O(6) | 35 | 99 | R_I/O(6) |
| L_I/O(7) | 36 | 100 | R_I/O(7) |
| GND | 37 | 101 | GND |
| L_1/O(8) | 38 | 102 | R_I/O(8) |
| L_I/O(9) | 39 | 103 | R_I/O(9) |
| L_//O(10) | 40 | 104 | R_I/O(10) |
| L_I/O(11) | 41 | 105 | R-I/O(11) |
| L_I/O(12) | 42 | 106 | R-l/O(12) |
| L_I/O(13) | 43 | 107 | R_I/O(13) |
| L_I/O(14) | 44 | 108 | R_I/O(14) |
| L_I/O(15) | 45 | 109 | R-1/O(15) |
| GND | 46 | 110 | GND |
| L_I/O(16) | 47 | 111 | R_I/O(16) |
| L_I/O(17) | 48 | 112 | R_I/O(17) |
| L_I/O(18) | 49 | 113 | R_I/O(18) |
| L_I/O(19) | 50 | 114 | R_1/O(19) |
| L_I/O(20) | 51 | 115 | R_I/O(20) |
| L_I/O(21) | 52 | 116 | R_I/O(21) |
| L_I/O(22) | 53 | 117 | R_1/O(22) |
| L_I/O(23) | 54 | 118 | R_I/O(23) |
| Vcc | 55 | 119 | Vcc |
| L_I/O(24) | 56 | 120 | R_I/O(24) |
| L_I/O(25) | 57 | 121 | R_I/O(25) |
| L_I/O(26) | 58 | 122 | R-1/O(26) |
| L_I/O(27) | 59 | 123 | R_I/O(27) |
| L_I/O(28) | 60 | 124 | R_1/O(28) |
| L_I/O(29) | 61 | 125 | R_I/O(29) |
| L_I/O(30) | 62 | 126 | R_1/O(30) |
| L_I/O(31) | 63 | 127 | R_I/O(31) |
| GND | 64 | 128 | GND |

3197 drw 02

## PIN NAMES

| Left Port | Right Port | Description |
| :--- | :--- | :--- |
| L_A (0-15) | R_A (0-15) | Address Inputs |
| L_I/O (0-31) | R_I/O (0-31) | Data Inputs/Outputs |
| L_R/W\# (0-3) | R_R/W\# (0-3) | Read/Write Enables |
| L_CSL\# | R_CSL\# | Chip Select, Lower 16-bits |
| L_CSU\# | R_CSU\# | Chip Select, Upper 16-bits |
| L_OE\# | R_OE\# | Output Enable |
| L_SEM\# | R_SEM\# | Semaphore Control |
| N.C. |  |  |
| VCC |  |  |
| GND |  |  |
| No Connect |  |  |

CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Condition | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN (1) | Input Capacitance <br> $(\overline{\mathrm{CS}}, \overline{\mathrm{OE}}, \overline{\mathrm{SEM}}$, Address) | $\mathrm{VIN}=0 \mathrm{~V}$ | 40 | pF |
| $\mathrm{CIN}(2)$ | Input Capacitance <br> (R $\bar{W}, \mathrm{I} / \mathrm{O})$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 12 | pF |
| CouT | Output Capacitance <br> (I/O) | VouT $=0 \mathrm{~V}$ | 12 | pF |

NOTE:

1. This parameter is guaranteed by design but not tested.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerical | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| TA $^{2}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 50 | mA |

## NOTE:

3197 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

NOTE:

1. Pin numbers 18 and 82 are N.C. for the IDT7MP1015.

## RECOMMENDED DC <br> OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
3197 tbl 04

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

3197 tbl 05

1. VIL $\geq-3.0 \mathrm{~V}$ for pulse width less than 20 ns

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IILII | Input Leakage (Address \& Control) | $\begin{aligned} & \text { Vcc }=\text { Max. } \\ & \text { VIN }=\text { GND to Vcc } \end{aligned}$ | - | 40 | $\mu \mathrm{A}$ |
| \|tıI| | Input Leakage (Data) | $\begin{aligned} & V C C=M a x . \\ & V I N=G N D \text { to } V c C \end{aligned}$ | - | 10 | $\mu \mathrm{A}$ |
| IILOI | Output Leakage (Data) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{CS} \geq \mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 10 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{Vcc}=\mathrm{Min} . \mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{VCC}=\mathrm{Min}, \mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |
| IcC2 | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \text { Vcc }=\text { Max., } \overline{\mathrm{CS}} \leq \text { VIL, } \overline{\mathrm{SEM}}=\text { Don't Care } \\ & \text { Outputs Open, } \mathrm{f}=\mathrm{fMAX} \end{aligned}$ | - | 1720 | mA |
| ISB | Standby Supply Current (Both Ports Inactive) | Vcc $=$ Max., $L_{-} \overline{C S}$ and $R_{-} \overline{C S} \geq V I H$ Outputs Open, $f=$ fmax | - | 340 | mA |
| ISB1 | Standby Suppy Current (One Port Inactive) | VCC = Max., L_ $\overline{C S}$ or R_ $\overline{C S} \geq$ VIH Outputs Open, $\mathfrak{f}=\mathrm{fmax}$ | - | 1200 | mA |
| ISB2 | Full Standby Supply Current (Both Ports Inactive) | L_ $\overline{C S}$ and $\mathrm{R} \_\overline{\mathrm{CS}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> $\mathrm{VIN}>\mathrm{Vcc}-0.2 \mathrm{~V}$ or $<0.2 \mathrm{~V}$ <br> L_SEM and R_SEM $\geq \mathrm{VCC}-0.2 \mathrm{~V}$ | - | 72 | mA |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |  |
| :--- | :---: | :---: |
| Input Rise/Fall Times | 5 ns |  |
| Input Timing Reference Levels | 1.5 V |  |
| Output Reference Levels | 1.5 V |  |
| Output Load | See Figure 1 |  |
| 3197 tbl 07 |  |  |



3197 diw 03

Figure 1. Output Load
(For tchz, tclz, tohz, tolz, twhz, tow) *Including scope and jig capacitances.

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | -25 |  | -30 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |
| trc | Read Cycle Time | 25 | - | 30 | - | ns |
| tAA | Address Access Time | - | 25 | - | 30 | ns |
| tacs ${ }^{(2)}$ | Chip Select Access Time | - | 25 | - | 30 | ns |
| toe | Output Enable Access Time | - | 15 | - | 17 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | ns |
| tLz ${ }^{(1)}$ | Output to Low-Z | 3 | - | 3 | - | ns |
| $t H Z^{(1)}$ | Output to High-Z | - | 15 | - | 15 | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | ns |
| $\mathrm{tPD}^{(1)}$ | Chip Deselect to Power Up Time | - | 50 | - | 50 | ns |
| tsop | Sem. Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 15 | - | 15 | - | ns |
| Write Cycle |  |  |  |  |  |  |
| twc | Write Cycle Time | 25 | - | 30 | - | ns |
| tcw ${ }^{(2)}$ | Chip Select to End-of-Write | 20 | - | 25 | - | ns |
| taw | Address Valid to End-of-Write | 20 | - | 25 | - | ns |
| tAS | Address Set-Up Time | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 20 | - | 25 | - | ns |
| tWR | Write Recovery Time | 0 | - | 0 | - | ns |
| tDW | Data Valid to End-of-Write | 18 | - | 22 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | ns |
| tHz ${ }^{(1)}$ | Output to High-Z | - | 15 | - | 15 | ns |
| tow ${ }^{(1)}$ | Output Active from End-of-Write | 0 | - | 0 | - | ns |
| tSWRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 10 | - | 10 | - | ns |
| tsps | $\overline{\text { SEM }}$ Flag Contention Window | 10 | - | 10 | - | ns |

NOTES:

1. This parameter is guaranteed by design but not tested.
2. To access RAM, $\overline{C S} \leq$ VIL and $\overline{S E M} \geq$ VIH. To access semaphore, $\overline{C S} \geq$ VIH and $\overline{\text { SEM }} \leq$ VIL $^{\text {. }}$

TIMING WAVEFORM OF READ CYCLES ${ }^{(1,3,5)}$


NOTES:

1. Timing depends on which signal is asserted last, $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$.
2. Timing depends on which signal is de-asserted first $\overline{C E}$ or $\overline{O E}$.
3. tBDD delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last taOE, tace, taA or tbdd.
5. $\overline{\mathrm{SEM}}=\mathrm{HIGH}$.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/ $\bar{W}$ CONTROLLED TIMING) $)^{(1,2,4)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\text { CS }}$ CONTROLLED TIMING) $)^{(1,2,4)}$


## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (twp or tew) of a LOW $\overline{C S}$ and a LOW R/W for memory array writing cycle.
3. twR is measured from the earlier of $\overline{C S}$ or $\mathrm{R} \overline{\mathrm{W}}$ (or $\overline{\text { SEM }}$ or $\mathrm{R} \overline{\mathrm{W}}$ ) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the $\overline{C S}$ or $\overline{S E M}$ low transition occurs simultaneously with or after the $\mathrm{R} / \overline{\mathrm{W}}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{C S}$, or $\mathrm{R} / \overline{\mathrm{W}}$.
7. Timing depends on which enable signal is de-asserted first, $\overline{\mathrm{CS}}$, or $\mathrm{R} / \overline{\mathrm{W}}$.
8. If $\overline{O E}$ is LOW during a $R \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is HIGH during an $\mathrm{R} / \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE, EITHER SIDE ${ }^{(1)}$



3197 drw 07

NOTE:

1. $\overline{\mathrm{CS}}=\mathrm{H}$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE CONTENTION ${ }^{(1,3,4)}$


3197 dr 08

## NOTES:

1. $D_{O R}=D O L=L_{\text {, }}\left(L_{-} \overline{C S}=R_{-} \overline{C S}\right)=H$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. " $A$ " may be either left or right port. " $B$ " is the opposite port from " $A$ ".
3. This parameter is measured from $R \bar{W} A$ or $\overline{\text { SEMA }}$ going $H I G H$ to $R / \bar{W} B$ or $\overline{\text { SEM }}$ going HIGH.
4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

## TRUTH TABLE I: Non-Contention Read/Write Control ${ }^{(1)}$

| Inputs |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathrm{CS}}$ | $\mathrm{R} \bar{W}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { SEM }}$ | I/O | Description |
| H | X | X | H | High-Z | Deselected or Power Down |
| L | L | X | H | Data_IN | Write |
| L | H | L | H | Data_OUT | Read |
| X | X | H | X | High-Z | Outputs Disabled |

NOTE:

1. The conditions for non-contention are $L \_A(0-13) \neq R \_A(0-13)$.
2. $T$ denotes a LOW to HIGH waveform transition.

## TRUTH TABLE II: Semaphore Read/Write Control

| Inputs ${ }^{(2)}$ |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}}$ | $\mathrm{R} \bar{W}$ | $\overline{O E}$ | SEM | VO | Description |
| H | H | L | L | Data_OUT | Read Data_IN Semaphore Flag |
| H | - | X | L | Data_IN | Write Data_IN (0, 8, 16, 24) |
| L | X | X | L | - | Not Allowed |

## DEPTH/WIDTH EXPANSION AND SEMAPHORES

For more details regarding depth/width expansion or semaphore operations, please consult the IDT7007 or IDT7008 data sheets.

## PACKAGE DIMENSIONS



## ORDERING INFORMATION

IDT


Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
64-position dual read-out DIMM (Dual In-line Memory Module)

- Speed in Nanoseconds

Standard Power
$32 \mathrm{~K} \times 32$ CMOS Dual-Port Static RAM Module $64 \mathrm{~K} \times 32$ CMOS Dual-Port Static RAM Module

Integrated Device Technology, Inc.

## FEATURES

- High-density 512K CMOS Dual-Port RAM module
- Fast access times
-Commercial: 30, 35ns
-Military: 40, 45ns
- Fully asynchronous read/write operation from either port
- Easy to expand data bus width to 64 bits or more using the Master/Slave function
- Separate byte read/write signals for byte control
- On-chip port arbitration logic
- INT flag for port-to-port communication
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted fine pitch ( 25 mil) LCC packages allow through-hole module to fit into 121 pin PGA footprint
- Single 5 V ( $\pm 10 \%$ ) power supply
- Inputs/outputs directly TTL-compatible


## DESCRIPTION

The IDT7M1002 is a $16 \mathrm{~K} \times 32$ high-speed CMOS Dual-Port Static RAM Module constructed on a co-fired ceramic substrate using four 16K x 8 (IDT7006) Dual-Port Static RAMs in surface-mounted LCC packages. The IDT7M1002 module is designed to be used as stand-alone 512K Dual-Port RAM or as a combination Master/Slave Dual-Port RAM for 64 -bit or more word width systems. Using the IDT Master/Slave approach in such system applications results in full-speed, errorfree operation without the need for additional discrete logic.

The module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via additional control signals SEM and INT.

The IDT7M1002 module is packaged in a ceramic 121 pin PGA (Pin Grid Array) 1.35 inches on a side. Maximum access times as fast as 30 ns are available over the commercial temperature range and 40 ns over the military temperature range.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

PIN CONFIGURATION

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | L_I/O(24) | L_I/O(26) | L_I/O(28) | L_I/O(30) | L_CS | L_OE | L_R $\bar{\sim} \mathbf{W}(3)$ | R_OE | R_ $\overline{C S}$ | R_1/O(30) | R_I/O(28) | R_I/O(26) | R_I/O(24) |
| B | L_I/O(23) | L_I/O(25) | L_I/O(27) | L_I/O(29) | L_I/O(31) | L_A $(0)$ | L_RNT(4) | R_A (0) | R_I/O(31) | R_I/O(29) | R_I/O(27) | R_I/O(25) | R_I/O(23) |
| C | L_I/O(21) | L_I/O(22) | VCC | L_A(3) | L_A(2) | L_A 1 ) | GND | R_A 1 ( | R_A ${ }^{\text {(2) }}$ | R_A ${ }^{\text {(3) }}$ | GND | R_I/O(22) | R_I/O(21) |
| D | L._I/O(19) | L_I/O(20) | L_A(4) | GND | $\begin{gathered} \text { PGA } \\ \text { TOP VIEW } \end{gathered}$ |  |  |  |  |  | R_A(4) | R_I/O(20) | R_I/O(19) |
| E | L_I/O(17) | L_I/O(18) | L_A(5) |  |  |  |  |  |  |  | R_A(5) | R_I/O(18) | R_I/Q(17) |
| F | L_SEM | L_I/O(16) | L_A(6) |  |  |  |  |  |  |  | R_A(6) | R_I/O(16) | R_SEM |
| G | L_BUSY | L_INT | GND |  |  |  |  |  |  |  | GND | R_INT | R_BUSY |
| H | L_RWW (1) | L_RNW (2) | L_A(7) |  |  |  |  |  |  |  | R_A ${ }^{\text {(7) }}$ | R_R/ ${ }_{\text {W }}(2)$ | R_R/ $\bar{W}$ (1) |
| 1 | L_I/O(15) | L_I/O(14) | L_A(8) |  |  |  |  |  |  |  | R_A ${ }^{(8)}$ | R_I/O(14) | R_I/O(15) |
| J | L_I/O(13) | L_I/O(12) | L_A(9) |  |  |  |  |  |  |  | R_A $(9)$ | R_I/O(12) | R_I/O(13) |
| K | L_1/O(11) | M/S | GND | L_A(10) | L_A(11) | L_A(12) | GND | R_A(12) | R_A(11) | R_A(10) | vcc | GND | R_I/O(11) |
| L | L_I/O(10) | L_I/O(8) | L_I/O(6) | L_I/O(4) | L_I/O(2) | L_A(13) | R_R/W (4) | R_A(13) | R_I/O(2) | R_I/O(4) | R_I/O(6) | R_I/O(8) | R_I/O(10) |
| M | L_I/O(9) | L_I/O(7) | L I/O(5) | L_I/O(3) | L_I/O(1) | L_I/O(0) | R_R $\bar{W}(3)$ | R_I/O(0) | R_I/O(1) | R_I/O(3) | R_I/O(5) | R_I/O(7) | R_I/O(9) |

2795 drw 01


PIN NAMES

| Left Port | Right Port | Description |
| :---: | :---: | :---: |
| L_A (0-13) | R_A (0-13) | Address Inputs |
| L_I/O (0-31) | R_I/O (0-31) | Data Inputs/Outputs |
| L_R/ $\bar{W}(1-4)$ | R_R/ $\bar{W}(1-4)$ | Read/Write Enables |
| L_CS | R_CS | Chip Select |
| L_OE | R_OE | Output Enable |
| L_BUSY | R_BUSY | Busy Flag |
| L_INT | R_INT | Interrupt Flag |
| L_SEM | R_SEM | Semaphore Control |
| M/S |  | Master/Slave Control |
| Vcc |  | Power |
| GND |  | Ground |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerical | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any otherconditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | VCC |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

2795 tbl 03

## RECOMMENDED DC

OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. VIL $\geq-3.0 \mathrm{~V}$ for pulse width less than 20 ns

## DC ELECTRICAL CHARACTERISTICS

(VCc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| IILII | Input Leakage <br> (Address \& Control) | VCC = Max. <br> VIN $=$ GND to VCC | - | 40 | $\mu \mathrm{~A}$ |
| IILII | Input Leakage <br> (Data) | $\mathrm{VCC}=$ Max. <br> $\mathrm{VIN}=\mathrm{GND}$ to VCC | - | 10 | $\mu \mathrm{~A}$ |
| IILOI | Output Leakage <br> (Data) | $\mathrm{VCC}=$ Max. <br> $\mathrm{CS} \geq \mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND}$ to VCC | - | 10 | $\mu \mathrm{~A}$ |
| VOL | Output Low | $\mathrm{VCC}=\mathrm{Min} \mathrm{IOL}=.4 \mathrm{~mA}$ <br> Voltage | - | 0.4 | V |
| VOH | Output High <br> Voltage | VCC $=$ Min, IOH $=-4 \mathrm{~mA}$ | 2.4 | - | V |

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Commercial |  | Military |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $1 \mathrm{CC2}$ | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \text { Vcc }=\text { Max., } \overline{\mathrm{CS}} \leq \text { VIL, } \overline{\mathrm{SEM}}=\text { Don't Care } \\ & \text { Outputs Open, } \mathrm{f}=\mathrm{fMAX} \end{aligned}$ | - | 1360 | - | 1600 | mA |
| ISB | Standby Supply Current (Both Ports Inactive) | $\begin{aligned} & \text { Vcc = Max., L_ } \overline{C S} \text { and } R \_\overline{C S} \geq \mathrm{VIH} \\ & \text { Outputs Open, } \mathrm{f}=\mathrm{fmAX} \end{aligned}$ | - | 280 | - | 340 | mA |
| IsB1 | Standby Suppy Current (One Port Inactive) | Vcc $=$ Max., L_ $\overline{C S}$ or R_ $\overline{C S} \geq$ VIH Outputs Open, $f=f$ max | - | 1000 | - | 1160 | mA |
| ISB2 | Full Standby Supply Current (Both Ports Inactive) | L_CS and R_ $\overline{\mathrm{CS}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> VIN $>\mathrm{Vcc}-0.2 \mathrm{~V}$ or $<0.2 \mathrm{~V}$ <br> L_SEM and R_SEM $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | - | 60 | - | 120 | mA |

CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}^{( }=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Condition | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CIN (1) | Input Capacitance ( $\overline{\mathrm{CS}}, \overline{\mathrm{OE}}, \overline{\mathrm{SEM}}$, Address) | VIN $=0 \mathrm{~V}$ | 40 | pF |
| $\mathrm{CIN(2)}$ | Input Capacitance (R $\bar{W}, \overline{1 / O}, \overline{N T})$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 12 | pF |
| $\mathrm{CIN}(3)$ | Input Capacitance (BUSY, M/S) | VIN $=0 \mathrm{~V}$ | 45 | pF |
| Cout | Output Capacitance (I/O) | Vout $=0 \mathrm{~V}$ | 12 | pF |

NOTE:

1. This parameter is guaranteed by design but not tested.


Figure 2. Output Load
(For tchz, tclz, toHz, tolz, twhz, tow)

AC ELECTRICAL CHARACTERISTICS
$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7M1002SxxG |  |  |  | 7M1002SxxGB |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 30 |  | -35 |  | -40 |  | -45 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| taA | Address Access Time | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| tacs ${ }^{(2)}$ | Chip Select Access Time | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| toe | Output Enable Access Time | - | 17 | - | 20 | - | 22 | - | 25 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| $t \underline{z^{(1)}}$ | Output to Low-Z | 3 | - | 3 | - | 3 | - | 5 | - | ns |
| $t H z^{(1)}$ | Output to High-Z | - | 15 | - | 15 | - | 17 | - | 20 | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD $^{(1)}$ | Chip Deselect to Power Up Time | - | 50 | - | 50 | - | 50 | - | 50 | ns |
| tSOP | Sem. Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 15 | - | 15 | - | 15 | - | 15 | - | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| tcw ${ }^{(2)}$ | Chip Select to End-of-Write | 25 | - | 30 | - | 35 | - | 40 | - | ns |
| taw | Address Valid to End-of-Write | 25 | - | 30 | - | 35 | - | 40 | - | ns |
| tAS | Address Set-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 25 | 二 | 30 | - | 35 | - | 35 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |

(Continued on next page)

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7M1002SxxG |  |  |  | 7M1002SxxGB |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 30 |  | -35 |  | -40 |  | -45 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Write Cycle (continued) |  |  |  |  |  |  |  |  |  |  |
| tow | Data Valid to End-of-Write | 22 | - | 25 | - | 25 | - | 25 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| thz ${ }^{(1)}$ | Output to High-Z | - | 15 | - | 15 | - | 17 | - | 20 | ns |
| tow ${ }^{(1)}$ | Output Active from End-of-Write | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tSWRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tSPS | SEM Flag Contention Window | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| Busy Cycle-Master Mode ${ }^{(3)}$ |  |  |  |  |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time to Address | - | 30 | - | 35 | - | 35 | - | 35 | ns |
| tBDA | $\overline{\text { BUSY }}$ Disable Time to Address | - | 25 | - | 30 | - | 30 | - | 30 | ns |
| tBAC | BUSY Access Time to Chip Select | - | 25 | - | 30 | - | 30 | - | 30 | ns |
| tBDC | $\overline{\text { BUSY }}$ Disable Time to Chip Deselect | - | 25 | - | 25 | - | 25 | - | 25 | ns |
| tWDD ${ }^{(5)}$ | Write Pulse to Data Delay | - | 55 | - | 60 | - | 65 | - | 70 | ns |
| tDD | Write Data Valid to Read Data Delay | - | 40 | - | 45 | - | 50 | - | 55 | ns |
| tAPS ${ }^{(6)}$ | Arbitration Priority Set-Up Time | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Time | - | NOTE 9 | - | NOTE 9 | - | NOTE 9 | - | NOTE 9 | ns |

Busy Cycle-Slave Mode ${ }^{(4)}$

| $\mathrm{twB}^{(7)}$ | Write to BUSY Input | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{twH}^{(8)}$ | Write Hold after BUSY | 25 | - | 25 | - | 25 | - | 25 | - | ns |
| twDD $^{(5)}$ | Write Pulse to Data Delay | - | 55 | - | 60 | - | 65 | - | 70 | ns |

## Interrupt Timing

| taS | Address Set-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tINS | Interrupt Set Time | - | 25 | - | 30 | - | 32 | - | 35 | ns |
| tINR | Interrupt Reset Time | - | 25 | - | 30 | - | 32 | - | 35 | ns |

## NOTES:

1. This parameter is guaranteed by design but not tested.
2. To access RAM, $\overline{C S} \leq V_{I L}$ and $\overline{S E M} \geq V_{I H}$. To access semaphore, $\overline{C S} \geq V_{I H}$ and $\overline{S E M} \leq V_{I L}$.
3. When the module is being used in the Master Mode ( $\left.M / \bar{S} \geq V_{I H}\right)$.
4. When the module is being used in the Slave Mode ( $\mathrm{M} / \overline{\mathrm{S}} \leq \mathrm{V}_{\mathrm{IL}}$ ).
5. Port-to-Port delay through the RAM cells from the writing port to the reading port.
6. To ensure that the earlier of the two ports wins.
7. To ensure that the write cycle is inhibited during contention.
8. To ensure that a write cycle is completed after contention.
9. tBDD is a calculated parameter and is the greater of 0 , tWDD - tWP (actual), or IDDD - tWP (actual).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3,5)}$


NOTES:

1. $\mathrm{R} / \bar{W}$ is HIGH for Read Cycles
2. Device is continuously enabled $\overline{\mathrm{CS}} \leq$ VIL. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with $\overline{C S}$ transition LOW.
4. $\overline{O E} \leq$ VIL
5. To access RAM, $\overline{C S} \leq V_{I L}$ and $\overline{S E M} \geq V_{I H}$. To access semaphore, $\overline{C S} \geq V_{I H}$ and $\overline{S E M} \leq V_{I L}$.
6. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING) ${ }^{(1,2,4)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{C S}$ CONTROLLED TIMING) ${ }^{(1,2,4)}$


## NOTES:

1. R/W must be HIGH during all address transitions.
2. A write occurs during the overlap (twP) of a LOW $\overline{C S}$ and a LOW $R / \bar{W}$.
3. twR is measured from the earlier of $\overline{C S}$ or $R / \bar{W}$ (or $\overline{S E M}$ or $R \bar{W}$ ) going HIGH to the end of write cycle.
4. During this period, the $I / O$ pins are in the output state and input signals must be applied.
5. If the $\overline{C S}$ or $\overline{\text { SEM }}$ low transition occurs simultaneously with or after the $\mathrm{R} \overline{\mathrm{N}}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If $\overline{O E}$ is LOW during a $\mathrm{R} \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is HIGH during an $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE, EITHER SIDE ${ }^{(1)}$



NOTE:
2795 drw 09

1. $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE CONTENTION ${ }^{(1,3,4)}$


## NOTES:

1. DOR $=$ DOL $\leq V I L, ~\left(L \_\overline{C S}=R \_\overline{C S}\right) \geq V I H$ Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from $R \bar{W}_{A}$ or $\overline{S E M}_{A}$ going HIGH to R/ $\bar{W}_{B}$ or $\overline{S E M}_{B}$ going HIGH.
4. If $t S P S$ is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

TIMING WAVEFORM OF READ WITH $\overline{\operatorname{BUSY}}(\mathbf{M} / \overline{\mathrm{S}} \geq \mathrm{VIH})^{(2)}$


NOTES:
2795 drw 11

1. To ensure that the earlier of the two ports wins.
2. $\left(L_{-} \overline{C S}=R_{-} \overline{C S}\right) \leq V I L$
3. $\overline{O E} \leq V_{I L}$ for the reading port.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY (M/S $\leq$ VIH $)^{(1,2)}$


1. $\overline{B U S Y}$ input equals HIGH for the writing port.
2. $\left(L_{-} \overline{C S}=R_{-} \overline{C S}\right) \leq V I L$

## TIMING WAVEFORM OF WRITE WITH $\overline{B U S Y}$ INPUT (M/ $\bar{S} \leq$ VIL)



TIMING WAVEFORM OF BUSY ARBITRATION ( $\overline{\mathrm{CS}}$ CONTROLLED TIMING) ${ }^{(1)}$


2795 drw 14

TIMING WAVEFORM OF BUSY ARBITRATION (CONTROLLED BY ADDRESS MATCH TIMING ${ }^{(1)}$


NOTES:

1. All timing is the same for the left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. If taps is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## TIMING WAVEFORM OF INTERRUPT CYCLE ${ }^{(1)}$



## NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

## TRUTH TABLE I: Non-Contention Read/Write Control ${ }^{(1)}$

| Inputs |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathrm{CS}}$ | R/W | $\overline{\mathrm{OE}}$ | $\overline{\text { SEM }}$ | I/O | Description |
| H | X | X | H | High-Z | Deselected or Power Down |
| L | L | X | H | Data_ln | Write |
| L | H | L | H | Data_OUT | Read |
| X | X | H | X | High-Z | Outputs Disabled |

note:

1. The conditions for non-contention are $L \_A(0-13) \neq R \_A(0-13)$.
2. 1 denotes a LOW to HIGH waveform transition.

## TRUTH TABLE II: Semaphore Read/Write Control

| Inputs ${ }^{(2)}$ |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}}$ | $\mathrm{R} / \bar{W}$ | $\overline{O E}$ | SEM | I/O | Description |
| H | H | L | L | Data_OUT | Read Data in Semaphore Flag |
| H | K | X | L | Data_IN | Write Data_IN (0, 8, 16, 24) |
| L | X | X | L | - | Not Allowed |

## INTERRUPT/BUSY FLAGS, DEPTH \& WIDTH EXPANSION, MASTER/SLAVE CONTROL, SEMAPHORES

For more details regarding Interrupt/Busy flags, depth and/or width expansion, master/slave control, or semaphore operations, please consult the IDT7006 data sheet.

## PACKAGE DIMENSIONS



## ORDERING INFORMATION



4K x 36
IDT7M1014

## FEATURES

- High-density 4K x 36 BiCMOS Dual-Port Static RAM module
- Fast access times
- Commercial: 15, 20ns
- Military: 25, 30ns
- Fully asynchronous read/write operation from either port
- Surface mounted LCC packages allow through-hole module to fit on a ceramic PGA footprint
- Single 5 V ( $\pm 10 \%$ ) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible


## DESCRIPTION

The IDT7M1014 is a $4 \mathrm{~K} \times 36$ asynchronous high-speed BiCMOS Dual-Port static RAM module constructed on a cofired ceramic substrate using 4 IDT7014 (4K $\times 9$ ) asynchronous Dual-Port RAMs. The IDT7M1014 module is designed to be used as stand-alone 36-bit dual-port RAM.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory.

The IDT7M1014 module is packaged in a 142 -lead ceramic PGA (Pin Grid Array). Maximum access times as fast as 15 ns and 25 ns are available over the commercial and military temperature ranges respectively.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | GND | L_I/O3 | L_/VO2 | GND | L_I/O1 | L_1/00 | GND | R_I/00 | R_1/01 | GND | R_1/02 | R_1/03 | GND |
| B | L_I/04 | L_I/O5 | L_I/O6 | L_A2 | L_A1 | L_A0 | N.C. | R_A0 | R_A1 | R_A2 | R_1/06 | R_I/O5 | R_I/O4 |
| C | L_I/O8 | Vcc | L_I/O7 | GND | N.C. | N.C. | N.C. | N.C. | N.C. | GND | R_1/07 | Vcc | R_1/O8 |
| D | L_I/O9 | L_I/O10 | L_I/011 | L_A3 | GND |  |  | GND | R_A3 | R_A4 | R_I/011 | R_1/010 | R_1/09 |
| E | L_//012 | N.C. | N.C. | L_A4 |  |  |  |  |  | R_A5 | N.C. | N.C. | R_1/012 |
| F | L_//O13 | L_OEL | L_ ЈЕ H | L_A5 |  |  |  |  |  | R_A6 | R_OEH | R_OEL | R_I/O13 |
| G | GND | L_R/W0 | L_R/W1 | GND |  |  |  |  |  | GND | R_R $\bar{W} 1$ | R_R/W0 | GND |
| H | L_/V014 | L_R/W2 | L_R/W3 | L_A6 |  |  |  |  |  | R_A7 | R_R/ $\bar{W} 3$ | R_R/ $\bar{W}_{2}$ | R_I/O14 |
| J | L_I/O15 | L_I/O16 | L_//017 | L_A7 |  |  |  |  |  | R_A8 | R_I/017 | R_I/016 | R_1/015 |
| K | L_//020 | L_I/O19 | L_I/O18 | GND | L_A 10 | L_A11 | GND | R_A11 | R_A10 | GND | R_I/018 | R_//O19 | R_I/O20 |
| L | L_//021 | Vcc | L_I/O22 | L_A8 | L_A9 | L_/V031 | R_1/035 | R_I/O34 | R_I/O30 | R_A9 | R_I/022 | Vcc | R_I/021 |
| M | L_/O23 | L_I/O24 | L_1/O25 | L_I/O29 | L_, //030 | L_I/O32 | L_I/O35 | R_I/O33 | R_I/031 | R_1/029 | R_1/025 | R_1/024 | R_1/023 |
| N | GND | L_I/O26 | L_I/O27 | L_/1/028 | GND | L_//033 | L_I/O34 | R_I/O32 | GND | R_1/028 | R_1/027 | R_1/026 | GND |

PIN NAMES

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| L_R/ $\bar{W}_{0-3}$ | R_R/ $\bar{W}_{0-3}$ | Byte Read/Write Enables |
| L_ $\mathrm{OE}_{\mathrm{L}, \mathrm{H}}$ | R_ $\overline{O E}$ L, H | Word Output Enables |
| L_A 0-11 | R_A 0-11 | Address Inputs |
| L_I/O 0-35 | R_I/O 0-35 | Data Input/Outputs |
| Vcc |  | Power |
| GND |  | Ground |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature. <br> Under Bias | -10 to +85 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTES:
2819 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Inputs and Vcc terminals only.
3. I/O terminals only.

RECOMMENDED DC
OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input HIGH Voltage | 2.2 | - | 6.0 | V |
| VIL | Input LOW Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2819 tbl 03

1. $\mathrm{VIL} \geq-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

2819 tbl 04

CAPACITANCE TABLE $\left(\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| C_IN(1) | Input Capacitance (Address) | $V \_$IN $=0 \mathrm{~V}$ | 50 | pF |
| C_IN(2) | Input Capacitance (Data, R $\bar{W}$ ) | $V$ _ $1 \mathrm{~N}=0 \mathrm{~V}$ | 15 | pF |
| C_-1N(3) | Input Capacitance ( $\overline{\mathrm{OE}}$ ) | $V \_1 N=0 V$ | 25 | pF |
| Cout | Output Capacitance (Data) | V_out $=0 \mathrm{~V}$ | 15 | pF |

NOTE:
2819 tbl 05

1. This parameter is guaranteed by design but not tested.

DC ELECTRICAL CHARACTERISTICS
(Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IILII | Input Leakage VIN = GND to Vcc | $\mathrm{Vcc}=$ Max. | - | 40 | $\mu \mathrm{A}$ |
| IlLol | Output Leakage <br> $\overline{\mathrm{OE}} \geq \mathrm{VIH}$, Vout $=\mathrm{GND}$ to Vcc | $\mathrm{Vcc}=$ Max. | - | 10 | $\mu \mathrm{A}$ |
| Vol | Output LOW Voltage | $\mathrm{VCC}=\mathrm{Min} .1 \mathrm{LL}=4 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=\mathrm{Min}$. $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |

## DC ELECTRICAL CHARACTERISTICS

(VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Icc | Operating Current | Vcc $=$ Max., <br> Outputs Open, $\mathrm{f}=\mathrm{fmax}(1)$ | - | 1040 | mA |

NOTE:

1. At $f=f$ max, address and data inputs (except $\overline{\mathrm{OE}}$ ) are cycling at the maximum frequency of read cycle of $1 / \mathrm{tRC}$, and using "AC TEST CONDITIONS" of input levels of GND to 3 V .

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 3 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1-3$ |


*Including scope and jig.
Figure 1. Output Load (For tCHZ, tCLZ, tOHZ, tOLZ, tWHZ, tOW)

1.5 V

2819 drw 04a
$\triangle T A A$ (Typical, ns)


2819 drw 04b
Figure 3. Alternate Lumped Capacitive Load, Typical Derating

## AC ELECTRICAL CHARACTERISTICS

(VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7M1014SxxG |  |  |  | 7M1014SxxGB |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -15 |  | -20 |  | -25 |  | -30 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Unit |

## Read Cycle

| trc | Read Cycle Time | 15 | - | 20 | - | 25 | - | 30 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tAA | Address Access Time | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| toe | Output Enable Access Time | - | 8 | - | 10 | - | 12 | - | 15 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low-Z | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tor $Z^{(1)}$ | Output Disable to Output in $\mathrm{Hi}-\mathrm{Z}$ | - | 7 | - | 9 | - | 11 | - | 13 | ns |

## Write Cycle

| twc | Write Cycle Time | 15 | - | 20 | - | 25 | - | 30 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tAW | Address Valid to End of Write | 14 | - | 15 | - | 20 | - | 25 | - | ns |
| tas | Address Set-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 12 | - | 15 | - | 20 | - | 25 | - | ns |
| twr | Write Recovery Time | 1 | - | 2 | - | 2 | - | 2 | - | ns |
| tow | Data Valid to End of Write | 10 | - | 12 | - | 15 | - | 20 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twhz(1) | Write Enable to Output in Hi-Z | - | 7 | - | 9 | - | 11 | - | 13 | ns |
| tow |  |  |  |  |  |  |  |  |  |  |
| twDD | Output Active from End of Write | Write Pulse to Data Delay | 0 | - | 0 | - | 0 | - | 0 | - |
| ns |  |  |  |  |  |  |  |  |  |  |
| toDD |  |  |  |  |  |  |  |  |  |  |

NOTES:

1. This parameter is guaranteed by design but not tested.
2. Port-to-Port delay through the RAM cells from the writing port to the reading port.
timing waveform of read cycle no. 1 (EITHER SIDE) ${ }^{(1,2)}$


NOTES:

1. R/W is HIGH for Read Cycles.
2. $\overline{O E} \leq V I L$.

## TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE) ${ }^{(1,2)}$

$\overline{O E}$


TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY


1. $\mathrm{R} / \bar{W}$ is HIGH for Read Cycles.

2819 dww 07
2. Adress valid prior to $\overline{O E}$ transition LOW.
3. This parameter is guaranteed by design but not tested.

## TIMING WAVEFORM OF WRITE CYCLE (EITHER SIDE) ${ }^{(1,2)}$



NOTES:

1. R/W is HIGH during all address transitions.
2. If $\overline{O E}$ is LOW during the write cycle, the write pulse width must be the larger of twp or ( $\mathrm{twz}+\mathrm{tDW}$ ) to allow the $\mathrm{I} / \mathrm{O}$ drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is HIGH , this requirement does not apply, and the write pulse can be as short as the specified twp.
3. This parameter is guaranteed by design but not tested.
4. During this period, the I/O pins are in the output state and input signals must not be applied.

## PACKAGE DIMENSIONS



SIDE VIEW


BOTTOM VIEW

## ORDERING INFORMATION



## SYNCHRONOUS DUAL-PORT STATIC RAM MODULE

## FEATURES:

- High-density 4K x 36 Synchronous Dual-Port SRAM module
- Architecture based on Dual-Port RAM cells - Allows full simultaneous access from both ports
- Synchronous operation
- 4 ns set-up to clock, 1 ns hold on all control, data, and
address inputs
- Data input, address, and control registers
- Fast 20ns clock to data out
- Self-timed write allows fast write cycle
- Clock enable feature
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible


## DESCRIPTION:

The IDT7M1024 is a $4 \mathrm{~K} \times 36$ bit high-speed synchronous Dual-Port Static RAM module constructed on a co-fired ce-
ramic substrate using four IDT7099 ( $4 \mathrm{~K} \times 9$ ) Dual-Port RAMs. The IDT7M1024 module is designed to be used as a standalone 36 -bit Dual-Port Static RAM.

The IDT7M1024 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide very short set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal. An asynchronous output enable is provided to ease asynchronous bus interfacing.

The internal write pulse width is independent of the HIGH and LOW periods of the clock. This allows the shortest possible realized cycle times. Clock enable inputs are provided to stall the operation of the address and data input registers without introducing clock skew for very fast interleaved memory applications.

The data inputs are gated to control on-chip noise in bussed applications. The user must guarantee that the $\mathrm{R} \overline{\mathrm{W}}$ pins are LOW for at least one clock cycle before any write is attempted. A HIGH on the $\overline{\text { CE input for one clock cycle will power down the }}$ internal circuitry to reduce static power consumption.

The IDT7M1024 module is packaged in a 142 -lead ceramic

## FUNCTIONAL BLOCK DIAGRAM



PGA (Pin Grid Array).
All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

PIN CONFIGURATION

|  | 1 | 2 | 3 | 4 | 5 | $6 \quad 7$ |  | 8 | 10 |  | 11 | 12 | 13 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | GND | L_I/O3 | L_I/O2 | GND | L_I/O1 | L_I/O0 | GND | R_1/00 | R_I/O1 | GND | R_1/O2 | R_I/O3 | GND |
| B | L_1/04 | L_I/O5 | L_I/O6 | L_A2 | L_A1 | L_AO | L_CLK | R_AO | R_A1 | R_A2 | R_1/06 | R_l/O5 | R_I/O4 |
| c | L_//08 | vcc | L_I/O7 | GND | L_CLKEN L | L_CLKEN H | R_CLK | R_CLKEN H | R_CLKEN L | GND | R_I/O7 | vcc | R_I/08 |
| D | L_I/09 | L_I/O10 | L_I/O11 | L_A3 | GND |  |  | GND | R_A3 | R_A4 | R_I/O11 | R_I/O10 | R_I/O9 |
| E | L_//O12 | L_CEL | L_CEH | L_A4 |  |  |  |  |  | R_A5 | R_CEH | R_CE L | R_1/012 |
| F | L_/VO13 | L_OEL | L_OEH | L_A5 |  |  |  |  |  | R_A6 | R_OEH | R_OEL | R_I/013 |
| G | GND | L_R/WO | L_R/W1 | GND |  |  |  |  |  | GND | R_R/W 1 | R_R/W0 | GND |
| H | L_I/O14 | L_R/W/ 2 | L_R/W3 | L_A6 |  |  |  |  |  | R_A7 | R_R/W3 | R_R/W2 | R_I/O14 |
| J | L_I/O15 | L_I/O16 | L_I/O17 | L_A7 |  |  |  |  |  | R_A8 | R_IVO17 | R_I/O16 | R_I/O15 |
| K | L_I/O20 | L_I/O19 | L_I/O18 | GND | L_A10 | L_A11 | GND | R_A11 | R_A10 | GND | R_I/O18 | R_I/O19 | R_I/O20 |
| L | L_I/O21 | Vcc | L_I/O22 | L_A8 | L_A9 | L./1/031 | R_I/O35 | R_I/O34 | R_1/030 | R_A9 | R_I/O22 | vcc | R_I/O21 |
| M | L_I/O23 | L_1/O24 | L_I/O25 | L_I/O29 | L_//030 | L_1/032 | L_//O35 | R_1/O33 | R_I/O31 | R_I/O29 | R_I/O25 | R_I/O24 | R_I/O23 |
| $N$ | GND | L_I/O26 | L_I/O27 | L_I/O28 | GND | L_1/033 | L_//034 | R_I/O32 | GND | R_I/O28 | R_I/O27 | R_I/O26 | GND |

## PIN NAMES

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| L_R/W ${ }_{\text {W-3 }}$ | R_R/ $\bar{W}_{0.3}$ | Byte Read/Write Enables |
| L_OEL, H | R_OEL, ${ }_{\text {L }}$ | Word Output Enables |
| L_CEL, H | R_CEL, H | Word Chip Enables |
| L_CLKEN L, H | R_CLKEN $\mathrm{L}, \mathrm{H}$ | Word Clock Enables |
| L_CLK | R_CLK | Clock Inputs |
| L_A 0-11 | R_A 0-11 | Address Inputs |
| L_I/O 0-35 | R_I/O 0-35 | Data Input/Outputs |
| Vcc |  | Power |
| GND |  | Ground |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :---: | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage | -0.5 to VCC | -0.5 to VCC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | 50 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Inputs and Vcc terminals only.

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | VCC |
| :---: | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING

 CONDITIONS| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input HIGH Voltage | 2.2 | - | 6.0 | V |
| VIL | Input LOW Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2809 tbl 04

1. $\mathrm{VIL}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Condition | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 50 | pF |
| COUT | Output Capacitance | VouT $=0 \mathrm{~V}$ | 15 | pF |

## TRUTH TABLES

## TRUTH TABLE I: READ/WRITE CONTROL ${ }^{(1)}$

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Synchronous |  |  | Asynchronous |  |  |
| Clk | $\overline{C E}$ | $\mathrm{R} / \bar{W}$ | $\overline{O E}$ | 1/O0-35 | Mode |
| $f$ | h | h | X | High-Z | Deselected, Power Down, Data I/O Disabled |
| $f$ | h | 1 | X | DATAIN | Deselected, Power Down, Data Input Enabled |
| $f$ | 1 | 1 | X | DATAIN | Write |
| $f$ | 1 | h | L | DATAOUT | Read |
| $f$ | 1 | h | H | High-Z | Data I/O Disabled |

## TRUTH TABLE II:

CLOCK ENABLE FUNCTION TABLE ${ }^{(1)}$

|  | Inputs |  | Register Inputs |  | Register Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Mode | CIk | $\overline{\text { CLKEN }}$ | ADDR | DATAIN | ADDR | DATAOuT |
| Load "1" | $f$ | I | h | h | H | H |
| Load "0" | $f$ | I | l | I | L | L |
| Hold (do nothing) | $f$ | h | X | X | $\mathrm{N} / \mathrm{C}$ | $\mathrm{N} / \mathrm{C}$ |
|  | X | H | X | X | $\mathrm{N} / \mathrm{C}$ | $\mathrm{N} / \mathrm{C}$ |

NOTE:
2809 tbl 07

1. $H=H I G H$ voltage level steady state, $h=H I G H$ voltage level one set-up time prior to the LOW-to-HIGH clock transition, $L=L O W$ voltage level steady state $I=$ LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition, $X=$ Don't care, N/C = No change

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VCc $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | IDT7M1024 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| IILII | Input Leakage Current | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 40 | $\mu \mathrm{A}$ |
| Illol | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to Vcc | - | 10 | $\mu \mathrm{A}$ |
| Vol | Output LOW Voltage | $\mathrm{OL}=4 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output HIGH Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VCC $=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | Version | IDT7M1024SxxG, IDT7M1024SxxGB |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -20 |  | -25 |  | -30 |  |  |
|  |  |  |  | Typ. | Max. | Typ. | Max. | Typ. | Max. |  |
| ICC | Dynamic Operating Current (Both Ports Active) | $\overline{\mathrm{CE}} \leq \mathrm{VIL}$ Outputs Open $f=f$ MAX $^{(1)}$ | Mil. <br> Com'l. | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{gathered} - \\ 1440 \end{gathered}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & 1480 \\ & 1360 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | 1440 - | mA |
| IsB1 | Standby Current (Both <br> Ports-TTL <br> Level Inputs) | $\begin{aligned} & L_{-}^{C} \overline{C E} \text { and } \\ & R \_\overline{C E} \geq V_{I H} \\ & f=\mathrm{fMAX}^{(1)} \end{aligned}$ | Mil. <br> Com'l. | - | $720$ | - | $\begin{aligned} & 680 \\ & 640 \end{aligned}$ |  | 560 | mA |
| IsB2 | Standby Current (One Port-TTL Level Inputs) | L_ $\overline{\mathrm{CE}}$ or R_$\overline{\mathrm{CE}} \geq \mathrm{VIH}$ Active Port Outputs Open, $f=f \mathrm{MAX}^{(1)}$ | Mil. Com'l. | - | $\begin{gathered} - \\ 1080 \end{gathered}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & 1080 \\ & 1000 \end{aligned}$ | - | 1000 | mA |
| IsB3 | Full Standby Current (Both <br> Ports-CMOS <br> Level Inputs) | Both Ports R_(̄E and $\mathrm{L} \_\overline{\mathrm{CE}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> Vin $\geq$ Vcc -0.2 V <br> or Vin $\leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(2)}$ | Mil. Com'l. | — | $\begin{aligned} & - \\ & 40 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ | $-$ | 80 - | mA |
| ISB4 | Full Standby Current (One Port-CMOS Level Inputs) | One Port L_CE or R_CE $\geq$ Vcc-0.2V, Vin $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or Vin $\leq 0.2 \mathrm{~V}$, Active Port Outputs Open, $f=\left\{\mathrm{MAX}^{(1)}\right.$ | Mil. <br> Com'l. | - | $\begin{gathered} - \\ 1040 \end{gathered}$ | - | $\begin{aligned} & 1040 \\ & 960 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | 960 - | mA |

## NOTES:

1.     - At $f=f$ MAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of $1 / t C L K$, and using "AC TEST

CONDITIONS" of input levels of GND to 3 V .
2. $f=0$ means no address, clock, or control lines change. Applies only to inputs at CMOS level standby.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1,2 and 3 |



Figure 1. Output Load


Figure 2. Output Load (for tclz, tchz, tolz, and tohz)
*Including scope and jig.


2809 drw 05
Figure 3. Lumped Capacitive Load, Typical Derating

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGE (READ AND WRITE CYCLE TIMING)

(Commercial: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7M1024SxxG, 7M1024SxxGB |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -20 |  | -25. |  | -30 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tcle | Clock Cycle Time | 20 | - | 25 | - | 30 | - | ns |
| tCLKH | Clock HIGH Time | 8 | - | 10 | - | 12 | - | ns |
| tCLKL | Clock LOW Time | 8 | - |  | - | 12 | - | ns |
| tCQV | Clock HIGH to Output Valid | - | 20 |  | 25 | - | 30 | ns |
| trsu | Registered Signal Set-up Time | 5 | - | 6 | - | 7 | - | ns |
| tRHD | Registered Signal Hold Time | 2 | - | 2 | - | 2 | - | ns |
| tCOH | Data Output Hold After Clock HIGH | 3 | - | 3 | - | 3 | - | ns |
| tCLz | Clock HIGH to Output Low-Z | 2 | - | 2 | - | 2 | - | ns |
| tCHz | Clock HIGH to Output High-Z | 2 | 9 | 2 | 12 | 2 | 15 | ns |
| toe | Output Enable to Output Valid | - | 10 | - | 12 | - | 15 | ns |
| tolz | Output Enable to Output Low-Z | 0 | - |  | - | 0 | - | ns |
| tohz | Output Disable to Output High-Z | - | 9 | - | 11 | - | 14 | ns |
| tcsu | Clock Enable, Disable Set-up Time | 5 | - | 6 | - | 7 | - | ns |
| tCHD | Clock Enable, Disable Hold Time | 3 | - | 3 | - | 3 | - | ns |
| Port-to-Port Delay |  |  |  |  |  |  |  |  |
| tCWDD | Write Port Clock HIGH to Read Data Delay | - | 35 | - | 45 | - | 55 | ns |

TIMING WAVEFORM OF READ CYCLE, EITHER SIDE ${ }^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE WITH PORT-TO-PORT DELAY

timing waveform of read-to-write cycle no. 1, CE HIGH ${ }^{(1)}$


NOTE:

1. $\overline{O E}$ LOW throughout.

TIMING WAVEFORM OF READ-TO-WRITE CYCLE NO. 1, $\overline{\mathrm{CE}}$ LOW ${ }^{(1,2)}$


NOTES:

1. During dead cycle, if $\overline{\mathrm{CE}}$ is LOW, data will be written into array.
2. $\overline{O E}$ LOW throughout.

## PACKAGE DIMENSIONS



BOTTOM VIEW

## ORDERING INFORMATION



# $128 \mathrm{~K} \times 8$ <br> IDT7M1001 <br> $64 \mathrm{~K} \times 8$ <br> IDT7M1003 

## FEATURES

- High-density 1M/512K CMOS Dual-Port Static RAM module
- Fast access times:
-Commercial 35,40ns
—Military 40,50ns
- Fully asynchronous read/write operation from either port
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted LCC (leadless chip carriers) components on a 64-pin sidebraze DIP (Dual In-line Package)
- Multiple Vcc and GND pins for maximum noise immunity
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Input/outputs directly TTL-compatible


## PIN CONFIGURATION ${ }^{(1)}$



2804 drw 01

NOTE:

1. For the IDT7M1003 ( $64 \mathrm{~K} \times 8$ ) version, Pins 23 and 43 must be connected to GND for proper operation of the module.

## DESCRIPTION:

The IDT7M1001/IDT7M1003 is a $128 \mathrm{~K} \times 8 / 64 \mathrm{~K} \times 8$ highspeed CMOS Dual-Port Static RAM module constructed on a multilayer ceramic substrate using eight IDT7006 (16K $\times 8$ ) Dual-Port RAMs and two IDT FCT138 decoders or depopulated using only four IDT7006s and two decoders.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via semaphore ( $\overline{\mathrm{SEM}}$ ) "handshake" signaling. The IDT7M1001/1003 module is designed to be used as stand-alone Dual-Port RAM where on-chip hardware port arbitration is not needed. It is the users responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.

The IDT7M1001/1003 module is packaged on a multilayer co-fired ceramic 64-pin DIP (Dual In-line Package) with dimensions of only $3.2^{\prime \prime} \times 0.62^{\prime \prime} \times 0.38^{\prime \prime}$. Maximum access times as fast as 35 ns over the commercial temperature range are available.

All inputs and outputs of the IDT7M1001/1003 are TTLcompatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation of the module.

All IDT military module semiconductor components are manufacured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## PIN NAMES

| Left Port | Right Port | Description |
| :--- | :--- | :--- |
| $\mathrm{A}(0-16) \mathrm{L}$ | $\mathrm{A}(0-16) \mathrm{R}$ | Address Inputs |
| $\mathrm{I} / \mathrm{O}(0-7) \mathrm{L}$ | $1 / \mathrm{O}(0-7) \mathrm{R}$ | Data Inputs/Outputs |
| $\mathrm{R} / \overline{\mathrm{W}} \mathrm{L}$ | $\mathrm{R} \bar{W}_{\mathrm{R}}$ | Read/Write Enables |
| $\overline{\mathrm{CS}} \mathrm{L}$ | $\overline{\mathrm{CS}} \mathrm{R}$ | Chip Select |
| $\overline{\mathrm{OEL}}$ | $\overline{\mathrm{OEE}} \mathrm{R}$ | Output Enable |
| $\overline{\mathrm{SEM}} \mathrm{L}$ | $\overline{\mathrm{SEM}} \mathrm{R}$ | Semaphore Control |
| Vcc |  |  |
| GND |  | Power |

2804 tbl 01

## FUNCTIONAL BLOCK DIAGRAM

7M1001


2804 drw 02

7M1003


ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Test Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN1 | Input Capacitance <br> $(\overline{\mathrm{CS}}$ or $\overline{\text { SEM }})$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 15 | pF |
| CIN2 | Input Capacitance <br> (Data, Address, <br> All Other Controls) | $\mathrm{VIN}=0 \mathrm{~V}$ | 100 | pF |
| CouT | Output Capacitance <br> (Data) | VouT $=0 \mathrm{~V}$ | 100 | pF |

NOTE:
2804 tbl 03

1. This parameter is guaranteed by design but not tested.

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

2804 tbl 04

## RECOMMENDED DC OPERATING

 CONDITIONS| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

1. VIL $(\min )=.-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS
$\left(\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

|  | Parameter | Test Conditions | Commercial |  |  | Military |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  |  | Min. | Max. ${ }^{(1)}$ | Max. ${ }^{(2)}$ | Min. | Max. ${ }^{11}$ | Max. ${ }^{(2)}$ | Unit |
| ICC2 | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \text { Vcc = Max., } \overline{\mathrm{CS}} \leq \text { VIL, } \overline{\mathrm{SEM}} \geq \mathrm{VIH} \\ & \text { Outputs Open, } \mathrm{f}=\mathrm{fmAX} \end{aligned}$ | - | 940 | 660 | - | 1130 | 790 | mA |
| ICC1 | Standby Supply <br> Current (One Port Active) | $\begin{aligned} & \text { VCC = Max., L_ } \overline{C S} \text { or R_ } \overline{C S} \geq \text { VIH } \\ & \text { Outputs Open, } f=\text { fMAX } \end{aligned}$ | - | 750 | 470 | - | 905 | 565 | mA |
| ISB1 | Standby Supply <br> Current (TTL Levels) | VCc = Max., L_ $\overline{C S}$ and R_ $\overline{C S} \geq$ VIH Outputs Open, $f=f$ max <br> L_ $\overline{S E M}$ and $R_{-} \overline{S E M} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | - | 565 | 285 | - | 685 | 345 | mA |
| ISB2 | Full Standby Supply Current (CMOS Levels) | L_ $\overline{C S}$ and R_ $\overline{C S} \geq$ Vcc -0.2 V <br> $\mathrm{VIN}>\mathrm{Vcc} 0.2 \mathrm{~V}$ or $<0.2 \mathrm{~V}$ <br> L_SEM and R_SEM $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | - | 125 | 65 | - | 245 | 125 | mA |

1. IDT7M1001 ( $128 \mathrm{~K} \times 8$ ) version only.
2. IDT7M1003 ( $64 \mathrm{~K} \times 8$ ) version only.

## DC ELECTRICAL CHARACTERISTICS

(VCC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions |  | IDT7M1001 |  | IDT7M1003 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| IILII | Input Leakage <br> (Address, Data \& Other Controls) | $\begin{aligned} & V C C=M a x . \\ & V I N=G N D \end{aligned}$ |  | - | 80 | - | 40 | $\mu \mathrm{A}$ |
| \|lı|| | Input Leakage ( $\overline{\mathrm{CS}}$ and $\overline{\mathrm{SEM}}$ ) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ |  | - | 10 | - | 10 | $\mu \mathrm{A}$ |
| Illol | Output Leakage (Data) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{Vc} \end{aligned}$ | $=\mathrm{GND} \text { to } \mathrm{Vcc}$ | - | 80 | - | 40 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{Vcc}=$ Min. | $\mathrm{lOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{Vcc}=$ Min. | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

2804 tbl 07

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |

2804 tb 08


2804 drw 04
Figure 1. Output Load


Figure 2. Output Load (for tclz, tchz, tolz. tohz, twhz, tow)
*Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS

(VcC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | -35 |  | -40 |  | -50 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 35 | - | 40 | 一 | 50 | - | ns |
| taA | Address Access Time | - | 35 | - | 40 | - | 50 | ns |
| $\mathrm{taCs}^{(2)}$ | Chip Select Access Time | - | 35 | - | 40 | - | 50 | ns |
| toe | Output Enable Access Time | - | 20 | - | 25 | - | 30 | ns |
| toh | Output Hold From Address Change | 3 | - | 3 | - | 3 | - | ns |
| tCLz ${ }^{(1)}$ | Chip Select to Output in Low-Z | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{tCHz}^{(1)}$ | Chip Deselect to Output in High-Z | - | 20 | - | 20 | - | 25 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low-Z | 3 | - | 3 | - | 3 | - | ns |
| torz ${ }^{(1)}$ | Output Disable to Output in High-Z | - | 20 | - | 20 | - | 25 | ns |
| tPU ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Disable to Power-Down Time | - | 50 | - | 50 | - | 50 | ns |
| tSOP | $\overline{\text { SEM }}$ Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 15 | - | 15 | - | 15 | - | ns |
| Write Cycle |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 35 | - | 40 | - | 50 | - | ns |
| $\mathrm{tcw}^{(2)}$ | Chip Select to End-of-Write | 30 | - | 35 | - | 40 | - | ns |
| taw | Address Valid to End-of-Write | 30 | - | 35 | - | 40 | - | ns |
| tAS1 ${ }^{(3)}$ | Address Set-up to Write Pulse Time | 5 | - | 5 | - | 5 | - | ns |
| tAS2 | Address Set-up to $\overline{\mathrm{CS}}$ Time | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 30 | - | 35 | - | 40 | - | ns |
| $\mathrm{twR}^{(4)}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tDw | Data Valid to End-of-Write | 25 | - | 30 | - | 35 | - | ns |
| tDH ${ }^{(4)}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High-Z | - | 20 | - | 20 | - | 25 | ns |
| tWHz ${ }^{(1)}$ | Write Enable to Output in High-Z | - | 20 | - | 20 | - | 25 | ns |
| tow ${ }^{(1,4)}$ | Output Active from End-of-Write | 0 | - | 0 | - | 0 | - | ns |
| tSWRD | SEM Flag Write to Read Time | 15 | - | 15 | - | 15 | - | ns |
| tSPS | SEM Flag Contention Window | 15 | - | 15 | - | 15 | - | ns |

Port-to-Port Delay Timing

| tWDD ${ }^{(5)}$ | Write Pulse to Data Delay | - | 60 | - | 65 | - | 70 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| todi ${ }^{(5)}$ | Write Data Valid to Read Data Valid | - | 45 | - | 50 | - | 55 | ns |

NOTES:

1. This parameter is guaranteed by design but not tested.
2. To access RAM $\overline{C S} \leq V_{I L}$ and $\overline{S E M} \geq V_{I H}$. To access semaphore, $\overline{C S} \geq V_{I H}$ and $\overline{S E M} \leq V_{I L}$.
3. $\mathrm{t} A S 1=0$ if $\mathrm{R} / \overline{\mathrm{W}}$ is asserted LOW simultaneously with or after the $\overline{\mathrm{CS}}$ LOW transition.
4. For $\overline{C S}$ controlled write cycles, $t w R=5 n s, t D H=5 n s, t o w=5 n s$.
5. Port-to-Port delay through the RAM cells from the writing port to the reading port.

## TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE) ${ }^{(1,2,4)}$



TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE) ${ }^{(1,3,5)}$


NOTES:
2804 drw 07

1. $R / \bar{W}$ is HIGH for Read Cycles
2.- Device is continuously enabled. $\overline{\mathrm{CS}}=\mathrm{LOW}$. This waveform cannot be used for semaphore reads.
2. Addresses valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
3. $\overline{\mathrm{OE}}=\mathrm{LOW}$.
4. To access RAM, $\overline{\mathrm{CS}}=\mathrm{LOW}, \overline{\mathrm{SEM}}=\mathrm{H}$. To access semaphore, $\overline{\mathrm{CS}}=\mathrm{HIGH}$ and $\overline{\mathrm{SEM}}=\mathrm{LOW}$.
5. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING) ${ }^{(1,3,5,8)}$


NOTES:

1. R/W is HIGH for Read Cycles
2. Device is continuously enabled. $\overline{\mathrm{CS}}=\mathrm{LOW} . \overline{\mathrm{UB}}$ or $\overline{\mathrm{LB}}=\mathrm{LOW}$. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{\mathrm{OE}}=\mathrm{LOW}$.
5. To access RAM, $\overline{C S}=L O W, \overline{U B}$ or $\overline{L B}=L O W, \overline{S E M}=H$. To access semaphore, $\overline{C S}=$ HIGH and $\overline{S E M}=L O W$.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If $\overline{O E}$ is LOW during a R/ $\bar{W}$ controlled write cycle, the write pulse width must be larger of twp or (twz + tDW) to allow the $I / O$ drivers to turn off and data to be placed on the bus for the required tDW. If $\overline{O E}$ is HIGH during a $\mathrm{R} \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse width be as short as the specified twp.
9. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}}$ CONTROLLED TIMING) ${ }^{(1,3,5,8)}$


## NOTES:

1. $\mathrm{R} / \overline{\mathrm{W}}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (twP) of a LOW $\overline{U B}$ or $\overline{L B}$ and a LOW $\overline{C S}$ and a LOW R/W for memory array writing cycle.
3. tw is measured from the earlier of $\overline{C S}$ or $R \bar{W}$ (or SEM or $R / \bar{W}$ ) going HIGH to the end of write cycle.
4. During this period, the $I / O$ pins are in the output state and input signals must not be applied.
5. If the $\overline{C S}$ or $\overline{S E M}$ LOW transition occurs simultaneously with or after the R $\bar{W}$ LOW transition, the outputs remain in the high-impedance state.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If $\overline{O E}$ is LOW during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is HIGH during an $\mathrm{R} \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING (EITHER SIDE) ${ }^{(1)}$


NOTE:

1. $\overline{\mathrm{CS}}=\mathrm{HIGH}$ for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE CONTENTION ${ }^{(1,3,4)}$



NOTES:

1. $D_{O R}=$ DOL = LOW, $L_{-} \overline{C S}=R_{-} \overline{C S}=$ HIGH. Semaphore Flag is released form both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from $R \bar{W}_{A}$ or $\overline{S E M}_{A}$ going HIGH to R/ $\bar{W}_{B}$ or $\overline{\text { SEMB }}^{2}$ going HIGH.
4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY ${ }^{(1)}$


## TRUTH TABLES

TABLE I: NON-CONTENTION READ/WRITE CONTROL ${ }^{(1)}$

| Inputs ${ }^{(1)}$ |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}}$ | R/ $\bar{W}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { SEM }}$ | I/O $\mathrm{O}_{0} \mathrm{l} / \mathrm{O}_{7}$ |  |
| H | X | X | H | High-Z | Deselected: Power Down |
| L | L | X | H | DATAIN | Write to Both Bytes |
| L | H | L | H | DATAOUT | Read Both Bytes |
| X | X | H | X | High-Z | Outputs Disabled |

NOTE:
2804 tbl 10

1. $A O L-A_{12} \neq A O R-A_{12 R}$

## TABLE II: SEMAPHORE READ/WRITE CONTROL ${ }^{(1)}$

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}}$ | $\mathrm{R} / \overline{\mathrm{W}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{SEM}}$ | I/O $-\mathrm{I} / \mathrm{O}_{7}$ |  |
| H | H | L | L | DATAOUT | Read Data in Semaphore Flag |
| X | $\boldsymbol{F}$ | X | L | DATAIN | Write Dino into Semaphore Flag |
| L | X | X | L | - | Not Allowed |

NOTE:

1. $A O L-A 12 \neq A O R-A 12 R$

## SEMAPHORE OPERATION

For more details regarding semaphores \& semaphore operations, please consult the IDT7006 datasheet.

## PACKAGE DIMENSIONS

7M1001


BOTTOM VIEW

2804 drw 13
7M1003


BOTTOM VIEW

## ORDERING INFORMATION



# 64K x 9/128K x 9 <br> CMOS PARALLEL IN-OUT <br> FIFO MODULE 

## FEATURES:

- First-In/First-Out memory module
- $64 \mathrm{~K} \times 9$ (IDT7M208) or $128 \mathrm{~K} \times 9$ (IDT7M209)
- High speed: 20ns (max.) access time
- Asynchronous and simultaneous read and write
- Fully expandable: depth and/or width
- MASTER/SLAVE multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and Full warning-flags
- Single 5 V ( $\pm 10 \%$ ) power supply


## DESCRIPTION:

IDT7M208 and IDT7M209 are FIFO memory modules constructed on a multi-layered ceramic substrate using four IDT7206 ( $16 \mathrm{~K} \times 9$ ) or IDT7207 (32Kx9) FIFOs in leadless chip carriers. Extremely high speeds are achieved in this fashion due to the use of IDT7206/7s fabricated in IDT's high performance CMOS technology. These devices utilize an algorithm that loads and empties data on a first-in/first-out basis. The
device uses Full and Empty flags as warnings for data overflow and underflow conditions and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE $(\overline{\mathrm{W}}$ ) and READ ( $\overline{\mathrm{R}})$ pins. The devices have a read/write cycle time of 20 ns ( min .) for commercial and 30 ns ( min .) for military temperature ranges.

The devices utilize a 9 -bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

IDT's Military FIFO modules have semiconductor components manufactued in compliance with the latestrevision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



## PIN NAMES

| $\overline{\mathrm{W}}=$ | $\overline{\mathrm{FL}}=$ | $\overline{\mathrm{XI}}=$ | $\overline{\mathrm{EF}}=$ |
| :--- | :--- | :--- | :--- |
| WRITE | FIRST LOAD | EXPANSION IN | EMPTY FLAG |
| $\overline{\mathrm{A}}=$ | $\mathrm{D}=$ | $\overline{\mathrm{XO}}=$ | $\mathrm{V}_{\mathrm{cC}}=$ |
| READ | DATAIN | EXPANSION OUT | 5 V |
| $\overline{\mathrm{RS}}=$ | $\mathrm{Q}=$ | $\overline{\mathrm{FF}}=$ | GND $=$ |
| RESET | DATAOUT | FULL FLAG | GROUND |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:

1. Stresses greater thanthoselisted under ABSOLUTEMAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Condition | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | Vin $=0 \mathrm{~V}$ | 50 | pF |
| Cout | Output Capacitance | VouT $=0 \mathrm{~V}$ | 50 | pF |

NOTE:
3162 tbl 03

1. This parameter is guaranteed by design but not tested.

## RECOMMENDED DC

OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCCM | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| VCC | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{VIH}^{(1)}$ | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{VIH}^{(1)}$ | Input High Voltage <br> Military | 2.2 | - | - | V |
| $\mathrm{VIL}^{(2)}$ | Input Low Voltage <br> Commercial and <br> Military | - | - | 0.8 | V |

NOTES:

1. $\mathrm{V}_{\mathrm{IH}}=2.6 \mathrm{~V}$ for $\overline{X I}$ input (commercial)
$\mathrm{V}_{\mathrm{IH}}=2.8 \mathrm{~V}$ for $\overline{\mathrm{XI}}$ input (military)
2. 1.5 V undershoots are allowed for 10 ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS

( $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  | Military |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $1 \mathrm{LI}^{(1)}$ | Input Leakage Current (Any Input) | -5 | 5 | -40 | 40 | $\mu \mathrm{A}$ |
| $\mathrm{loL}^{(2)}$ | Output Leakage Current | -40 | 40 | -40 | 40 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage lout $=-2 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |
| VOL | Output Logic "0" Voltage lout $=8 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| $\mathrm{ICCI}^{(3)}$ | Vcc Power Supply Current | - | 560 | - | 720 | mA |
| Icc2 ${ }^{(3)}$ | Standby Current ( $\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V} / \mathrm{H})$ | - | 60 | - | 80 | mA |
| Icc3 ${ }^{(3)}$ | Power Down Current (All Input $=$ Vcc-0.2V) | - | 32 | - | 48 | mA |

NOTES:

1. Measurements with $0.4 \leq \mathrm{VIN} \leq \mathrm{Vcc}$.
2. $R \geq \mathrm{VIH}, 0.4 \leq$ Vour $\leq \mathrm{VCc}$.
3. Icc measurements are made with outputs open.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 and 2 |



3162 drw 03
Figure 1. Output Load

* Includes scope and jig capacitances.


3162 drw 04
Figure 2. Output Load (for tRLZ, tWLZ, and tRHZ)

* Includes scope and jig capacitances.


## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | $\stackrel{-20}{(C o m ' I ~ O n l y)}$ |  | $\begin{gathered} -25 \\ \text { (Com'I Only) } \end{gathered}$ |  | $\begin{gathered} -30 \\ \text { (Mil Only) } \end{gathered}$ |  | $\begin{gathered} -35 \\ \text { (Mil Only) } \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Shift Frequency | - | 33.3 | - | 28.6 | - | 25 |  | 22.5 | MHz |
| tRC | Read Cycle Time | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| ta | Access Time | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tRR | Read Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| trPW ${ }^{(1)}$ | Read Pulse Width | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| trLZ ${ }^{(2)}$ | Read Pulse Low to Data Bus at Low Z | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| twLZ ${ }^{(2)}$ | Write Pulse High to Data Bus at Low Z | 5 | - | 5 | - | 5 | - | 10 | - | ns |
| tov | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| trHz ${ }^{(2)}$ | Read Pulse High to Data Bus at High Z | - | 16 | - | 20 | - | 20 | - | 20 | ns |
| twc | Write Cycle Time | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| tWPW ${ }^{(1)}$ | Write Pulse Width | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| twr | Write Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tDS | Data Set-up Time | 15 | - | 18 | - | 18 | - | 20 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tRSC | Reset Cycle Time | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| trs ${ }^{(1)}$ | Reset Pulse Width | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tRSR | Reset Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tefl | Reset to Emtpy Flag Low | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| tref | Read Low to Emtpy Flag Low | - | 23 | - | 25 | - | 30 | - | 35 | ns |
| trifF | Read High to Full Flag High | - | 23 | - | 25 | - | 30 | - | 35 | ns |
| tWEF | Write High to Empty Flag High | - | 23 | - | 25 | - | 30 | - | 35 | ns |
| tWFF | Write Low to Full Flag Low | - | 23 | - | 25 | - | 30 | - | 35 | ns |

## NOTES:

1. Pulse widths less than minimum value are not allowed.
2. Values guaranteed by design, not currently tested.

TIMING WAVEFORM OF RESET CYCLE ${ }^{(1,2)}$


1. $\mathrm{tRSC}=\mathrm{tRS}+\mathrm{tRSR}$
2. $\bar{W}$ and $\stackrel{\rightharpoonup}{\mathrm{R}}=\mathrm{V}_{\mathrm{V}}$ during RESET.

TIMING WAVEFORM OF ASYNCHRONOUS WRITE AND READ OPERATION


TIMING WAVEFORM FOR THE FULL FLAG FROM LAST WRITE TO FIRST READ
$\overline{\mathrm{R}} \rightarrow \mathrm{LAST}$ WRITE

TIMING WAVEFORM FOR THE EMPTY FLAG FROM LAST READ TO FIRST WRITE


NOTE:

1. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM FOR THE EMPTY FLAG CYCLE


NOTE:

1. tRPE must be $\geq$ tRPW (min). Refer to Technical Note TN-08 for details on this boundary condition.

TIMING WAVEFORM FOR THE FULL FLAG CYCLE


NOTE:

1. tWPF must be $\geq$ twPW (min). Refer to Technical Note TN-08 for details on this boundary condition.
timing waveform of read data flow-through mode


TIMING WAVEFORM OF WRITE DATA FLOW-THROUGH MODE


DEPTH/WIDTH EXPANSION \& DATA FLOW-THROUGH MODES:

For more details on expanding FIFO modules in depth and/ or width, please refer to the IDT7206 or IDT7207 data sheets.

For more details on data flow-through modes (read data fall through and write data fall-through), please refer to the IDT7206 or IDT7207 data sheets.

## PACKAGE DIMENSIONS



## ORDERING INFORMATION



1M x 32
IDT7MP4120
CMOS STATIC RAM MODULE

## FEATURES

- High-density 4MB Static RAM module
- Low profile 72-pin ZIP (Zig-zag In-line vertical Package) or 72-pin SIMM (Single In-line Memory Module)
- Fast access time: $20 n \mathrm{n}$ (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible


## PIN CONFIGURATION ${ }^{(1)}$



NOTE:

1. Pins $3,4,6$ and 7 ( $\mathrm{PD} 0, \mathrm{PD}_{1}, \mathrm{PD}_{2}$ and $\mathrm{PD}_{3}$ respectively) are read by the user to determine the density of the module. If PDo reads GND, PD1 reads $N C, P D 2$ reads $G N D$ and $P D 3$ reads $N C$, then the module has a 1 M depth.

## DESCRIPTION

The IDT7MP4120 is a $1 \mathrm{M} \times 32$ Static RAM module constructed on an epoxy laminate (FR-4) substrate using 81 Mx 4 Static RAMs in plastic packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. The IDT7MP4120 is available with access time as fast as 20 ns with minimal power consumption.

The IDT7MP4120 is packaged in a 72 -pin FR-4 ZIP (Zigzag In-line vertical Package)or a 72 -pin SIMM (Single In-line Memory Module). The ZIP configuration allows 72 pins to be placed on a package 4.05 " long and $0.365^{\prime \prime}$ wide. At only $0.60^{\prime \prime}$ high, this low-profile package is ideal for systems with minimum board spacing while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4120 are TTL-compatible and operate from a single 5 V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Four identification pins (PDo, PD1, PD2 and PD3) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of $\mathrm{PD} 0, \mathrm{PD} 1, \mathrm{PD} 2$ and PD 3 to determine a 1 M depth.

## FUNCTIONAL BLOCK DIAGRAM



## PIN NAMES

| $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{31}$ | Data Inputs/Outputs |
| :--- | :--- |
| $\mathrm{A} 0-\mathrm{A}_{19}$ | Addresses |
| $\overline{\mathrm{CS}} 1-\overline{\mathrm{CS}} 4_{4}$ | Chip Selects |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| PD0-PD3 | Depth Identification |
| VCC | Power |
| GND | Ground |
| NC | No Connect |

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Cı/o | Data I/O Capacitance | $\mathrm{V}(\mathrm{IN})=0 \mathrm{~V}$ | 15 | pF |
| CIN1 | Input Capacitance (Address) | $V(\mathrm{~N})=0 \mathrm{~V}$ | 60 | pF |
| CIN2 | Input Capacitance ( $\overline{W E}, \overline{O E}$ ) | $V(\mathbb{N})=0 \mathrm{~V}$ | 75 | pF |
| CIN3 | Input Capacitance ( $\overline{\mathrm{CS}}$ ) | $V(\mathbb{N})=0 \mathrm{~V}$ | 20 | pF |

NOTE:

1. This parameter is guaranteed by design but not tested.

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
3019 tbl 03

1. $\mathrm{VIL}(\min )=-1.5 \mathrm{~V}$ for pulse width less than $10 n \mathrm{~s}$.

## RECOMMENDED OPERATING <br> TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| 3019 tbl 04 |  |  |  |

TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High-Z | Standby |
| Read | L | L | H | DATAouT | Active |
| Write | L | X | L | DATAIN | Active |
| Read | L | H | H | High-Z | Active |

3019 tbl 05

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTE:
3019 tbl 06

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS
(VCC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IIL.I | Input Leakage (Address and Control) | Vcc = Max.; Vin = GND to Vcc | - | 80 | $\mu \mathrm{A}$ |
| \|l니| | Input Leakage (Data) | $\mathrm{Vcc}=$ Max.; VIN = GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| IILOI | Output Leakage | $\mathrm{Vcc}=$ Max.; $\overline{\mathrm{CS}}=\mathrm{VIH}^{\prime}$, Vout $=$ GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| Vot | Output LOW | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{lOL}=8 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output HIGH | $\mathrm{VCC}=$ Min., $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |


| Symbol | Parameter | Test Conditions | $7 M P 4120$ <br> Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| ICC | Dynamic Operating <br> Current | $f=\mathrm{fmAx} ; \overline{\mathrm{CS}}=\mathrm{VIL}$ <br> $\mathrm{VCC}=\mathrm{Max} . ;$ Output Open | 1280 | mA |
| ISB | Standby Supply <br> Current | $\overline{\mathrm{CS}} \geq \mathrm{VIH}, \mathrm{VCC}=$ Max. <br> Outputs Open, $\mathrm{f}=\mathrm{fMAX}$ | 480 | mA |
| ISB1 | Full Standby <br> Supply Current | $\overline{\mathrm{CS}} \geq \mathrm{VCC}-0.2 \mathrm{~V} ; \mathrm{f}=0$ <br> $\mathrm{VIN}>\mathrm{VCC}-0.2 \mathrm{~V}$ or $<0.2 \mathrm{~V}$ | 120 | mA |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |
| 2769 tb 09 |  |



3019 drw 03
*Includes scope and jig.


3019 drw 04 .

Figure 2. Output Load (for tolz,tohz, tchz, tclz, twhz, tow)

## AC ELECTRICAL CHARACTERISTICS

(VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MP4120SxxZ/M |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -20 |  | -25 |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |
| trc | Read Cycle Time | 20 | - | 25 | - | ns |
| taA | Address Access Time | - | 20 | - | 25 | ns |
| tacs | Chip Select Access Time | - | 20 | - | 25 | ns |
| tCLz ${ }^{(1)}$ | Chip Select to Output in Low-Z | 3 | - | 3 | - | ns |
| toe | Output Enable to Output Valid | - | 12 | - | 15 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low-Z | 0 | - | 0 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High-Z | - | 10 | - | 12 | ns |
| torz ${ }^{(1)}$ | Output Disable to Output in High-Z | - | 10 | - | 12 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 20 | - | 25 | ns |


| Write Cycle |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twc | Write Cycle Time | 20 | - | 25 | - | ns |
| tcw | Chip Select to End-of-Write | 17 | - | 20 | - | ns |
| taw | Address Valid to End-of-Write | 17 | - | 20 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 15 | - | 20 | - | ns |
| twR | Write Recovery Time | 3 | - | 3 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High-Z | - | 10 | - | 15 | ns |
| tow | Data to Write Time Overlap | 12 | - | 15 | - | ns |
| tDH | Data Hold from Write Time | 0 | - | 0 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End-of-Write | 0 | - | 0 | - | ns |

NOTE:

1. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


3019 drw 05

TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


3019 drw 07

NOTES:

1. $\overline{\mathrm{WE}}$ is HIGH for Read Cycle.
2. Device is continuously selected. $\overline{\mathrm{CS}}=\mathrm{VIL}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
4. $\overline{O E}=V \mathrm{VI}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE }}$ CONTROLLED $)^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}}$ CONTROLLED) ${ }^{(1,2,3,5)}$


3019 drw 09

## NOTES:

1. WE or $\overline{\mathrm{CS}}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (twP) of a LOW $\overline{C S}$ and a LOW $\overline{W E}$.
3. twr is measured from the earlier of CS or WE going HIGH to the end of write cycle.
4. During this period, $1 / O$ pins are in the output state, and input signals must not be applied.
5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If $\overline{O E}$ is LOW during a $\overline{W E}$ controlled write cycle, the write pulse width must be the larger of twp or (twHz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is HIGH during a $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## PACKAGE DIMENSIONS



3019 drw 10

## SIMM VERSION



## ORDERING INFORMATION



## DESCRIPTION:

The IDT7MP4145 is a $256 \mathrm{~K} \times 32$ static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 $256 \mathrm{~K} \times 4$ static RAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. The IDT7MP4145 is available with access time as fast as 15 ns with minimal power consumption.

The IDT7MP4145 is packaged in a 72 lead SIMM (Single In-line Memory Module). The SIMM configuration allows 72 leads to be placed on a package 4.25 inches long and 0.365 inches wide. At only 0.65 inches high, this low profile package is ideal for systems with minimum board spacing; using angled SIMM sockets can reduce the effective module height even further.

All inputs and outputs of the IDT7MP4145 are TTL compatible and operate from a single 5 V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Four identification pins ( $\mathrm{PD} 0-3$ ) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD0-3 to determine a 256 K depth.

## FUNCTIONAL BLOCK DIAGRAM



## PIN NAMES

| $\mathrm{I} / \mathrm{O}_{0}-31$ | Data Inputs/Outputs |
| :--- | :--- |
| $\mathrm{A}_{0}-17$ | Addresses |
| $\overline{\mathrm{CS}} 1-4$ | Chip Selects |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| PDo-1 | Depth Identification |
| Vcc | Power |
| GND | Ground |
| NC | No Connect |

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{CIN}(\mathrm{D})$ | Input Capacitance <br> $(\overline{\mathrm{CS}})$ | $\mathrm{V}(\mathbb{N})=0 \mathrm{~V}$ | 20 | pF |
| $\mathrm{CIN}(\mathrm{A})$ | Input Capacitance <br> (Address \& Control) | $\mathrm{V}(\mathbb{N})=0 \mathrm{~V}$ | 70 | pF |
| $\mathrm{C} / / 0$ | I/O Capacitance | $\mathrm{V}(\mathrm{OUT})=0 \mathrm{~V}$ | 12 | pF |

NOTE:

1. This parameter is guaranteed by design but not tested.

## RECOMMENDED DC OPERATING

 CONDITIONS| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
3148 ไbl 03

1. VIL $(\min )=-1.5 \mathrm{~V}$ for pulse width less than 10 ns .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| 3148 tbl 04 |  |  |  |

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High Z | Standby |
| Read | L | L | H | DATAouT | Active |
| Write | L | X | L | DATAIN | Active |
| Read | L | H | H | High-Z | Active |

3148 tbl 05

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTE:
3148 tbl 06

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS

(Vcc $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \|lıl| | Input Leakage (Address and Control) | Vcc = Max.; VIN = GND to Vcc | - | 80 | $\mu \mathrm{A}$ |
| \||LII | Input Leakage (Data) | Vcc = Max.; Vin = GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| Illol | Output Leakage | $\mathrm{VCC}=$ Max.; $\overline{\mathrm{CS}}=\mathrm{VIH}, \mathrm{Vout}=\mathrm{GND}$ to Vcc | - | 10 | $\mu \mathrm{A}$ |
| VoL | Output Low | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{IOL}=8 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High | $\mathrm{VCC}=$ Min., $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |

3148 tbl 07

| Symbol | Parameter | Test Conditions | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current | $\begin{aligned} & f=f M A X ; \overline{C S}=\text { VIL } \\ & \text { VCC = Max.; Output Open } \end{aligned}$ | 1360 | mA |
| IsB | Standby Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{VIH}, \mathrm{VCC}=\mathrm{Max} . \\ & \text { Outputs Open, } \mathrm{f}=\mathrm{fmAX} \end{aligned}$ | 480 | mA |
| ISB1 | Full Standby Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{VCC}-0.2 \mathrm{~V} ; \mathrm{f}=0 \\ & \mathrm{VIN}>\mathrm{VCC}-0.2 \mathrm{~V} \text { or }<0.2 \mathrm{~V} \end{aligned}$ | 120 | mA |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 2. Output Load
(for tozz,toHz, tchz, tclz, twhz, tow)

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | -15 |  | -20 |  | -25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 15 | - | 20 | - | 25 | - | ns |
| tAA | Address Access Time | - | 15 | - | 20 | - | 25 | ns |
| tacs | Chip Select Access Time | - | 15 | - | 20 | - | 25 | ns |
| tCLz ${ }^{(1)}$ | Chip Select to Output in Low-Z | 3 | - | 5 | - | 5 | - | ns |
| toe | Output Enable to Output Valid | - | 8 | - | 10 | - | 12 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low-Z | 0 | - | 0 | - | 0 | - | ns |
| tchz ${ }^{(1)}$ | Chip Deselect to Output in High-Z | - | 8 | - | 10 | - | 12 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High-Z | - | 8 | - | 10 | - | 10 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 15 | - | 20 | - | 25 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 15 | - | 20 | - | 25 | - | ns |
| tcw | Chip Select to End-of-Write | 12 | - | 15 | - | 20 | - | ns |
| taw | Address Valid to End-of-Write | 12 | - | 15 | - | 20 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 12 | - | 15 | - | 20 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{twhz}^{(1)}$ | Write Enable to Output in High-Z | - | 8 | - | 13 | - | 15 | ns |
| tow | Data to Write Time Overlap | 10 | - | 12 | - | 15 | - | ns |
| tDH | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End-of-Write | 0 | - | 0 | - | 0 | - | ns |

NOTE:

1. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


3148 drw 05

TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


## NOTES:

1. $\overline{W E}$ is High for Read Cycle.
2. Device is continuously selected. $\overline{\mathrm{CS}}=\mathrm{VIL}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{\mathrm{OE}}=\mathrm{VIL}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\mathrm{WE}}$ CONTROLLED) ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}}$ CONTROLLED) ${ }^{(1,2,3,5)}$


## NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap (twP) of a low $\overline{\mathrm{CS}}$ and a low $\overline{\mathrm{WE}}$.
3. twr is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{\mathrm{CS}}$ low transition occurs simultaneously with or after the $\overline{W E}$ low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If $\overline{\mathrm{OE}}$ is low during a $\overline{\mathrm{WE}}$ controlled write cycle, the write pulse width must be the larger of twp or ( $\mathrm{twHz}+\mathrm{tow}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDw. If $\overline{O E}$ is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## PACKAGE DIMENSIONS



## ORDERING INFORMATION



## 256K x 32 BiCMOS/CMOS STATIC RAM MODULE

IDT7MP4045

## FEATURES:

- High density 1 megabyte static RAM module
- Low profile 64 pin ZIP (Zig-zag In-line vertical Package) or 64 pin SIMM (Single In-line Memory Module)
- Ultra fast access time: $10 n s$ (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V ( $\pm 10 \%$ ) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible


## PIN CONFIGURATION ${ }^{(1)}$



## NOTE:

1. Pins 2 and $3\left(P D_{0}\right.$ and $\left.P D_{1}\right)$ are read by the user to determine the density of the module. If PDo reads GND and PD1 reads GND, then the module had a 256 K depth.

## DESCRIPTION:

The IDT7MP4045 is a $256 \mathrm{~K} \times 32$ static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 $256 \mathrm{~K} \times 4$ static RAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. The IDT7MP4045 is available with access time as fast as 10 ns with minimal power consumption.

The IDT7MP4045 is packaged in a 64 pin FR-4 ZIP (Zigzag In-line vertical Package) or a 64 pin SIMM (Single In-line Memory Module). The ZIP configuration allows 64 pins to be placed on a package 3.65 inches long and 0.365 inches wide. At only 0.585 inches high, this low profile package is ideal for systems with minimum board spacing while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4045 are TTL-compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Two identification pins (PDo and PD1) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD0 and PD1 to determine a 256 K depth.

FUNCTIONAL BLOCK DIAGRAM


PIN NAMES

| $\mathrm{I} / \mathrm{O}_{0}-31$ | Data Inputs/Outputs |
| :--- | :--- |
| $\mathrm{A} 0-17$ | Addresses |
| $\overline{\mathrm{CS}} 1-4$ | Chip Selects |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| PDO-1 | Depth Identification |
| VCc | Power |
| GND | Ground |

2703 tbl 01

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\operatorname{CIN}(\mathrm{C})$ | Input Capacitance <br> $(\overline{\mathrm{CS}})$ | $\mathrm{V}(\mathrm{IN})=0 \mathrm{~V}$ | 20 | pF |
| $\mathrm{CIN}(\mathrm{A})$ | Input Capacitance <br> (Address \& Control $)$ | $\mathrm{V}(\mathrm{IN})=0 \mathrm{~V}$ | 70 | pF |
| $\mathrm{C} / \mathrm{O}$ | I/O Capacitance | $\mathrm{V}(\mathrm{OUT})=0 \mathrm{~V}$ | 12 | pF |

NOTE:

1. This parameter is guaranteed by design but not tested.

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. VIL $(\min )=-1.5 \mathrm{~V}$ for pulse width less than 10 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High-Z | Standby |
| Read | L | L | H | DATAouT | Active |
| Write | L | X | L | DATAIN | Active |
| Read | L | H | H | High-Z | Active |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTE:
2703 tbl 06

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IILII | Input Leakage (Address and Control) | Vcc = Max.; VIN = GND to Vcc | - | 80 | $\mu \mathrm{A}$ |
| \|lıII | Input Leakage (Data) | $\mathrm{Vcc}=\mathrm{Max}$.; VIN = GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| IILOI | Output Leakage | $\mathrm{VCC}=$ Max.; $\overline{\mathrm{CS}}=\mathrm{VIH}, \mathrm{Vout} \mathrm{=} \mathrm{GND} \mathrm{to} \mathrm{Vcc}$ | - | 10 | $\mu \mathrm{A}$ |
| VoL | Output LOW | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{lOL}=8 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output HIGH | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |

2703 tbl 07

| Symbol | Parameter | Test Conditions | $10 \mathrm{~ns}, 12 \mathrm{~ns}$ Max. | $\begin{gathered} \text { 15ns }-25 n s \\ \text { Max. } \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Dynamic Operating Current | $\begin{aligned} & f=f M A X ; \overline{C S}=\text { VIL } \\ & \text { VCC = Max.; Output Open } \end{aligned}$ | 1600 | 1360 | mA |
| ISB | Standby Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{VIH}, \mathrm{VCC}=\mathrm{Max} . \\ & \text { Outputs Open, } \mathrm{f}=\mathrm{f} \text { max } \end{aligned}$ | 480 | 480 | mA |
| ISB1 | Full Standby Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{Vcc}-0.2 \mathrm{~V} ; \mathrm{f}=0 \\ & \mathrm{VIN}>\mathrm{Vcc}-0.2 \mathrm{~V} \text { or }<0.2 \mathrm{~V} \end{aligned}$ | 320 | 120 | mA |

2703 tbl

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1-4 |

2703 tbl 09

*Includes scope and jig.
Figure 1. Output Load


Figure 3. Alternate Output Load


Figure 4. Alternate Lumped Capacitive Load, Typical Derating

## AC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | 7MP4045SAxxZ, 7MP4045SAxxM |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -10 |  | -12 |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |
| tre | Read Cycle Time | 10 | - | 12 | - | ns |
| taA | Address Access Time | - | 10 | - | 12 | ns |
| tacs | Chip Select Access Time | - | 10 | - | 12 | ns |
| tCLz ${ }^{(1)}$ | Chip Select to Output in Low Z | 2 | - | 2 | - | ns |
| toe | Output Enable to Output Valid | - | 5 | - | 7 | ns |
| toLz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | ns |
| $\mathrm{tCHz}^{(1)}$ | Chip Deselect to Output in High Z | - | 6 | - | 7 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 6 | - | 7 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | ns |
| Write Cycle |  |  |  |  |  |  |
| twc | Write Cycle Time | 10 | - | 12 | - | ns |
| tcw | Chip Select to End of Write | 8 | - | 10 | - | ns |
| taw | Address Valid to End of Write | 8 | - | 10 | - | ns |
| tas | Address Set-up Time | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 8 | - | 10 | - | ns |
| twR | Write Recovery Time | 1 | - | 1 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 5 | - | 6 | ns |
| tDw | Data to Write Time Overlap | 6 | - | 7 | - | ns |
| tDH | Data Hold from Write Time | 1 | - | 1 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 1 | - | 1 | - | ns |

NOTE:

1. This parameter is guaranteed by design but not tested.

## AC ELECTRICAL CHARACTERISTICS

(VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MP4045SxxZ, 7MP4045SxxM |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -15 |  | -20 |  | -25 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |


| Read Cycle |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| trc | Read Cycle Time | 15 | - | 20 | - | 25 | - | ns |
| tAA | Address Access Time | - | 15 | - | 20 | - | 25 | ns |
| tacs | Chip Select Access Time | - | 15 | - | 20 | - | 25 | ns |
| tclz $^{(1)}$ | Chip Select to Output in Low-Z | 3 | - | 5 | - | 5 | - | ns |
| toe | Output Enable to Output Valid | - | 8 | - | 10 | - | 12 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low-Z | 0 | - | 0 | - | 0 | - | ns |
| tchz ${ }^{(1)}$ | Chip Deselect to Output in High-Z | - | 8 | - | 10 | - | 12 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High-Z | - | 8 | - | 10 | - | 10 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 15 | - | 20 | - | 25 | ns |

Write Cycle

| twc | Write Cycle Time | 15 | - | 20 | - | 25 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tcw | Chip Select to End-of-Write | 12 | - | 15 | - | 20 | - | ns |
| tAW | Address Valid to End-of-Write | 12 | - | 15 | - | 20 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 12 | - | 15 | - | 20 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| twHZ ${ }^{(1)}$ | Write Enable to Output in High-Z | - | 8 | - | 13 | - | 15 | ns |
| tDW | Data to Write Time Overlap | 10 | - | 12 | - | 15 | - | ns |
| tDH | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End-of-Write | 0 | - | 0 | - | 0 | - | ns |

## NOTE:

1. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


2703 drw 07
TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


2703 drw 08

TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


2703 drw 06
NOTES:

1. $\overline{W E}$ is HIGH for Read Cycle.
2. Device is continuously selected. $\overline{\mathrm{CS}}=\mathrm{VIL}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
4. $\overline{O E}=V_{I L}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE }}$ CONTROLLED) ${ }^{(1,2,3,7)}$



TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}}$ CONTROLLED) ${ }^{(1,2,3,5)}$


## NOTES:

1. $\overline{\text { WE }}$ or $\overline{\mathrm{CS}}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (twP) of a LOW $\overline{C S}$ and a LOW $\overline{W E}$.
3. twr is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going HIGH to the end of write cycle.
4. During this period, $1 / O$ pins are in the output state, and input signals must not be applied.
5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If $\overline{O E}$ is LOW during a $\overline{W E}$ controlled write cycle, the write pulse width must be the larger of twp or (tWHz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDw. If $\overline{O E}$ is HIGH during a $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## PACKAGE DIMENSIONS

## ZIP VERSION



## SIMM VERSION



## ORDERING INFORMATION



|  |  |  | PDo - GND |
| :---: | :---: | :---: | :---: |
|  |  |  | PD1 - No Connect |
|  |  | 1 | GND |
| PDo | 2 | 3 | PD1 |
| I/Oo | 4 | 5 | 1/O8 |
| 1/O1 | 6 | 7 | 1/O9 |
| 1/O2 | 8 | 9 | I/O10 |
| I/O3 | 10 | 11 | $1 / \mathrm{O}_{11}$ |
| Vcc | 12 | 13 | Ao |
| A7 | 14 | 15 | $\mathrm{A}_{1}$ |
| A8 | 16 | 17 | A2 |
| A9 | 18 | 19 | I/O12 |
| l/O4 | 20 | 21 | I/O13 |
| I/O5 | 22 | 23 | 1/O14 |
| 1/O6 | 24 | 25 | I/O15 |
| //O7 | 26 | 27 | GND |
| WE | 28 | 29 | A15 |
| A14 | 30 | 31 | $\overline{\mathrm{CS}} 2$ |
| $\overline{\mathrm{CS}} 1$ | 32 |  |  |
| $\overline{\mathrm{CS}} 3$ |  | 33 | $\overline{\mathrm{CS}} 4$ |
| A16 | 34 | 35 | NC |
| GND | 36 | 37 | $\overline{O E}$ |
| I/O16 | 38 | 39 | I/O24 |
| 1/O17 | 40 | 41 | I/O25 |
| 1/O18 | 42 | 43 | 1/O26 |
| 1/O19 | 46 | 45 | I/O27 |
| A10 | 48 | 47 | A3 |
| A11 | 50 | 49 | A4 |
| A12 | 5 | 51 | A5 |
| A13 | 54 | 53 | Vcc |
| 1/O20 | 56 | 55 | A6 |
| 1/O21 | 58 | 57 | I/O28 |
| 1/O22 | 60 | 59 | 1/O29 |
| 1/O23 | 60 | 61 | I/O30 |
| GND | 64 | 63 | I/O31 |
|  |  |  | 3147 dww 02 |
|  |  |  |  |
|  |  |  |  |

## FEATURES:

- High density 4 megabit static RAM module
- Low profile 64-pin ZIP (Zig-zag In-line vertical Package) or 64-pin SIMM (Single In-line Memory Module)
- Fast access time: 20ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V ( $\pm 10 \%$ ) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible


## PIN CONFIGURATION

## DESCRIPTION:

The IDT7MP4095 is a $128 \mathrm{~K} \times 32$ static RAM module constructed on an epoxy laminate (FR-4) substrate using four $128 \mathrm{~K} \times 8$ static RAMs in plastic SOJ packages. The IDT7MP4095 is available with access times as fast as 20ns with minimal power consumption.
The IDT7MP4095 is packaged in a 64-pin FR-4 ZIP (Zigzag In-line vertical Package) or a 64 -pin SIMM (Single In-line Zag in-line vertical Package) or a 64-pin Sill ( 64 ping to be placed on a package 3.65 inches long and 0.21 inches thick. At only 0.60 inches high, this low-profile package is ideal for systems with minimum board spacing, while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4095 are TTL compatible and operate from a single 5 V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

FUNCTIONAL BLOCK DIAGRAM


PIN NAMES

| $1 / O_{0}-31$ | Data Inputs/Outputs |
| :--- | :--- |
| $A_{0}-16$ | Addresses |
| $\overline{\mathrm{CS}} 1-4$ | Chip Selects |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| VCC | Power |
| GND | Ground |
| NC | No Connect | module.

3147 tbl 01

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN(D) | Input Capacitance <br> (Data and $\overline{\mathrm{CS}})$ | $\mathrm{V}(\mathrm{IN})=0 \mathrm{~V}$ | 12 | pF |
| CIN(A) | Input Capacitance <br> (Address, $\overline{\mathrm{WE},} \overline{\mathrm{OE})}$ | $\mathrm{V}(\mathrm{N})=\mathrm{OV}$ | 40 | pF |
| CouT | Output Capacitance | $\mathrm{V}(\mathrm{OUT})=0 \mathrm{~V}$ | 12 | pF |

NOTE:

1. This parameter is guaranteed by design but not tested.

## RECOMMENDED DC OPERATING

 CONDITIONS| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 5.8 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. VIL $(\min )=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { WE }}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High Z | Standby |
| Read | L | L | H | DATAouT | Active |
| Write | L | X | L | DATAIN | Active |
| Read | L | H | H | High-Z | Active |

3147 tbl 02

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

## NOTES:

3147 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \|lLI| | Input Leakage <br> (Data and $\overline{\mathrm{CS}}$ ) | $V C c=$ Max.; VIN = GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| \||LI| | Input Leakage <br> (Address, $\overline{\mathrm{WE}}$, and $\overline{\mathrm{OE}}$ ) | Vcc = Max.; VIN = GND to Vcc | - | 40 | $\mu \mathrm{A}$ |
| Hllol | Output Leakage | $\mathrm{VCC}=$ Max.; $\overline{\mathrm{CS}}=\mathrm{VIH}, \mathrm{Vout}=\mathrm{GND}$ to VCC | - | 10 | $\mu \mathrm{A}$ |
| VOL | Output Low | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{IOL}=8 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |


| Symbol | Parameter | Test Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| ICC | Dymanic Operating <br> Current | $f=\mathrm{fmax} ; \overline{\mathrm{CS}}=\mathrm{VIL}$ <br> $\mathrm{VCC}=$ Max.; Output Open | 680 | mA |
| ISB | Standby Supply <br> Current | $\overline{\mathrm{CS}} \geq \mathrm{VIH}, \mathrm{VCC}=$ Max. <br> Outputs Open, $\mathrm{f}=\mathrm{fMAX}$ | 160 | mA |
| ISB1 | Full Standby <br> Supply Current | $\overline{\mathrm{CS}} \geq \mathrm{VCC}-0.2 \mathrm{~V} ; \mathrm{f}=0$ <br> $\mathrm{VIN}>\mathrm{VCC}-0.2 \mathrm{~V}$ or $<0.2 \mathrm{~V}$ | 60 | mA |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |
| 3147 lbl 08 |  |



Figure 1. Output Load

## AC ELECTRICAL CHARACTERISTICS

(Vcc $=5 \mathrm{~V} \pm 10 \%, T A=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | -20 |  | -25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |
| tre | Read Cycle Time | 20 | - | 25 | - | ns |
| tAA | Address Access Time | - | 20 | - | 25 | ns |
| tacs | Chip Select Access Time | - | 20 | - | 25 | ns |
| tCLz ${ }^{(1)}$ | Chip Select to Output in Low Z | 3 | - | 3 | - | ns |
| toe | Output Enable to Output Valid | - | 10 | - | 12 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 12 | - | 15 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 12 | - | 15 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | ns |
| $\mathrm{tPU}^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 20 | - | 25 | ns |
| Write Cycle |  |  |  |  |  |  |
| twc | Write Cycle Time | 20 | - | 25 | - | ns |
| tcw | Chip Select to End of Write | 18 | - | 20 | - | ns |
| taw | Address Valid to End of Write | 18 | - | 20 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 18 | - | 20 | - | ns |
| twR | Write Recovery Time | 3 | - | 3 | - | ns |
| $\mathrm{twHz}^{(1)}$ | Write Enable to Output in High Z | - | 13 | - | 15 | ns |
| tow | Data to Write Time Overlap | 12 | - | 15 | - | ns |
| tD ${ }^{\text {d }}$ | Data Hold from Write Time | 0 | - | 0 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | ns |

NOTE:

1. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


3147 drw 06

## NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected. $\overline{\mathrm{CS}}=\mathrm{ViL}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{O E}=\mathrm{VIL}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE }}$ CONTROLLED TIMING) ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}} \operatorname{CONTROLLED~TIMING)~}{ }^{(1,2,3,5)}$


## NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap (twp) of a low $\overline{C S}$ and a low $\overline{W E}$.
3. twr is measured from the earlier of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If $\overline{\mathrm{OE}}$ is low during a $\overline{\mathrm{WE}}$ controlled write cycle, the write pulse width must be the larger of twP or (twHZ +tow ).

## PACKAGE DIMENSIONS <br> SIMM VERSION





BACK VIEW

## ORDERING INFORMATION



3147 dww 11

## DESCRIPTION:

The IDT7M4084 is a 16 megabit ( $2 \mathrm{M} \times 8$ ) Static RAM module constructed on a co-fired ceramic substrate using four $512 \mathrm{~K} \times 8$ Static RAMs and a decoder. The IDT7M4084 is available with access times as fast as 55 ns , and a data retention current of $250 \mu \mathrm{~A}$ and a standby current of $450 \mu \mathrm{~A}$.

The IDT7M4084 is packaged in a 36-pin ceramic DIP resulting in the same JEDEC footprint in a package 1.8 inches long and 0.6 inches wide.

All inputs and outputs of the7M4084 are TTL-compatible and operate from a single 5 V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



## PIN NAMES

| $\mathrm{I} / \mathrm{O} 0-7$ | Data Inputs/Outputs |
| :--- | :--- |
| $\mathrm{A} 0-20$ | Addresses |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| Vcc | Power |
| GND | Ground |

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High-Z | Standby |
| Read | L | L | H | Dout | Active |
| Read | L | H | H | High-Z | Active |
| Write | L | X | L | DIN | Active |

2794 tbl 02
CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Typ. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | $V$ VIN $=0 \mathrm{~V}$ | 35 | pF |
| CIN $(\mathrm{C})$ | Input Capacitance $(\overline{\mathrm{CS}})$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 8 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 35 | pF |

NOTE:
2794 tbl 03

1. This parameter is guaranteed by design, but not tested.

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6 | V |
| VIL | Input Low Voitage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2794 tbl 04

1. $\mathrm{VIL}=-2.0 \mathrm{~V}$ for pulse width less than 10 ns .

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTE:
2794 tbl 05

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | 7M4084LxxN |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| \|lill | Input Leakage | Vcc = Max., VIN = GND to Vcc | - | 20 | $\mu \mathrm{A}$ |
| IILOI | Output Leakage | $\begin{aligned} & \text { VCc }=\text { Max. }, \overline{\mathrm{CS}}=\mathrm{VIH}, \\ & \text { Vout }=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 20 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{lOL}=2 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{IOH}=-1 \mathrm{~mA}$ | 2.4 | - | V |
| ICC | Dynamic Operating Current | VCC $=$ Max., $\overline{C S} \leq V_{\text {IL }} ; f=$ fmax, | - | 110 | mA |
| ISB | Standby Supply Current (TTL Levels) | $\overline{\mathrm{CS}} \geq \mathrm{VIH}, \mathrm{VCC}=\mathrm{Max} ., \mathrm{f}=\mathrm{fMAX},$ Outputs Open | - | 12 | mA |
| ISB1 | Full Standby Supply Current (CMOS Levels) | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{VCC}-0.2 \mathrm{~V}, \mathrm{VIN} \geq \mathrm{VCC}-0.2 \mathrm{~V} \\ & \text { or } \leq 0.2 \mathrm{~V} \end{aligned}$ | - | 450 | $\mu \mathrm{A}$ |

## DATA RETENTION CHARACTERISTICS

$\left(\mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition | Min. | $\begin{gathered} \text { Max. } \\ \text { Vcc @ } 2.0 \mathrm{~V} \\ \hline \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | Vcc for Data Retention | - | 2.0 | - | V |
| ICCDR | Data Retention Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{VCC}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \leq \mathrm{VCC}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \geq 0.2 \mathrm{~V} \end{aligned}$ | - | 250 | $\mu \mathrm{A}$ |
| $\mathrm{tCDR}^{(2)}$ | Chip Deselect to Data Retention Time |  | 0 | - | ns |
| $t R^{(2)}$ | Operation Recovery Time |  | $\mathrm{tRC}^{(1)}$ | - | ns |

NOTES:
2794 tbl 08

1. $t A C=$ Read Cycle Time.
2. This parameter is guaranteed by design, but not tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |

2794 tbl 09


2794 drw 04

Figure 1. Output L.oad


Figure 2. Output Load (for tolz, tchz, tohz, twhz, tow and tclz)

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7M4084LxxN |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -55 |  | -70 |  | -85 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 55 | - | 70 | - | 85 | - | ns |
| taA | Address Access Time | - | 55 | - | 70 | - | 85 | ns |
| tacs | Chip Select Access Time | - | 55 | - | 70 | - | 85 | ns |
| toe | Output Enable to Output Valid | - | 30 | - | 45 | - | 48 | ns |
| torz ${ }^{(1)}$ | Output Disable to Output in High-Z | - | 20 | - | 30 | - | 33 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low-Z | 5 | - | 5 | - | 0 | - | ns |
| tclz ${ }^{(1)}$ | Chip Select to Output in Low-Z | 5 | - | 5 | - | 5 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High-Z | - | 20 | - | 40 | - | 43 | ns |
| tor | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 55 | - | 70 | - | 85 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 55 | - | 70 | - | 85 | - | ns |
| twp | Write Pulse Width | 55 | - | 55 | - | 65 | - | ns |
| tas | Address Set-up Time | 5 | - | 0 | - | 2 | - | ns |
| taw | Address Valid to End-of-Write | 50 | - | 65 | - | 82 | - | ns |
| tcw | Chip Select to End-of-Write | 50 | - | 65 | - | 80 | - | ns |
| tow | Data to Write Time Overlap | 20 | - | 35 | - | 38 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| twHz ${ }^{(1)}$ | Write Enable to Output in High-Z | - | 20 | - | 30 | - | 33 | ns |
| tow ${ }^{(1)}$ | Output Active from End-of-Write | 5 | - | 0 | - | 0 | - | ns |

NOTE:

1. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


2794 drw 06
TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


2794 dw 08
NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{VIL}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{\mathrm{OE}}=\mathrm{VIL}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE }}$ CONTROLLED TIMING) ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}}$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


2794 drw 10

## NOTES:

1. $\overline{W E}$ or $\overline{\mathrm{CS}}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (twp) of a LOW $\overline{C S}$ and a LOW $\overline{W E}$.
3. twR is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going HIGH to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{C S}$ LOW transition occurs simultaneously with or after the $\bar{W}$ LOW transition, the outputs remain in a high-impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If $\overline{O E}$ is LOW during a $\overline{W E}$ controlled write cycle, the write pulse width must be the greater of twP or twHz + tDW to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\mathrm{OE}}$ is HIGH during a $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## PACKAGE DIMENSIONS



## ORDERING INFORMATION



512K x 8
IDT7MB4048
CMOS STATIC RAM MODULE

## FEATURES:

- High-density 4-megabit ( $512 \mathrm{~K} \times 8$ ) Static RAM module
- Fast access time: 25ns (max.)

Surface mounted plastic packages on a 32 -pin, 600 mil FR-4 DIP substrate

- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Inputs/outputs directly TTL-compatible


## DESCRIPTION:

The IDT7MB4048 is a 4 -megabit ( $512 \mathrm{~K} \times 8$ ) Static RAM module constructed on a multilayer epoxy laminate (FR-4) substrate using four 1 megabit SRAMs and a decoder. The IDT7MB4048 is available with access times as fast as 25 ns . The IDT7MB4048 is packaged in a 32-pin FR-4 DIP resulting in the JEDEC footprint in a package 1.6 inches long and 0.6 inches wide.

All inputs and outputs of the IDT7MB4048 are TTL-compatible and operate from a single 5 V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

## PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM


PIN NAMES

| $1 / O 0-7$ | Data Inputs/Outputs |
| :--- | :--- |
| $\mathrm{A} 0-18$ | Addresses |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| Vcc | Power |
| GND | Ground |

TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { WE }}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High-Z | Standby |
| Read | L | L | H | Dout | Active |
| Read | L | H | H | High-Z | Active |
| Write | L | X | L | DiN | Active |

2675 tbl 02
CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Typ. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 35 | pF |
| $\mathrm{CIN}(\mathrm{C})$ | Input Capacitance $(\overline{\mathrm{CS}})$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 8 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 35 | pF |

NOTE:

1. This parameter is guaranteed by design, but not tested.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTE: 2675 tbl 05

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2675 tbl 04

1. $\mathrm{V}_{\mathrm{IL}}=-2.0 \mathrm{~V}$ for pulse width less than 10 ns .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | 7MB4048SxxP |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| \|ILII | Input Leakage | Vcc = Max., Vin = GND to Vcc | - | 8 | $\mu \mathrm{A}$ |
| IILOI | Output Leakage | $\begin{aligned} & \text { VCC }=\text { Max. }, \overline{\mathrm{CS}}=\mathrm{VIH}, \\ & \text { Vout }=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 8 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IOL}=8 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IOH}=-1 \mathrm{~mA}$ | 2.4 | - | V |
| Icc | Dynamic Operating Current | $V C C=\text { Max. }, \overline{C S} \leq V I L ; f=f M A X,$ <br> Outputs Open | - | 480 | mA |
| ISB | Standby Supply Current (TTL Levels) | $\overline{\mathrm{CS}} \geq \mathrm{VIH}, V C C=M a x ., f=f M A X,$ Outputs Open | - | 250 | mA |
| ISB1 | Full Standby Supply Current (CMOS Levels) | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}, \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \text { or } \leq 0.2 \end{aligned}$ | - | 170 | mA |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1\&2 |



2675 drw 04
Figure 1. Output Load


Figure 2. Output Load (for toLz, tchz, tohz, twhz, tow and tcLz)

## AC ELECTRICAL CHARACTERISTICS

(Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MB4048 |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -25 |  | -30 |  | -35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 25 | - | 30 | - | 35 | - | ns |
| tAA | Address Access Time | - | 25 | - | 30 | - | 35 | ns |
| tacs | Chip Select Access Time | - | 25 | - | 30 | - | 35 | ns |
| toe | Output Enable to Output Valid | - | 12 | - | 15 | - | 15 | ns |
| $\mathrm{toHz}^{(1)}$ | Output Disable to Output in High-Z | - | 12 | - | 12 | - | 15 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low-Z | 0 | - | 0 | - | 0 | - | ns |
| $\operatorname{tczz}^{(1)}$ | Chip Select to Output in Low-Z | 5 | - | 5 | - | 5 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High-Z | - | 14 | - | 16 | - | 20 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tpu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 25 | - | 30 | - | 35 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 25 | - | 30 | - | 35 | - | ns |
| twp | Write Pulse Width | 17 | - | 20 | - | 25 | - | ns |
| $\mathrm{tAS}^{(2)}$ | Address Set-up Time | 3 | - | 0 | - | 0 | - | ns |
| taw | Address Valid to End-of-Write | 20 | - | 25 | - | 30 | - | ns |
| tcw | Chip Select to End-of-Write | 20 | - | 25 | - | 30 | - | ns |
| tow | Data to Write Time Overlap | 15 | - | 17 | - | 20 | - | ns |
| $\mathrm{tDH}^{(2)}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{twR}^{(2)}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tWHz ${ }^{(1)}$ | Write Enable to Output in High-Z | - | 15 | - | 15 | - | 15 | ns |
| tow ${ }^{(1)}$ | Output Active from End-of-Write | 2 | - | 5 | - | 5 | - | ns |
| NOTES <br> 1. This parameter is guaranteed by design, but not tested. <br> 2. $\mathrm{t} A S=O n \mathrm{f}$ for $\overline{\mathrm{CS}}$ controlled write cycles. $\mathrm{tDH}, \mathrm{tWR}=3 \mathrm{~ns}$ for $\overline{\mathrm{CS}}$ controlled write cycles. |  |  |  |  |  |  | 2675 tbl 10 |  |

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


2675 drw 06
TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


2675 drw 08

NOTES:

1. $\overline{\mathrm{WE}}$ is HIGH for Read Cycle.
2. Device is continuously selected, $\overline{C S}=V / L$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition LOW.
4. $\overline{\mathrm{OE}}=\mathrm{VIL}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE CONTROLLED TIMING }}{ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}}$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (twP) of a LOW $\overline{C S}$ and a LOW $\overline{W E}$.
3. twR is measured from the earlier of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going HIGH to the end of write cycle.
4. During this period, $\mathrm{I} / \mathrm{O}$ pins are in the output state, and input signals must not be applied.
5. If the $\overline{C S}$ LOW transition occurs simultaneously with or after the $\overline{W E}$ LOW transition, the outputs remain in a high-impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If $\overline{O E}$ is LOW during a $\overline{W E}$ controlled write cycle, the write pulse width must be the larger of twP or (tWHZ + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is HIGH during a $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## PACKAGE DIMENSIONS



BOTTOM VIEW

## ORDERING INFORMATION ${ }^{(1)}$



512K x 8
IDT7M4048

## FEATURES:

- High-density 4 megabit CMOS Static RAM module
- Equivalent to the JEDEC standard for future monolithic 512K x 8 StaticRAMs
- Fast access time: 25ns (max.)
- Surface mounted LCCs (leadless chip carriers) on a 32pin, 600 mil ceramic DIP substrate
- Single 5V ( $\pm 10 \%$ ) power supply
- Inputs/outputs directly TTL-compatible


## DESCRIPTION:

The IDT7M4048 is a 4 megabit ( $512 \mathrm{~K} \times 8$ ) CMOS Static RAM module constructed on a co-fired ceramic substrate using four 1 Megabit StaticRAMs and a decoder. The IDT7M4048 is available with access times as fast as 25ns.

The IDT7M4048 is packaged in a 32 -pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 4 megabits into the JEDEC DIP footprint.

All inputs and outputs of the IDT7M4048 are TTL-compatible and operate from a single 5 V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

All IDT military module semiconductor components are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



2822 drw 02

## DIP TOP VIEW

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High-Z | Standby |
| Read | L | L | H | Dout | Active |
| Read | L | H | H | High-Z | Active |
| Write | L | X | L | Din | Active |

2822 tbl 01

CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Typ. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 50 | pF |
| CIN(C) | Input Capacitance $(\overline{\mathrm{CS}})$ | $\mathrm{V} \operatorname{VIN}=0 \mathrm{~V}$ | 10 | pF |
| Cout | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 40 | pF |

NOTE:
2822 tbl 02

1. This parameter is guaranteed by design, but not tested.

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

2822 tbl 03

1. $\mathrm{VIL}=-1.5 \mathrm{~V}$ for pulse width less than 10 ns .

PIN NAMES

| $I / O 0-7$ | Data Inputs/Outputs |
| :--- | :--- |
| $\mathrm{A} 0-18$ | Addresses |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| Vcc | Power |
| GND | Ground |

2822 tbl 0.4
ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Military | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -65 to +160 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTE:
2822 tbl 05

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | 7M4048SxxCB |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| \|lill | Input Leakage | Vcc = Max., VIN = GND to Vcc | - | 20 | $\mu \mathrm{A}$ |
| IlLOI | Output Leakage | $\begin{aligned} & \text { Vcc }=\text { Max. }, \overline{\mathrm{CS}}=\mathrm{VIH}, \\ & \text { Vout }=\mathrm{GND} \text { to } \mathrm{VCc} \end{aligned}$ | - | 20 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\mathrm{VCC}=$ Min., $\mathrm{lOL}=8 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{Vcc}=$ Min., $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |
| IcC | Dynamic Operating Current | $\text { VCC = Max., } \overline{C S} \leq \text { VIL; } f=f \text { mAX },$ <br> Outputs Open | - | 300 | mA |
| ISB | Standby Supply Current (TTL Levels) | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{VIH}, \mathrm{VCC}=\text { Max., } f=\mathrm{fmax}, \\ & \text { Outputs Open } \end{aligned}$ | - | 160 | mA |
| ISB1 | Full Standby Supply Current (CMOS Levels) | $\begin{aligned} & \overline{\mathrm{CS}} \geq \text { Vcc }-0.2 \mathrm{~V}, \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \text { or } \leq 0.2 \mathrm{~V}, \mathrm{VcC}=\text { Max., } f=0 \text {, Outputs Open } \end{aligned}$ | - | 85 | mA |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load

Figure 2. Output Load
(for tolz, tchz, tohz, twhz, tow and tclz)

## AC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | 7M4048SxxCB |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-25^{(3)}$ |  | -30 |  | -35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 25 | - | 30 | - | 35 | - | ns |
| tas | Address Access Time | - | 25 | - | 30 | - | 35 | ns |
| tacs | Chip Select Access Time | - | 25 | - | 30 | - | 35 | ns |
| toe | Output Enable to Output Valid | - | 12 | - | 15 | - | 15 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High-Z | - | 12 | - | 12 | - | 15 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low-Z | 0 | - | 0 | - | 0 | - | ns |
| tczi ${ }^{(1)}$ | Chip Select to Output in Low-Z | 5 | - | 5 | - | 5 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High-Z | - | 14 | - | 16 | - | 20 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 25 | - | 30 | - | 35 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |
| twe | Write Cycle Time | 25 | - | 30 | - | 35 | - | ns |
| twp | Write Pulse Width | 17 | - | 20 | - | 25 | - | ns |
| $\mathrm{tas}^{(2)}$ | Address Set-up Time | 3 | - | 3 | - | 3 | - | ns |
| taw | Address Valid to End-of-Write | 20 | - | 25 | - | 30 | - | ns |
| tcw | Chip Select to End-of-Write | 20 | - | 25 | - | 30 | - | ns |
| tDW | Data to Write Time Overlap | 15 | - | 17 | - | 20 | - | ns |
| $\mathrm{tDH}^{(2)}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{twR}^{(2)}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High-Z | - | 15 | - | 15 | 二 | 15 | ns |
| tow ${ }^{(1)}$ | Output Active from End-of-Write | 3 | - | 3 | - | 3 | - | ns |

## NOTES:

1. This parameter is guaranteed by design, but not tested.
2. $t A S=$ Ons for $\overline{\mathrm{CS}}$ controlled write cycles. $\mathrm{tDH}, \mathrm{tWR}=3 \mathrm{~ns}$ for $\overline{\mathrm{CS}}$ controlled write cycles.
3. Preliminary specifications only.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:

1. $\overline{W E}$ is HIGH for Read Cycle.
2. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{VIL}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{\mathrm{OE}}=\mathrm{VIL}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guranateed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE }}$ CONTROLLED TIMING) $)^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{C S}$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. $\overline{W E}$ or $\overline{C S}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (twP) of a LOW $\overline{\mathrm{CS}}$ and a LOW $\overline{W E}$.
3. twa is measured from the earlier of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going HIGH to the end of write cycle.
4. During this period, $I / O$ pins are in the output state, and input signals must not be applied.
5. If the $\overline{\mathrm{CS}}$ low transition occurs simultaneously with or after the $\overline{\mathrm{WE}}$ low transition, the outputs remain in a high-impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. During a $\overline{W E}$ controlled write cycle, the write pulse width must be the larger of twP or (twHz + tDw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\mathrm{OE}}$ is HIGH during a $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## PACKAGE DIMENSIONS



END VIEW
SIDE VIEW


BOTTOM VIEW
2822 drw 10

## ORDERING INFORMATION



# One 800\# does it all! 

Dial 1-800-345-7015 to contact either your local sales office or corporate headquarters. Dial the 800 number above, then follow the instructions to be routed to your local sales office or corporate headquarters, and an operator will assist you in contacting technical support or customer service.

## DOMESTIC SALES REPRESENTATIVES

ALABAMA
IDT
555 Sparkman Drive
Suite1238
Huntsville, $A L \quad 35816$

ALASKA
Thorson Pacific, Inc. 14575 Bel-Red Road Ste. 102
Bellevue, WA 98005

## ARIZONA

Western High Tech Mktg. 9414 E. San Salvador Suite 206
Scottsdale, AZ 85258

## ARKANSAS

IDT
(S. Cen. Regional Office) 15851 Dallas Pkwy.,
Suite 1100
Dallas, TX 75248

## CALIFORNIA

IDT
(Corporate Headquarters)
2975 Stender Way
P.O. Box 58015

Santa Clara, CA 95052
IDT
(Western Headquarters) 2975 Stender Way
Santa Clara, CA 95052
IDT
(SW Regional Office)
6 Jenner Drive
Suite 100
Invine, CA 92718
IDT
(SW Regional Office)
17609 Ventura Blva.
Suite 300
Encino, CA 91316
Quest-Rep
6494 Weathers Place
Suite 200
San Diego, CA 92121

## CANADA

(EASTERN)
Dynasty Components 110-1140 Morrison Drive Ottawa, Ontario Canada K2H 8S9

Dynasty Components 2339 Otami Trail Mississauga, Ontario Canada L5H 3N2

Dynasty Components 1870 Sources Boulevard Suite 202
Pointe Claire, Quebec Canada H9R 5N4

CANADA
(WESTERN)
Thorson Co. Northwest 4170 Still Creek Drive Ste. 200
Burnaby, British Columbia
Canada V5C 6C6
Dynasty Components 2 Mtn. River Estates Ste 17, R.P. \#2 P.O. Box 14 Calgary, Alberta Canada T2P 2G5

Dynasty Components 1502-2041 Bellwood Ave Burnaby, BC Canada V5B 4V5

COLORADO
IDT
5299 DTC Blvd., Ste 350 Inglewood, CO 80111

Thorson Rocky Mountain
7108 "D" S. Alton Way Suite A
Englewood, CO 80112
CONNECTICUT
SJ New England
10 Copper Ridge Circle Guilford, CT 06437

SJ New England
15 Coventry Lane
Naugatuck, CT 06770

## DELAWARE

IDT
(SE Regional Office)
Horn Point Harbor
105 Eastern Avenue Suite 201
Annapolis, MD 21403
S -J Mid Atlantic, Inc.
131-D Gaither Drive
M. Laurel, NJ 08054

FLORIDA
IDT
(SE Headquarters)
1413 S. Patrick Drive
Suite10
Indian Harbor Beach, FL
32937
IDT
18167 U.S. 19 North
Suite 455
Clearwater, FL 34624
IDT
1500 N.W. 49th Street
Suite 500
Ft. Lauderdale, FL 33309
GEORGIA
IDT
(SE Regional Office)
18167 U.S. 19 North
Suite 455
Clearwater, FL 34624
HAWAII
IDT
(Western Headquarters)
2975 Stender Way
Santa Clara, CA 95052
IDAHO
(NORTHERN)
Anderson Associates
270 S. Main Street
Suite 108
Bountiful, UT 84010
IDAHO
(SOUTHERN)
Thorson Rocky Mountain 5505 South 900 East, Ste. 140
Salt Lake City, UT 84117
ILLINOIS
IDT
(Central Regional Office)
1375 E. Woodfield Road
Suite 380
Schaumburg, IL 60173
TEQ Sales
820 Davis Road
Suite 304
Elgin, IL 60123

INDIANA
Arete Sales
2260 Lake Avenue
Suite 250
Ft. Wayne, IN 46805
Arete Sales
P.O. Box 24796

Indianapolis, IN 46224
IOWA
Rep Associates 4905 Lakeside Drive N.E.
Suite 107
Cedar Rapids, IA 52402
Rush and West Assoc.
4537 Brandy St.
Davenport, IA 52807
KANSAS
Rush \& West Associates 333 E. Poplar Street Olathe, KS 66061

KENTUCKY (EASTERN)
Norm Case Associates 21010 Center Ridge Road Rocky River, OH 44116

## KENTUCKY

(WESTERN)
Arete Sales
P.O. Box 24796

Indianapolis, IN 46224
Norm Case Associates
303 Uhl Road
Melbourne, KY 41059
LOUISIANA
IDT
(S. Cen. Regional Office)

14285 Midway Road Suite100
Dallas, TX 75244
MAINE
IDT
(NE Headquarters)
\#2 Westboro Business Pk. 200 Friberg Pkwy,
Suite 4002
Westboro, MA 01581

## MARYLAND

IDT
(SE Regional Office)
Horn Point Habor
105 Eastern Avenue
Suite201
Annapolis, MD 21403
MASSACHUSETTS
IDT
(NE Headquarters)
\#2 Westboro Business Pk. 200 Friberg PkWay,
Suite 4002
Westboro, MA 01581
SJ New England
11 Waterman Street Worcester, MA 01603

## MICHIGAN

Bergin-Milan Group, Ltd. 33900 W. Eight Mile Rd. Suite 181
Farmington Hills, MI 48335

## MINNESOTA

IDT
(N. Cen. Regional Office) 1650 W. 82nd Street Suite 1040
Minneapolis, MN 55431
OHMS Technology Inc. 5780 Lincoln Drive Suite 400
Edina, MN 55436
MISSISSIPPI
IDT
555 Sparkman Drive
Suite1238
Huntsville, AL 35816
MISSOURI
Rush \& West Associates
2170 Mason Road
St. Louis, MO 63131
MONTANA
Thorson Rocky Mountain 7108 "D" S. Alton Way Suite A
Englewood, CO 80112

NEBRASKA
Rush \& West Associates 333 E. Poplar Street Ste.C-3
Olathe, KS 66061
NEVADA
(NORTHERN)
IDT
(Western Headquarters) 2975 Stender Way
Santa Clara, CA 95052
NEVADA
(SOUTHERN)
Western High Tech Mktg. 9414 E. San Salvador, Suite 206
Scottsdale, AZ 85258
NEW HAMPSHIRE IDT
(NE Headquarters) \#2 Westboro Business Pk. 200 Friberg Pkwy,
Suite 4002
Westboro, MA 01581
NEW JERSEY
IDT
(SE Regional Office) One Greentree Centre, Suite 202
Marton, NJ 08053
SJ Mid-Atlantic, Inc. 1331-D Gaither Drive Mt. Laurel, NJ 08054

NEW JERSEY
(NORTHERN)
SJ Associates 265 Sunrise HWay, \#20 Rockville Centre, NY 11570

NEW MEXICO
Western High Tech Mktg.
9414 E. San Salvador Suite 206
Scottsdale, AZ 85258

## NEW YORK

IDT
(NE Regional Office)
1160 Pittsford Victor Rd.
Bldg. E
Pittsford, NY 14534
Quality Components
3343 Harlem Road
Buffalo, NY 14225
Quality Components
116 E. Fayette Street
Manlius, NY 13104
Quality Components
451 Brookwood Dr.
Webster, NY 14622
Quality Components
RD \#2, Box 31E
Glassfactory Road Holland Patent, NY 13354

SJ Associates
265 Sunrise HWay, \#20
Rockville Centre, NY 11570
NORTH CAROLINA IDT
213 Townsend Ct.
Cary, NC 27511
Tingen Technical Sales 304A W. Millbrook Road Raleigh, NC 27609

NORTH DAKOTA
OHMS Technology Inc. 5780 Lincoln Drive Suite 400
Edina, MN 55436

OHIO
Norm Case Associates 21010 Center Ridge Road Rocky River, OH 44116
OKLAHOMA
IDT
(S. Cen. Regional Office)

14285 Midway Road Suite 100
Dallas, TX 75244
OREGON
IDT
(NW RegionalOffice)
15455 NW Greenbriar PkWay
Suite 210
Beaverton, OR 97006
Thorson Pacific, Inc.
9600 S.W. Oak Street
Suite 320
Portland, OR 97223
PENNSYLVANIA
(WESTERN)
Norm Case Associates 21010 Center Ridge Road Rocky River, OH 44116
PENNSYLVANIA
(EASTERN)
S-J Mid-Atlantic
131-D Gaither Drive
Mt. Laurel, NJ 08054
RHODE ISLAND
IDT
(NE Headquarters) \#2 Westboro Business Pk. 200 Friberg PkWay, Suite 4002
Westboro, MA 01581

SOUTH CAROLINA
Tingen Technical Sales 304A W. Millbrook Road Raleigh, NC 27609
SOUTH DAKOTA
OHMS Technology Inc.
5780 Lincoln Drive
Suite 400
Edina, MN 55436
TENNESSEE
IDT
555 Sparkman Drive
Suite 1200-D
Huntsville, AL 35816

## TEXAS

IDT
(S. Cen. Regional Office)

14285 Midway Road
Suite 100
Dallas, TX 75244
IDT
6034 W. Courtyard Dr.
Ste. 305-60
Austin, TX 78730

## UTAH

Anderson Associates
270 S. Main Street
Suite 108
Bountiful, UT 84010
Thorson Rocky Mountain
1831 E. Fort Union Blva.
Suite 103
Salt Lake City, UT 84121

## VERMONT

IDT (NE Headquarters) \#2 Westboro Business Pk. 200 Friberg Pkwy, Suite 4002
Westboro, MA 01581

VIRGINIA
IDT (SE Regional Office)
Horn Point Harbor 105 Eastem Avenue Suite201
Annapolis, MD 21403

## WASHINGTON

Thorson Pacific, Inc. 12340 N.E. 8th St., \#201 Bellevue, WA 98005

## WEST VIRGINIA

Norm Case Associates 21010 Center Ridge Road Rocky River, OH 44116

## WISCONSIN

TEQ Sales
20720 W. Watertown Rd.
Suite 201
Waukesha, WI 53186

## WYOMING

Thorson Rocky Mountain
7108 "D" S. Alton Way
Suite A
Englewood, CO 80112

| AUTHORIZED DISTRIBUTORS (U.S. and Canada) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\substack{\text { Future } \\ \text { Electronics }}$ | Hamilton Hallmark |  |  |
| Insight <br> Electronics | Port <br> Electronics | WYLE |  |

Contact your local office.

Insight Electronics

Electronics

WYLE

INTERNATIONAL SALES REPRESENTATIVES

## AFRICA

Prime Source (PTY) Ltd. Oraange Grove, So. Africa
Tel.: 2711-444-7237

## AUSTRALIA

GEC Electronics Division Rydalmere,NSW,
Australia
Tel.: 612-638-1999/1888
GEC Electronics Division Adelaide, SA, Australia Tel.: 618-223-1222
GEC Electronics Division
Burwood, Australia
Tel.: 613-245-3230

GEC Electronics Division Perth, WA, Australia Tel.: 613-381-4040

GEC Electronics Division Bowen Hills, Australia Tel.: 619-252-5801

AUSTRIA
Elbatex GmbH
Vienna, Austria
Tel.: 43-186-32110

## BELGIUM

ACAL N.V.
Betea Components Zaventem, Belgium
Tel.: 322-725-1080

CHINA<br>Lestina International, Ltd. Beijing, China<br>Tel.: 86-1-849-9430<br>Lestina International, Ltd. Guang Zhou<br>Tel.: 86-20-885-0613<br>DENMARK<br>Exatec A/S<br>Skovlunde, Denmark<br>Tel.: 45-44-927-000<br>AVNET Nortec A/S<br>Herlev, Denmark Tel.: 45-42-842-000

FINLAND
AVNET Nortec OY
Helsinki, Finland
Tel.: 358-0670-277
FRANCE
IDT
(So. Europe Reg. Office)
15 Rue du Buisson aux
Fraises
91300 Massy, France
Tel.: 33-1-69-30-89-00
A2M
Brignolles, France
Tel.: 33-1-94-59-2293

A2M
Bron, France
Tel.: 33-1-72-37-0414
A2M
Buc, France
Tel.: 33-1-39-56-8181
A2M
Cesson-Sevigne, France
Tel.: 33-1-99-63-3232
A2M
Le Chesnay Cedex,
France
Tel.: 33-1-39-54-9113
A2M
Merignac, France
Tel.: 33-1-56-34-1097

COMPRESS
Rungis Cedex, France
Tel.: 331-4687-8020
AVNET EMG
Cesson-Sevigne, France
Tel.: 33-99-83-9898
AVNET EMG
Chantillon, France
Tel.: 33-149-652-2750
AVNET EMG
Rognes, France
Tel.: 33-42-50-1805
AVNET EMG
Saint-Etienne, France
Tel.: 33-77-79-7970
AVNET EMG
Schwerwiller, France
Tel.: 33-88-82-5514

## GERMANY

IDT
(Cen. Europe Reg. Office)
GottfriedVonCramm-Str. 1 8056 Neufahrn, Germany
Tel.: 49-8165-5024
AVNET E2000 Munich, Germany
Tel.: 089-45110-01
AVNET E2000
Berlin, Germany
Tel.: 030-2110761/0764
AVNET E2000
Dusseldorf, Germany
Tel.: 0211-92003-0
AVNET E2000
Frankfurt, Germany
Tel.: 069-973804-0
AVNET E2000
Hamburg, Germany
Tel.: 040-645570-0
AVNET E2000
Nurnberg, Germany
Tel.: 0911-995161-0
AVNET E2000
Gerlingen, Germany
Tel.: 07156-356-0
Jermyn GmbH
Limburg, Germany
Tel.: 49-6431/508-0
Jermyn GmbH
Berlin, Germany
Tel.: 49-30/2142056
Jermyn GmbH
Dusseldorf, Germany
Tel.: 49-211/25001-0
Jermyn GmbH
Heimstetten, Germany
49-89/909903-0

Jermyn GmbH
Herrenberg, Germany
Tel.: 49-7032/203-01
Jermyn GmbH
Pinneberg, Germany
Tel.: 49-40/5282041
Jermyn GmbH
Nornberg, Germany
Tel.: 49-911425095
Jermyn GmbH
Hermsdorf, Germany
Tel.: 49-3660142374
Scantec GmbH
Planegg, Germany
Tel.: 49-898598021
Scantec GmbH Kirchheim, Germany
Tel.: 49-702183094
Scantec GmbH
Ruckersdorf, Germany
Tel.: 49-91-157-9529
Topas Electronic GmbH
Hannover, Germany
Tel.: 49-51-113-1217
Topas Electronic GmbH
Quickborn, Germany
Tel.: 49-4106-73097

## GREECE

Digital Electronics
Athens, Greece
Tel.: 30-1-533-5754
HONG KONG
IDT ASIA LTD.
Unit 1003
China Hong Kong City
Tower 6, 33 Canton Road
Tsimshatsui, Hong Kong
Tel.: 852-736-0122
Lestina International Ltd.
Kowloon, Hong Kong
Tel.: 852-735-1736

## INDIA

Techno Trends
San José, CA
Tel.: (408) 294-2833
Sritech Information
Technology, Inc
Javanagar, Bangalore 0812-643608

## IRELAND

Bloomer Electronics Craigavon, County Armagh, N. Ireland Tel: 762-3398181

## ISRAEL

Active Technologies New Hyde Park, NY Tel.: (516) 488-1226

Vectronics, Ltd.
Herzlia, Israel
Tel.: 972-9-55-60-70
ITALY
IDT (IDT Italia S.r.L.)
Central Direzionale
Colleoni
Palazzo Astolabia
Via Cardano 2
20041 Agrate Brianza,
Milan, Italy
Tel.: 39-39-68-99-987
AVNET De Mico
Cassina De Pecchi (MI)
Tel.: 02-95-34-36-00
AVNET De Mico
Torino, Italy
Tel.: 011-31-81-481/500
AVNET De Mico
Rome, Italy
Tel.: 06-33-32-283/284
AVNET DeMico
Bologna, Italy
Tel.: 051-55-56-14/00-64
AVNET De Mico
Rubano (Padova), Italy
Tel.: 049-63-35-55/36-00
AVNET De Mico
Campi Briseno, Italy
Tel.: 055-89-41-05/15
Lasi Electronica
Bologna, Italy
Tel.: 3951-353815/374556
Lasi Electronica
Firenze, Italy
Tel.: 3955-582627
Lasi Electronica
Milano, Italy
Tel.: 39-266-1431
Lasi Electronica
Roma, Italy
Tel.: 396-5405301/
5409614
Lasi Electronica
Torino, Italy
Tel.: 3911-328588/359277
JAPAN
IDT KK
(Japan Headquarters)
Sumitomo Fudosan
Sanbacho Bldg.
6-26 Sanbacho
Chiyoda-Ku
Tokyo 102, Japan
Tel.: 813-3221-9821

Dia Semicon Systems
Yokohama, Japan
Tel.: 045-476-7410
Kanematsu Semiconduc-
tor Corp.
Tokyo, Japan
Tel.: 813-3551-7791
Tachibana Tectron Co. Ltd
Tokyo, Japan
Tel.: 813-3793-1171

## KOREA

Uniquest Korea
Seoul, Korea
Tel.: 822-562-8805
Uniquest Corporation
San José, CA
Tel.: 408-432-8805

## NETHERLANDS

ACAL Auriema
Eindhoven, Netherlands
Tel.: 040-502-602
NEW ZEALAND
GEC Electronics Division
Auckland, New Zealand
Tel.: 649-526-0107

## NORWAY

AVNET Nortec A/S
Hvalstad, Norway
Tel.: 47-66-84-62-10
PORTUGAL
Anatronic S.A.
Odivelas, Portugal
Tel.: 351-19376267/6287
SINGAPORE/

## FAR EAST

Serial System PTE LTD
Singapore
Tel.: 65-280-0200

## SPAIN

Anatronic, S.A.
Madrid, Spain
Tel.: 34-1-542-5566
Anatronic, S.A.
Barcelona, Spain
Tel.: 34-3-458-1906/7

## SWEDEN

IDT (IDT AB)
Veddestavagen 13
S-175 62 Jarfalla, Sweden
Tel. :468-761-1130
AVNET Nortec AB
Vinthundsvagen, Sweden
Tel.: 46-8629-1400
AVNET Nortec AB

Solna, Sweden
Tel.: 46-8629-1400
AVNET Nortec OY
Helsinki, Sweden
Tel.: 358-0613-181

## SWITZERLAND

Eljapex
Wettingen, Switzerland
Tel.: 011-41-56275-777

## TAIWAN

Johnson Trading \&
Engineering Co
Taipei, Taiwan ROC
Tel.: 886-273-31211
Synnex Technology
International Corp.
Taipei, Taiwan ROC
Tel.: 886-2-506-3320
World Peace Industrial
Co., Ltd.
Nankang, Taipei,
Taiwan ROC
Tel: 886-2-788-5200

## UNITED KINGDOM

## IDT

(European Headquarters/
No. Europe Reg. Office)
Prime House
Barnett Wood Lane
Surrey, UK KT227DG
Tel.: 44-372-363-339/734
Avnet Access, Ltd.
Letchworth, Herfordshire,
UK
Tel.: 0462-480888
MicroCall, Ltd.
Thame Oxon, UK
Tel.: 44-844-261-939
M.M.D. Ltd

Reading, Berkshire
Tel.: 44-734-313232

Integrated Device Technology, Inc.

2975 Stender Woy<br>Santa Clara, CA 95054-3090<br>(800) 345-7015<br>FAX: (408) 492.8674




[^0]:    SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

[^1]:    The IDT logo is a registered trademark and SyncFIFO is a trademark of Integrated Device Technology, Inc.

[^2]:    1. All typical values are at $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$.
[^3]:    The IDT logo is a registered trademark of Integrated Device Technology, Inc.
    FAST is a trademark of National Semiconductor, Inc.

[^4]:    * "A" to be included for 7201 and 7202 ordering part number.

[^5]:    * Includes jig and scope capacitances

[^6]:    1. Qi refers to the most significant bit of the serial word. If multiple devices are width cascaded, $Q i$ is the rnost significant bit from the most signifil
[^7]:    The IDT logo is a registered trademark of Integrated Device Technology, Inc.

[^8]:    1. Transition is measured $\pm 500 \mathrm{mV}$ from Low or High impedance voltage with the Output Test Load (Figure 2).
    2. This parameter guaranteed by device characterization, but is not production tested.
    3. " X " in part numbers indicates power rating ( S or L ).
[^9]:    Note:

    1. tWH must be met for both $\overline{B U S Y}$ input (slave) and output (master).
    2. Busy is asserted on port "B" Blocking $R \bar{W}$ " $B$ ", until $\overline{B U S Y} " B$ " goes High.
[^10]:    NOTES:

    1. Transition is measured $+/-200 \mathrm{mV}$ from Low or High impedance voltage with the Output Test Load (Figure 2).
    2. This parameter is guaranteed by device characterization, but is not production tested.
[^11]:    1. 'H' = High voltage level steady state, ' $h$ ' = High voltage level one set-up time prior to the low-to-high clock transition, 'L' = Low voltage level steady state
    'I' = Low voltage level one set-up time prior to the Low-to-High clock transition, 'X' = Don't care, 'NC' = No change
    2. $\overline{\text { CLKEN }}=$ VIL must be clocked in during Power-Up.
[^12]:    The IDT logo and FourPort are trademarks of Integrated Device Technology, Inc.
    2674 drw 01

[^13]:    Note: "I/O" is bidirectional Input and Output. "I" is Input and "O" is Output.

