



Integrated Device Technology, Inc.

# 1994 SPECIALIZED MEMORIES & MODULES DATA BOOK

2975 Stender Way, Santa Clara, California 95054
Telephone: (408) 727-6116 • TWX: 910-338-2070 • FAX: (408) 492-8674
Printed in U.S.A.
©1994 Integrated Device Technology, Inc.



GENERAL INFO	RMA	TION
TECHNOLOGY	AND	CAPAB

ILITIES

**QUALITY AND RELIABILITY** 

PACKAGE DIAGRAM OUTLINES

FIFO PRODUCTS

SPECIALITY MEMORY PRODUCTS

SUBSYSTEMS PRODUCTS

,

### CONTENTS OVERVIEW

For ease of use for our customers, Integrated Device Technology provides four separate data books — Logic, Specialized Memories and Modules, RISC and RISC SubSystems, and Static RAM.

IDT's 1994 Specialized Memories and Modules Data Book is comprised of new and revised data sheets for the FIFO, Specialty Memory and Subsystem product groups. Also included is a current packaging section for the products included in this book. This section will be updated in each subsequent data book to reflect packages offered for products included in that book.

The 1994 Specialized Memories and Modules Data Book's Table of Contents contains a listing of the products contained in that data book only. In the past we have included products that appeared in other IDT data books. The numbering scheme for the book is as follows: the number in the bottom center of the page denotes the section number and the sequence of the data sheet within that section, (i.e. 5.5 would be the fifth data sheet in the fifth section). The number in the lower right hand corner is the page number of that particular data sheet.

Integrated Device Technology, a recognized leader in high-speed CMOS technology, produces a broad line of products. This enables us to provide a complete CMOS solution to designers of high-performance digital systems. Not only do our product lines include industry standard devices, they also feature products with faster speed, lower power, and package and/or architectural benefits that allow the designer to achieve significantly improved system performance.

To find ordering information: Ordering Information for all products in this book appears in Section 1, along with the Package Outline Index, Product Selector Guides, and Cross Reference Guides. Reference data on our Technology Capabilities and Quality Commitments is included in separate sections (2 and 3, respectively).

To find product data: Start with the Table of Contents, organized by product line (page 1.2), or with the Numeric Table of Contents (page 1.4). These indexes will direct you to the page on which the complete technical data sheet can be found. Data sheets may be of the following type:

**ADVANCE INFORMATION** — contain initial descriptions, subject to change, for products that are in development, including features and block diagrams.

PRELIMINARY — contain descriptions for products soon to be, or recently, released to production, including features, pinouts and block diagrams. Timing data are based on simulation or initial characterization and are subject to change upon full characterization.

FINAL — contain minimum and maximum limits specified over the complete supply and temperature range for full production devices.

New products, product performance enhancements, additional package types and new product families are being introduced frequently. Please contact your local IDT sales representative to determine the latest device specifications, package types and product availability.

1.1 1

### LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

- Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support
  or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the
  labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Note: Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

The IDT logo is a registered trademark, and BUSMUX, Flexi-pak, BiCEMOS, CacheRAM, CEMOS, RSTX, Flow-thruEDC, IDT/c, IDT/envY, IDT/sae, IDT/sim, IDT/ux, MacStation, REAL8, RISC SubSystem, RISController, RISCore, SmartLogic, SyncFIFO, TargetSystem, Orion, R3041, R3051, and R3081 are trademarks of Integrated Device Technology, Inc.
All other trademarks are trademarks of their respective companies.

1.1

# 1994 SPECIALIZED MEMORIES & MODULES DATA BOOK TABLE OF CONTENTS

		PAGE
GENERAL INFORM	ATION	
Contents Overview		1.1
Numeric Table of Conten	nts	1.3
Ordering Information		1.4
	escription	
FIFO Product Selector G	iuide	1.6
	ct Selector Guide	
Subsystems Product Sele	ector Guide	1.8
FIFO Cross Reference G	Guide	1.9
Specialty Memory Cross	Reference Guide	1.10
Subsystems Cross Refer	rence Guide	1.11
TECHNOLOGY AND	CAPABILITIES	
IDTLeading the CMOS	Future	2.1
	SMD Program	
	hnology	
IDT Leading Edge CEMO	DS Technology	2.4
	gy	
	and Capabilities	
	iability	
QUALITY AND REL		
	formance	
	e Program	
Radiation Tolerant/Enhar	nced/Hardened Products for Radiation Environments	3.3
PACKAGE DIAGRA	MOUTLINES	
		4.4
	alculations for IDT's Packages	
	e Index	
Monolithic Package Diag	ram Outlines	4.3
FIFO PRODUCTS		
IDT7200	256 x 9-Bit Parallel Asynchronous FIFO	
IDT7201	512 x 9-Bit Parallel Asynchronous FIFO	
IDT7202	1K x 9-Bit Parallel Asynchronous FIFO	
IDT7203	2048 x 9-Bit Parallel Asynchronous FIFO	
IDT7204	4096 x 9-Bit Parallel Asynchronous FIFO	5.2
IDT7205	8192 x 9-Bit Parallel Asynchronous FIFO	
IDT7206	16384 x 9-Bit Parallel Asynchronous FIFO	5.2
IDT72V01	512 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72V02	1024 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72V03	2048 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72V04	4096 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72025	1K x 18-Bit Parallel First-In/First-Out FIFO	
IDT72021	1K x 9-Bit Parallel Asynchronous FIFO with Retransmit	
IDT72031	2K x 9-Bit Parallel Asynchronous FIFO with Retransmit	
IDT72041	4K x 9-Bit Parallel Asynchronous FIFO with Retransmit	
IDT72401	64 x 4-Bit Parallel FIFO	
IDT72402	64 x 5-Bit Parallel FIFO	
IDT72403	64 x 4-Bit Parallel FIFO (w/Output Enable)	
15.72400	O. A. Dit i didici i ii O (iii Odipot Eridole)	0.0

1994 SPECIALIZED	MEMORIES & MODULES DATA BOOK (CONTINUED)	PAGE
FIFO PRODUCTS (CONT	INUED)	
IDT72404	64 x 5-Bit Parallel FIFO (w/Output Enable)	5.6
IDT72413	64 x 5-Bit Parallel FIFO with Flags	
IDT72103	2048 x 9-Bit ConfigurableParallel/Serial FIFO	
IDT72104	4096 x 9-Bit Configurable Parallel/Serial FIFO	
IDT72105	256 x 16-Bit Parallel-to-Serial FIFO	
IDT72115	512 x 16-Bit Parallel-to-Serial FIFO	
IDT72125	1024 x 16-Bit Parallel-to-Serial FIFO	
IDT72131	2048 x 9-Bit Parallel-to-Serial FIFO	
IDT72141	4096 x 9-Bit Parallel-to-Serial FIFO	
IDT72132	2048 x 9-Bit Parallel-to-Serial FIFO	
IDT72142	4096 x 9-Bit Parallel-to-Serial FIFO	
IDT72420	64 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72200	256 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72210		
IDT72210	512 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	
·- · · ·	1024 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72230	2048 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72240	4096 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72421	64 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72201	256 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72211	512 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72221	1024 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72231	2048 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72241	4096 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72205LB	256 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72215LB	512 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72225LB	1024 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72235LB	2048 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72245LB	4096 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72801	Dual 256 x 9 SyncFIFO	5.15
IDT72811	Dual 512 x 9 SyncFIFO	5.15
IDT72821	Dual 1024 x 9 SyncFIFO	
IDT72831	Dual 2048 x 9 SyncFIFO	5.15
IDT72841	Dual 4096 x 9 SyncFIFO	5.15
IDT72605	256 x 18-Bit Parallel Sync BiFIFO™ (Clocked Bidirectional FIFO)	5.16
IDT72615	512 x 18-Bit Parallel Sync BiFIFO (Clocked Bidirectional FIFO)	5.16
IDT72510	512 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	5.18
IDT72520	1024 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	
IDT72511	512 x 18-Bit Parallel Bidirectional FIFO	
IDT72521	1024 x 18-Bit Parallel Bidirectional FIFO	
IDT72261	16,384 x 9-Bit SyncFIFO	
IDT72271	32,768 x 9-Bit SyncFIFO	
IDT72255	8,192 x 18-Bit SyncFIFO	
IDT72265	16,384 x 18-Bit SyncFIFO	
IDT723611	64 x 36-Bit SyncFIFO	
IDT723612	64 x 32 x 2 Dual Bidirectional SyncFIFO	
IDT723632	512 x 36 x 2 SyncBiFIFO	
IDT723622	256 x 36 x 2 SyncBiFIFO	
IDT723642	1024 x 36 x 2 SyncBiFIFO	
IDT723631	512 x 36-Bit Dual-Port SyncFIFO	
IDT723641	1024 x 36-Bit Dual-Port SyncFIFO	
IDT723651	2048 v 36-Rit Dual-Port SyncFIFO	5.20 5.26

### FIFO MODULES

Please refer to Subsystems Products listing for FIFO Modules.

1994 SPECIALIZEL	MEMORIES & MODULES DATA BOOK (CONTINUED)	PAGE
SPECIALTY MEMO	RY PRODUCTS	
IDT7130SA/LA	8K (1K x 8) Dual-Port RAM (Master with Interrupts)	6.1
IDT7140SA/LA	8K (1K x 8) Dual-Port RAM (Slave with Interrupts)	6.1
IDT7132SA/LA	16K (2K x 8) Dual-Port RAM (Master)	6.2
IDT7142SA/LA	16K (2K x 8) Dual-Port RAM (Slave)	6.2
IDT71321SA/LA	16K (2K x 8) Dual-Port RAM (Master with Interrupts)	6.3
IDT71421SA/LA	16K (2K x 8) Dual-Port RAM (Slave with Interrupts)	6.3
IDT70121S/L	18K (2K x 9) Dual-Port RAM (Master with Busy and Interrupt)	6.4
IDT70125S/L	18K (2K x 9) Dual-Port RAM (Slave with Busy and Interrupt)	6.4
IDT7133SA/LA	32K (2K x 16) Dual-Port RAM (Master)	6.5
IDT7143SA/LA	32K (2K x 16) Dual-Port RAM (Slave)	6.5
IDT7134SA/LA	32K (4K x 8) Dual-Port RAM	6.6
IDT71342SA/LA	32K (4K x 8) Dual-Port RAM (with Semaphore)	
IDT7014S	36K (4K x 9-Bit) Dual-Port RAM	6.8
IDT7005S/L	64K (8K x 8) Dual-Port RAM	6.9
IDT7024S/L	64K (4K x 16) Dual-Port RAM	6.10
IDT7006S/L	128K (16K x 8) Dual-Port RAM	6.11
IDT7025S/L	128K (8K x 16) Dual-Port RAM	6.12
IDT7007S/L	256K (32K x 8) Dual-Port RAM	6.13
IDT7026S/L	256K (16K x 16) Dual-Port RAM	6.14
IDT70261S/L	256K (16K x 16) Dual-Port RAM (with interrupts)	6.15
IDT7052S/L	16K (2K x 8) FourPort Static RAM	6.16
IDT7099S	36K (4K x 9) Synchronous Dual-Port RAM	6.17
IDT70825S/L	128K (8K x 16) Sequential Access Random Access Memory (SARAM™)	6.18
IDT71V321S/L	16K (2K x 8) 3.3V Dual-Port RAM (with interrupts)	6.19
IDT70V05S/L	64K (8K x 8) 3.3V Dual-Port RAM	6.20 6.21
IDT70V24S/L		
IDT70V06S/L	128K (16K x 8) 3.3V Dual-Port RAM	6.22
IDT70V25S/L		
IDT70V07S/L IDT70V26S/L	256K (32K x 8) 3.3V Dual-Port RAM	
IDT70V265/L IDT70V261S/L		
ID170V2013/L	256K (16K x 16) 3.3V Dual-Port RAM (with interrupts)	6.26
MULTI-PORT MODULE	S	
	ems Products listing for Multi-Port Modules	
SUBSYSTEMS PRO	DDUCTS	
IDT7M1002	16K x 32 Dual-Port Static RAM Module	7.1
IDT7M1001	128K x 8 Dual-Port Static RAM Module	7.2
IDT7M1003	64K x 8 Dual-Port Static RAM Module	7.2
IDT7M1014	4K x 36 Dual-Port Static RAM Module	7.3
IDT7M1024	4K x 36 Synchronous Dual-Port Static RAM Module	7.4
IDT7M207	32K x 9 Parallel In-Out FIFO Module	7.5
IDT7M208	64K x 9 Parallel In-Out FIFO Module	7.5
IDT7MP4120	1M x 32 Static RAM Module	7.6
IDT7MP4045	256K x 32 Static RAM Module	7.7
IDT7M4003	32K x 32 Static RAM Module	7.8
IDT7M4013	128K x 32 Static RAM Module	7.8
IDT7M4036	64K x 32 Static RAM Module	7.9
IDT7M4084	2M x 8 Static RAM Module	7.10
IDT7M4048	512K x 8 Commercial Static RAM Module	7.11
IDT7MB4048	512K x 8 Commercial Static RAM Module	7.11
IDT7M4048	512K x 8 Military Static RAM Module	7.12
IDT7MP6048	IDT79R4000 Flexi-Cache Development Tool	7.13
IDT7MP6068	IDT79R4000 Flexi-Cache Development Tool	7.13

1994 SPECIALIZI	ED MEMORIES & MODULES DATA BOOK (CONTINUED)	PAGE
SUBSYSTEMS MOD	ULES (CONTINUED)	
IDT7MP6085	128K Byte Secondary Cache Module for the Intel® i486™	7.14
IDT7MP6087	128K Byte Secondary Cache Module for the Intel i486	7.14
IDT7MP6086	128K Byte Secondary Cache Module for the Intel i486	7.15
IDT7MB6098A	128K Byte Secondary Cache Module for the Intel i486	7.16
IDT7MP6104	128KB Secondary Cache Module for the Intel i486	7.17
IDT7MP6105	128KB Secondary Cache Module for the Intel i486	7.17
IDT7MP6118	128KB Secondary Cache Module for the Intel i486	7.18
IDT7MP6119	256KB Secondary Cache Module for the Intel i486	7.18
IDT7MP6121	128K Secondary Cache Module for the Intel i486 Processor	7.19
IDT7MP6122	256K Secondary Cache Module for the Intel i486 Processor	7.19
IDT7MP6133	128KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6134	256KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6135	512KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6151	128KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6152	256KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6153	512KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6140	256KB Secondary Cache Modules for the Pentium™ and Power PC™ CPUs	7.21
IDT7MP6141	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6142	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6143	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6144	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6145	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6157	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6158	1M Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6159	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6160	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7 22

IDT SALES OFFICE, REPRESENTATIVE AND DISTRIBUTOR LOCATIONS

## **NUMERICAL TABLE OF CONTENTS**

PART NO.		PAGE
IDT7005S/L	64K (8K x 8) Dual-Port RAM	6.9
IDT7006S/L	128K (16K x 8) Dual-Port RAM	
IDT7007S/L	256K (32K x 8) Dual-Port RAM	
IDT70121S/L	18K (2K x 9) Dual-Port RAM (Master with Busy and Interrupt)	
IDT70125S/L	18K (2K x 9) Dual-Port RAM (Slave with Busy and Interrupt)	
IDT7014S	36K (4K x 9-Bit) Dual-Port RAM	
IDT7024S/L	64K (4K x 16) Dual-Port RAM	
IDT7025S/L	128K (8K x 16) Dual-Port RAM	
IDT70261S/L	256K (16K x 16) Dual-Port RAM (with interrupts)	
IDT7026S/L	256K (16K x 16) Dual-Port RAM	6.14
IDT7052S/L	16K (2K x 8) FourPort Static RAM	
1DT70825S/L	128K (8K x 16) Sequential Access Random Access Memory (SARAM™)	6.18
IDT7099S	36K (4K x 9) Synchronous Dual-Port RAM	
IDT70V05S/L	64K (8K x 8) 3.3V Dual-Port RAM	6.20
IDT70V06S/L	128K (16K x 8) 3.3V Dual-Port RAM	6.22
IDT70V07S/L	256K (32K x 8) 3.3V Dual-Port RAM	6.24
IDT70V24S/L	64K (4K x 16) 3.3V Dual-Port RAM	6.21
IDT70V25S/L	128K (8K x 16) 3.3V Dual-Port RAM	6.23
IDT70V261S/L	256K (16K x 16) 3.3V Dual-Port RAM (with interrupts)	6.26
IDT70V26S/L	256K (16K x 16) 3.3V Dual-Port RAM	6.25
IDT7130SA/LA	8K (1K x 8) Dual-Port RAM (Master with Interrupts)	6.1
IDT71321SA/LA	16K (2K x 8) Dual-Port RAM (Master with Interrupts)	
IDT7132SA/LA	16K (2K x 8) Dual-Port RAM (Master)	6.2
IDT7133SA/LA	32K (2K x 16) Dual-Port RAM (Master)	6.5
IDT71342SA/LA	32K (4K x 8) Dual-Port RAM (with Semaphore)	6.7
IDT7134SA/LA	32K (4K x 8) Dual-Port RAM	
IDT7140SA/LA	8K (1K x 8) Dual-Port RAM (Slave with Interrupts)	
IDT71421SA/LA	16K (2K x 8) Dual-Port RAM (Slave with Interrupts)	6.3
IDT7142SA/LA	16K (2K x 8) Dual-Port RAM (Slave)	6.2
IDT7143SA/LA	32K (2K x 16) Dual-Port RAM (Slave)	
IDT71V321S/L	16K (2K x 8) 3.3V Dual-Port RAM (with interrupts)	
IDT7200	256 x 9-Bit Parallel Asynchronous FIFO	
IDT7201	512 x 9-Bit Parallel Asynchronous FIFO	
IDT7202	1K x 9-Bit Parallel Asynchronous FIFO	
IDT72021	1K x 9-Bit Parallel Asynchronous FIFO with Retransmit	
IDT72025	1K x 18-Bit Parallel First-In/First-Out FIFO	
IDT7203	2048 x 9-Bit Parallel Asynchronous FIFO	
IDT72031	2K x 9-Bit Parallel Asynchronous FIFO with Retransmit	
IDT7204	4096 x 9-Bit Parallel Asynchronous FIFO	
IDT72041	4K x 9-Bit Parallel Asynchronous FIFO with Retransmit	
IDT7205	8192 x 9-Bit Parallel Asynchronous FIFO	
IDT7206	16384 x 9-Bit Parallel Asynchronous FIFO	
IDT72103	2048 x 9-Bit ConfigurableParallel/Serial FIFO	
IDT72104	4096 x 9-Bit Configurable Parallel/Serial FIFO	
IDT72105	256 x 16-Bit Parallel-to-Serial FIFO	
IDT72115	512 x 16-Bit Parallel-to-Serial FIFO	
IDT72125	1024 x 16-Bit Parallel-to-Serial FIFO	
IDT72131	2048 x 9-Bit Parallel-to-Serial FIFO	
IDT72132	2048 x 9-Bit Parallel-to-Serial FIFO	
IDT72141	4096 x 9-Bit Parallel-to-Serial FIFO	
IDT72142 IDT72200	4096 x 9-Bit Parallel-toSerial FIFO	
IDT72200 IDT72201	256 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72201 IDT72205LB	256 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	
ID 172203LD	256 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	5.14

### NUMERICAL TABLE OF CONTENTS (CONTINUED)

PART NO.		PAGE
IDT72210	512 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	5.12
IDT72211	512 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	5.13
IDT72215LB	512 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72220	1024 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72221	1024 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72225LB	1024 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72230	2048 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72231	2048 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72235LB	2048 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72240	4096 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72241	4096 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72245LB	4096 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72255	8,192 x 18-Bit SyncFIFO	
IDT72261	16,384 x 9-Bit SyncFIFO	
IDT72265	16,384 x 18-Bit SyncFIFO	
IDT72271	32,768 x 9-Bit SyncFIFO	
IDT723611	64 x 36-Bit SyncFIFO	
IDT723612	64 x 32 x 2 Dual Bidirectional SyncFIFO	
IDT723612	256 x 36 x 2 SyncBiFIFO	
IDT723622	512 x 36-Bit Dual-Port SyncFIFO	
IDT723631		
IDT723641	512 x 36 x 2 SyncBiFIFO 1024 x 36-Bit Dual-Port SyncFIFO	5.24 5.26
IDT723642		
IDT723642	1024 x 36 x 2 SyncBiFIFO	5.25 5.26
IDT72401	64 x 4-Bit Parallel FIFO	
IDT72402	64 x 5-Bit Parallel FIFO	5.6
IDT72403	64 x 4-Bit Parallel FIFO (w/Output Enable)	
IDT72404	64 x 5-Bit Parallel FIFO (w/Output Enable)	
IDT72413	64 x 5-Bit Parallel FIFO with Flags	
IDT72420	64 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72421	64 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72510	512 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	
IDT72511	512 x 18-Bit Parallel Bidirectional FIFO	
IDT72520	1024 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	
IDT72521	1024 x 18-Bit Parallel Bidirectional FIFO	
IDT72605	256 x 18-Bit Parallel Sync BiFIFO™ (Clocked Bidirectional FIFO)	
IDT72615	512 x 18-Bit Parallel Sync BiFIFO (Clocked Bidirectional FIFO)	
IDT72801	Dual 256 x 9 SyncFIFO	
IDT72811	Dual 512 x 9 SyncFIFO	
IDT72821	Dual 1024 x 9 SyncFIFO	
IDT72831	Dual 2048 x 9 SyncFIFO	
IDT72841	Dual 4096 x 9 SyncFIFO	
IDT72V01	512 x 9-Bit 3.3V Asynchronous FIFO	
IDT72V02	1024 x 9-Bit 3.3V Asynchronous FIFO	
IDT72V03	2048 x 9-Bit 3.3V Asynchronous FIFO	
IDT72V04	4096 x 9-Bit 3.3V Asynchronous FIFO	
IDT7M1001	128K x 8 Dual-Port Static RAM Module	
IDT7M1002	16K x 32 Dual-Port Static RAM Module	
IDT7M1003	64K x 8 Dual-Port Static RAM Module	
IDT7M1014	4K x 36 Dual-Port Static RAM Module	
IDT7M1024	4K x 36 Synchronous Dual-Port Static RAM Module	
IDT7M207	32K x 9 Parallel In-Out FIFO Module	
IDT7M208	64K x 9 Parallel In-Out FIFO Module	7.5
IDT7M4003	32K x 32 Static RAM Module	7.8

1.3

### NUMERICAL TABLE OF CONTENTS (CONTINUED)

PART NO.		PAGE
IDT7M4013	128K x 32 Static RAM Module	7.8
IDT7M4036	64K x 32 Static RAM Module	7.9
IDT7M4048	512K x 8 Commercial Static RAM Module	7.11
IDT7M4048	512K x 8 Military Static RAM Module	7.12
IDT7M4084	2M x 8 Static RAM Module	
IDT7MB4048	512K x 8 Commercial Static RAM Module	7.11
IDT7MB6098A	128K Byte Secondary Cache Module for the Intel i486	7.16
IDT7MP4045	256K x 32 Static RAM Module	7.7
IDT7MP4120	1M x 32 Static RAM Module	
IDT7MP6048	IDT79R4000 Flexi-Cache Development Tool	7.13
IDT7MP6068	IDT79R4000 Flexi-Cache Development Tool	7.13
IDT7MP6085	128K Byte Secondary Cache Module for the Intel® i486™	7.14
IDT7MP6086	128K Byte Secondary Cache Module for the Intel i486	7.15
IDT7MP6087	128K Byte Secondary Cache Module for the Intel i486	7.14
IDT7MP6104	128KB Secondary Cache Module for the Intel i486	7.17
IDT7MP6105	128KB Secondary Cache Module for the Intel i486	7.17
IDT7MP6118	128KB Secondary Cache Module for the Intel i486	7.18
IDT7MP6119	256KB Secondary Cache Module for the Intel i486	7.18
IDT7MP6121	128K Secondary Cache Module for the Intel i486 Processor	7.19
IDT7MP6122	256K Secondary Cache Module for the Intel i486 Processor	7.19
IDT7MP6134	256KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6135	512KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6140	256KB Secondary Cache Modules for the Pentium™ and Power PC™ CPUs	7.21
IDT7MP6141	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6142	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6143	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6144	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6145	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6151	128KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6152	256KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6153	512KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6157	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6158	1M Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6159	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6160	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6133	128KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.2

1.3

### ORDERING INFORMATION

When ordering by TWX or Telex, the following format must be used:

- A. Complete Bill To.
- B. Complete Ship To.
- C. Purchase Order Number.
- D. Certificate of Conformance. Y or N.
- E. Customer Source Inspection. Y or N.
- F. Government Source Inspection. Y or N
- G. Government Contract Number and Rating.
- H. Requested Routing.
- I. IDT Part Number -

Each item ordered must use the complete part number exactly as listed in the price book.


- J. SCD Number Specification Control Document (Internal Traveller).
- K. Customer Part Number/Drawing Number/Revision Level -

Specify whether part number is for reference only, mark only, or if extended processing to customer specification is required.

- L. Customer General Specification Numbers/Other Referenced Drawing Numbers/Revision Levels.
- M. Request Date With Exact Quantity.
- N. Unit Price.
- O. Special Instructions, Including Q.A. Clauses, Special Processing.

Federal Supply Code Number/Cage Number – 61772 Dun & Bradstreet Number – 03-814-2600 Federal Tax I.D. – 94-2669985 TLX# – 887766 FAX# – 408-727-3468

### PART NUMBER DESCRIPTION



### PACKAGE DESCRIPTION TABLE

CDFGJLP>	CERAMIC SIDEBRAZE CERDIP FLATPACK PIN GRID ARRAY PLASTIC LEADED CHIP CARRIER LEADLESS CHIP CARRIER PLASTIC DIP SOJ	PF SO TC TP QE XE XL	PLASTIC FLATPACK (TOFP) PLASTIC SMALL OUTLINE (C SIDEBRAZE THINDIP (300 MIL) PLASTIC THIN DUAL IN-LINE CERQUAD GULL WING CERPACK (F11 CONFIG. ONLY) FINE-PITCH LCC
Ý	SOJ	AL.	TINESTITOTIESS

<sup>\*</sup>Consult Factory


### AC (ACTIVITY CODE)

- F = Consult Factory
- N = New Part
- O = Obsolete Part
- D = Decrease in Price
- I = Increase in Price
- W = Non Returnable
- \* = Leadership Product % = 5% Program (for

North American
Distributors Only)

<sup>\*\*</sup>For Logic, the \*54\* series (e.g. IDT54FCT138) — -55°C to +125°C the \*74\* series (e.g. IDT74FCT138) — 0°C to +70°C

### MODULE ORDERING INFORMATION



Code	Substrate and Pin Type	Component Type
Р	FR-4 DIP (Dual In-Line Package)	Plastic
С	CERAMIC DIP (Dual In-Line Package)	Ceramic
N	CERAMIC DIP (Dual In-Line Package)	Plastic
К	FR-4 QIP (Quad In-Line Package)	Plastic
СК	CERAMIC QIP (Quad In-Line Package)	Ceramic
Н	FR-4 HIP (Hex In-Line Package)	Plastic
СН	CERAMIC QIP (Quad In-Line Package)	Ceramic
NH	CERAMIC QIP (Quad In-Line Package)	Plastic
G	CERAMIC PGA (Pin Grid Array)	Ceramic
S	FR-4 SIP (Single In-Line Package)	Plastic
cs	CERAMIC SIP (Single In-Line Package)	Ceramic
V	FR-4 DSIP (Dual Single In-Line Package)	Plastic
CV	CERAMIC DSIP (Dual Single In-Line Package)	Ceramic
Z	FR-4 ZIP (Zip-zap In-Line Package)	Plastic
М	FR-4 SIMM (Single In-Line Memory Module)	Plastic

### NOTES:

- 1. FR-4 is a multi-layered, glass filled epoxy laminate substrate.
- 2. Ceramic is a multi-layered, co-fired ceramic substrate.
- . Plastic refers to all surface mount devices available in various non-hermetically sealed packages (i.e. SOIC, SOJ, Flat Packs, etc.).
- 4. Ceramic refers to all surface mount devices available in various hermetically sealed packages (i.e. LCC, ceramic Flat Packs, etc.).

### IDT PACKAGE MARKING DESCRIPTION


### PART NUMBER DESCRIPTION

IDT's part number identifies the basic product, speed, power, package(s) available, operating temperature and processing grade. Each data sheet has a detailed description, using the part number, for ordering the proper product for the user's application. The part number is comprised of a series of alpha-numeric characters:

- An "IDT" corporate identifier for Integrated Device Technology, Inc.
- A basic device part number composed of alpha-numeric characters.
- A device power identifier, composed of one or two alpha characters, is used to identify the power options. In most cases, the following alpha characters are used: "S" or "SA" is used for the standard product's power. "L" or "LA" is used for lower power than the standard product.

- A device speed identifier, when applicable, is either alpha characters, such as "A" or "B", or numbers, such as 20 or 45. The speed units, depending on the product, are in nanoseconds or megahertz.
- A package identifier, composed of one or two characters. The data sheet should be consulted to determine the packages available and the package identifiers for that particular product.
- A temperature/process identifier. The product is available
  in either the commercial or military temperature range,
  processed to a commercial specification, or the product is
  available in the military temperature range with full
  compliance to MIL-STD-883. Many of IDT's products
  have burn-in included as part of the standard commercial
  process flow.
- A special process identifier, composed of alpha characters, is used for products which require radiation enhancement (RE) or radiation tolerance (RT).

Example for Monolithic Devices:



<sup>\*</sup> Field Identifier Applicable To All Products

2507 drw 01

### ASSEMBLY LOCATION DESIGNATOR

IDT uses various locations for assembly. These are identified by an alpha character in the last letter of the date code marked on the package. Presently, the assembly location alpha character is as follows:

A = Anam. Korea

I = USA

P = Penang, Malaysia

### MIL-STD-883C COMPLIANT DESIGNATOR

IDT ships military products which are compliant to the latest revision of MIL-STD-883, Class B. Such products are identified by a "B" designation on the package. The location of this designator is specified by internal documentation at IDT.

### **EXAMPLE FOR SUBSYSTEM MODULES**

See Ordering Information (section 1.4), page 2.

### First-In, First-Out Memories (FIFOs)

- · Complete range of application-oriented FIFOs
- Easy-to-Use
- · High-performance cost-effective solutions

### SYNCHRONOUS (CLOCKED) UNIDIRECTIONAL FIFOS

- · Ultra-high performance-83 MHz
- 8-, 9-,18- and 36-bit wide buses for today's processors
- · Various FIFO depths-64 to 32K
- · Separate clock and enable signals for read and write
- · Read and write clocks can be asynchronous or coincident
- · Programmable depths for Almost-Empty and Almost-Full flags
- · Simple depth and width expansion
- Configurable FIFO allows for width expansion, bidirectional operation or 2-level prioritizing
- · Space saving 64-pin Thin Quad Flat Pack (TQFP)

### SYNCHRONOUS (CLOCKED) BIDIRECTIONAL FIFOs

- · Ultra-high performance-40MHz
- · 18-, and 36-bit wide buses
- · Read and write clocks can by asynchronous or coincident

- · Separate clock and enable for each bus
- Programmable depths for Almost-Empty and Almost-Full flags
- Space saving 64-pin Thin Quad Flat Pack (TQFP)

### **ASYNCHRONOUS BIDIRECTIONAL FIFOS**

- Bus-matching BiFIFOs for 18-to-9 bit, 36-to-9 bit or 36-to-18 bit connections
- Parallel BiFIFOs for 9-to-9 bit, 18-to-18 bit connections
- · Bypass path for direct status/command interchange
- · Programmable depths for Almost-Empty and Almost-Full flags
- · Built-in DMA handshake signals
- · Single bank FIFO with programmable data direction control

### **ASYNCHRONOUS UNIDIRECTIONAL FIFOs**

- Ultra- high performance 12ns data access times
- 9- and 18-bit wide buses for today's 3.3V and 5V processors
- Various FIFO depths 256 to 16K
- · Asynchronous or simultaneous reads and writes
- · Simple width and depth expansion
- · Surface mount package solutions
- Multiple flags-Full, Empty, and Half-Full

			Max.		Data
Description				Avail	Book Page
	IVIII.	Com i.	(11144)	Avaii.	rage
<u> </u>	20	12	770	NOW	H 5.12
					H 5.12
	20	12	770	NOW	H 5.12
<del>101 </del>	25	15	880	NOW	H 5.12
2K x 8	25	15	880	NOW	H 5.12
4K x 8	25	15	880	NOW	H 5.12
64 x 9	20	12	770	NOW	H 5.13
256 x 9	20	12	770	NOW	H 5.13
512 x 9	20	12	770	NOW	H 5.13
1K x 9	25	15	880	NOW	H 5.13
2K x 9	25	15	880	NOW	H 5.13
4K x 9	25	15	880	NOW	H 5.13
16K x 9	15	10	660	2Q'94	H 5.20
32K x 9	15	10	660	2Q'94	H 5.20
Dual 256 x 9 (Configurable)		15	1375	2Q'94	H 5.15
Dual 512 x 9 (Configurable)		15	1375	1Q'94	H 5.15
Dual 1K x 9 (Configurable)		20	1375	1Q'94	H 5.15
Dual 2K x 9 (Configurable)		20	1375	1Q'94	H 5.15
Dual 4K x 9 (Configurable)		20	1375	NOW	H 5.15
256 x 18 (Depth Expandable)	25	15	1375	NOW	H 5.14
512 x 18 (Depth Expandable)	25	15	1375	NOW	H 5.14
1K x 18 (Depth Expandable)	25	15	1375	NOW	H 5.14
2K x 18 (Depth Expandable)	25	15	1375	NOW	H 5.14
4K x 18 (Depth Expandable)	25	15	1375	NOW	H 5.14
8K x 18 (Depth Expandable)	15	10	770	2Q'94	H 5.21
16K x 18 (Depth Expandable)	15	10	770	2Q'94	H 5.21
	4K x 8 64 x 9 256 x 9 512 x 9 1K x 9 2K x 9 4K x 9 16K x 9 32K x 9 Dual 256 x 9 (Configurable) Dual 1512 x 9 (Configurable) Dual 15 x 9 (Configurable) Dual 2K x 9 (Configurable) Dual 2K x 9 (Configurable) Dual 4K x 9 (Configurable) Dual 4K x 9 (Configurable) 1Dual 4K x 9 (Configurable) 256 x 18 (Depth Expandable) 1K x 18 (Depth Expandable) 2K x 18 (Depth Expandable) 4K x 18 (Depth Expandable) 8K x 18 (Depth Expandable)	Description         Mil.           6 (CLOCKED) UNIDIRECTIONAL FIFOS           64 x 8         20           256 x 8         20           512 x 8         20           1K x 8         25           2K x 8         25           4K x 8         25           64 x 9         20           256 x 9         20           512 x 9         20           1K x 9         25           2K x 9         25           4K x 9         25           16K x 9         15           32K x 9         15           Dual 256 x 9 (Configurable)            Dual 512 x 9 (Configurable)            Dual 1K x 9 (Configurable)            Dual 2K x 9 (Configurable)            Dual 4K x 9 (Configurable)            Dual 4K x 9 (Configurable)            512 x 18 (Depth Expandable)         25           512 x 18 (Depth Expandable)         25           2K x 18 (Depth Expandable)         25           2K x 18 (Depth Expandable)         25           3K x 18 (Depth Expandable)         25	GCLOCKED) UNIDIRECTIONAL FIFOs         64 x 8       20       12         256 x 8       20       12         512 x 8       20       12         1K x 8       25       15         2K x 8       25       15         4K x 8       25       15         64 x 9       20       12         256 x 9       20       12         512 x 9       20       12         1K x 9       25       15         2K x 9       25       15         4K x 9       25       15         16K x 9       15       10         32K x 9       15       10         32K x 9       15       10         Dual 256 x 9 (Configurable)        15         Dual 1K x 9 (Configurable)        15         Dual 2K x 9 (Configurable)        20         Dual 4K x 9 (Configurable)        20         Dual 4K x 9 (Configurable)        25         512 x 18 (Depth Expandable)       25       15         512 x 18 (Depth Expandable)       25       15         2K x 18 (Depth Expandable)       25       15         2K x 18 (	Description         Max. Speed (ns) Mill.         Power (mW)           6 (CLOCKED) UNIDIRECTIONAL FIFOS         30         12         770           256 x 8         20         12         770           512 x 8         20         12         770           1K x 8         25         15         880           2K x 8         25         15         880           2K x 8         25         15         880           4K x 8         25         15         880           64 x 9         20         12         770           256 x 9         20         12         770           512 x 9         20         12         770           1K x 9         25         15         880           2K x 9         25         15         880           2K x 9         25         15         880           16K x 9         15         10         660           32K x 9         15         10         660           32K x 9         15         10         660           Dual 256 x 9 (Configurable)          15         1375           Dual 1K x 9 (Configurable)          15         1	Description         Max. Speed (ns) Mil.         Power (mW)         Avail.           6 (CLOCKED) UNIDIRECTIONAL FIFOS         8         20         12         770         NOW           256 x 8         20         12         770         NOW           512 x 8         20         12         770         NOW           11 x 8         25         15         880         NOW           21 x 8         25         15         880         NOW           24 x 9         20         12         770         NOW           256 x 9         20         12         770         NOW           21 x 9         20         12         770         NOW           21 x 9         25         15         880         NOW           21 x 9         25         15         880         NOW           21 x 9         25         15         880         NO

First-In, First-C	Out Memories (FIFOs)					
Part Number	Description	Max. Sp Mil.	eed (ns) Com'l.	Max. Power (mW)	Avail.	Data Book Page
IDT723611	64 x 36		15	1100	2Q'94	H 5.22
IDT723631	512 x 36		15	1200	2Q'94	H 5.26
IDT723641	1K x 36		15	1300	2Q'94	H 5.26
SYNCHRONOUS	(CLOCKED) BIDIRECTIONAL FIFOs					
IDT72605	256 x 18 x 2 Dual Memory Bank	30	20	1375	NOW	H 5.16
IDT72615	512 x 18 x 2 Dual Memory Bank	30	20	1375	NOW	H 5.16
IDT723612	64 x 36 x 2		15	1100	2Q'94	H 5.23
IDT723622	256 x 36 x 2		15	1200	3Q'94	H 5.25
IDT723632	512 x 36 x 2		15	1300	1Q'94	H 5.24
ASYNCHRONOL	JS UNIDIRECTIONAL FIFOs					
IDT72401	64 x 4	35MHz	45MHz	192	NOW	H 5.6
IDT72402	64 x 5	35MHz	45MHz	192	NOW	H 5.6
IDT72403	64 x 4 with OE	35MHz	45MHz	192	NOW	H 5.6
IDT72404	64 x 5 with OE	35MHz	45MHz	192	NOW	H 5.6
IDT72413	64 x 5 with OE, Almost-Empty, Almost-Full flags	35MHz	45MHz	192	NOW	H 5.7
IDT7200	256 x 9	20	15	770	NOW	H 5.1
IDT7201	512 x 9	20	15	770	NOW	H 5.1
IDT7202	1K x 9	20	15	770	NOW	H 5.1
IDT7203	2K x 9	20	15	880	NOW	H 5.2
IDT7204	4K x 9	20	15	880	NOW	H 5.2
IDT7205	8K x 9	20	15	770	NOW	H 5.2
IDT7206	16K x 9	20	15	880	NOW	H 5.2
IDT72025	1K x 18		12	880	NOW	H 5.4
ASYNCHRONOL	JS 3.3V FIFOs					
IDT72V01	512 x 9 (3.3Volt)		25	180	2Q'94	H 5.3
IDT72V02	1K x 9 (3.3Volt)		25	180	NOW	H 5.3
IDT72V03	2K x 9 (3.3Volt)		25	180	1Q'94	H 5.3
IDT72V04	4K x 9 (3.3Volt)		25	180	1Q'94	H 5.3
IDT72V05	8K x 9 (3.3Volt)		25	225	2Q'94	CALL
ASYNCHRONOL	JS BIDIRECTIONAL FIFOs					
IDT72510	512 x 18—1K x 9 Bus Matching		25	1210	4Q'93	H 5.18
IDT72511	512 x 18—512 x 18	CALL	25	1210	4Q'93	H 5.19
IDT72520	1K x 18—2K x 9 Bus Matching		25	1210	4Q'93	H 5.18
IDT72521	1K x 18—1K x 18	40	25	1265	4Q'93	H 5.19
IDT7271	512 x 9 Single Memory Bank		15	825	NOW	CALL
IDT7272	1K x 9 Single Memory Bank		15	825	NOW	CALL
IDT7273	2K x 9 Single Memory Bank		15	825	NOW	CALL

		Max. S	peed (ns)	Max. Power		Data Book
Part Number	Description	Mil.	Com'l.	(mW)	Avail.	Page
FLAGGED FIFO	8					
IDT72021	1K x 9 with Half-Full, Almost-Empty, Almost-Full flags and OE	30	25	660	NOW	H 5.5
IDT72031	2K x 9 with Half-Full, Almost-Empty, Almost-Full flags and OE	40	35	660	NOW	H 5.5
IDT72041	4K x 9 with Half-Full, Almost-Empty, Almost-Full flags and OE	40	35	660	NOW	H 5.5
PARALLEL/SER	IAL FIFOs					
IDT72103	2K x 9 configurable Parallel/Serial I/O, multiple flags, 50MHz serial rate and FlexiShift	40	35	770	Now	H 5.8
IDT72104	4K x 9 configurable Parallel/Serial I/O, multiple flags, 50MHz serial rate and FlexiShift	40	35	770	NOW	H 5.8
IDT72105	256 x 16 dedicated Parallel-to-Serial I/O, 50MHz serial shift rate, multiple flags		25	550	NOW	H 5.9
IDT72115	512 x 16 dedicated Parallel-to-Serial I/O, 50MHz serial shift rate, multiple flags		25	550	NOW	H 5.9
IDT72125	1K x 16 dedicated Parallel-to-Serial I/O, 50MHz serial shift rate, multiple flags		25	550	NOW	H 5.9
IDT72131	2K x 9 dedicated Parallel-to-Serial I/O, 50MHz serial rate, multiple flags and FlexiShift	40	35	770	NOW	H 5.10
IDT72132	2K x 9 dedicated Serial-to-Parallel I/O, 50MHz serial rate, multiple flags and FlexiShift	40	35	770	NOW	H 5.11
IDT72141	4K x 9 dedicated Parallel-to-Serial I/O, 50MHz serial rate, multiple flags and FlexiShift	40	35	770	NOW	H 5.10
IDT72142	4K x 9 dedicated Serial-to-Parallel I/O, 50MHz serial rate, multiple flags and FlexiShift	40	35	770	NOW	H 5.11

### High-Speed CMOS/BiCMOS Multi-Port RAMs

- Now offering 12ns Dual-Port SRAMs (the World's Fastest)
- First synchronous Dual-Port (7099) is available and allows for self-timed write cycles.
- Now offering the 70825 Sequential-Access Random-Access Memory (SARAM™).
- 3.3V options available (64K, 128K).

- World's first FourPort™ SRAMs.
- x9 Dual-Ports (18K, 36K).
- · Dense Dual-Ports (128K).
- All Dual-Ports have true dual-ported memory cells which allow simultaneous access from both ports.

David Normalian		Description		peed (ns)	Typical Power	Assall	Data Book
Part Number DUAL-PORT		Description	Mil.	Com'l.	(mW)	Avail.	Page
IDT7130	TYAMO	8K (1K x 8) MASTER: industry's most popular dual-port SRAM	30	20	325	NOW	H 6.1
IDT7140		8K (1K x 8) SLAVE: functions with IDT7130 to provide 16-bit words or wider; pin-compatible with IDT7130	30	25	325	NOW	H 6.1
IDT7132		16K (2K x 8) MASTER: fastest available speeds in this industry standard product; now multiple sources	30	20	325	NOW	H 6.2
IDT7142		16K (2K x 8) SLAVE: functions with IDT7132 to provide 16-bit words or wider; pin-compatible with IDT7132	30	25	325	NOW	H 6.2
IDT71321		16K (2K x 8) MASTER: high-speed dual-port with interrupt output	30	25	325	NOM	H 6.3
IDT71421		16K (2K x 8) SLAVE: functions with IDT71321 to provide 16-bit words or wider; pin-compatible with IDT71321	30	25	325	NOW	H 6.3
IDT70121		18K (2K x 9) MASTER: high-speed dual-port with busy and interrupt	30	25	400	NOM	H 6.4
IDT70125		18K (2K x 9) SLAVE: functions with IDT70121 to provide 18-bit words or wider	30	25	400	MOM	H 6.4
IDT7133		32K (2K x 16) MASTER: high-speed dual-port with busy	35	25	500	NOW	H 6.5
IDT7143		32K (2K x 16) SLAVE: functions with IDT7133 to provide 32-bit words or wider	35	25	500	NOW	H 6.5
IDT7134		32K (4K x 8) high-speed operation in systems where on-chip arbitration is not needed	35	25	500	NOW	H 6.6
IDT71342		32K (4K x 8) with semaphores	35	25	500	NOW	H 6.7
IDT7024		64K (4K x 16) with busy, interrupt semaphore and master/slave select	35	25	750	NOW	H 6.10
IDT7025		128K (8K x 16) with busy, interrupt, semaphores and master/slave select	35	25	750	NOW	H 6.12
IDT7026		256K (16K x 16) industry's largest monolithic dual-port RAM with busy, semaphores, and master/slave select	35	25	750	NOW	H 6.14
IDT70261		256K (16K x 16) industry's largest monolithic dual-port RAM with busy, interrupt, semaphores, and master/slave select	35	25	750	NOW	H 6.15
IDT7005		64K (8K x 8) with busy, interrupt, semaphore and master/slave select	35	25	750	NOW	H 6.9
IDT7006		128K (16K x 8) with busy, interrupt, semaphore and master/slave select	35	25	750	NOW	H 6.11
IDT7007		256K (32K x 8) industry's largest monolithic dual-port RAM with busy, interrupt, semaphores, and master/slave select	35	25	750	NOW	H 6.13

High-Speed CMOS/BiCMOS Multi-Port RAMs (Cont'd)

				Typical		Data
Part Number	Description	Max. S Mil.	peed (ns) Com'l.	Power (mW)	Avail.	Book Page
FourPort RAMs	Description		0011111		Avaii.	rage
DT7052	16K (2K x 8) FourPort SRAM offers added benefits for high-speed systems in which multiple access is required in the same cycle	30	25	750	NOW	H 6.16
SYNCHRONOUS D	DUAL-PORT RAM					
DT7099	36K (4K x 9) Synchronous dual-port with registered data input, address, and control lines.	20	15	900	NOW	H 6.17
BICMOS DUAL-PO	PRT RAM					
DT7014	36K (4K x 9) high-speed, dual-port processed using our BiCMOS process	20	12	900	NOW	H 6.8
SEQUENTIAL ACC	ESS RANDOM ACCESS MEMORY (SARAM)					
DT70825	128K (8Kx16) the SARAM offers sequential data buffering on one port and random access on the other port.	35	25	1200	NOW	H 6.18
3.3V DUAL-PORT F	RAM					
DT71V321	16K (2K x 8) master with busy and interrupt, 3.3V low power operation.	_	25	250	NOW	H 6.19
IDT70V05	64K (8K x 8) with busy, interrupt, semaphore and master/slave select. 3.3V low power operation.		35	350	NOW	H 6.20
DT70V06	128K (16K x 8) with busy, interrupt, semaphore and master/slave select. 3.3V low power operation.		35	350	NOW	H 6.22
DT70V07	256K (32K x 8) with busy, interrupt, semaphore and master/slave select. 3.3V low power operation.	-	35	350	NOW	H 6.24
DT70V24	64K (4K x 16) with busy, interrupt, semaphore and master/slave select. 3.3V low power operation.		35	350	NOW	H 6.21
DT70V25	128K (8K x 16) industry's largest monolithic dual-port RAM with busy, interrupt, semaphores and master/slave select. 3.3V low power operation.		35	350	NOW	H 6.23
DT70V26	256K (16K x 16) with busy, semaphore, and master/slave select. 3.3V low power operation.	_	35	350	NOW	H 6.25
DT70V261	256K (16K x 16) with busy, interrupt, semaphore and master/slave select. 3.3V low power operation.	_	35	350	NOW	H 6.26

### **High-Speed CMOS and BiCMOS Module Products**

- High-density, high-performance module products for commercial and military applications
- Standard module products are used in a wide range of applications, such as personal computers, workstations, video systems, data communications, telecommunications, add-on VMEtype cards, test systems, DSP systems, electronic surveillance, quidance systems, and intelligent controller systems.
- Fully customized module solutions are available to achieve optimum system integration and performance. Custom modules take advantage of IDT's experienced design, test, and manufacturing teams all working with the highest-performance components available.
- Modules are built using state-of-the-art techniques in surfacemount technology. Typically, monolithic components are doublesided surface mounted onto multi-layered FR-4 epoxy laminate substrates or co-fired ceramic substrates
- A wide variety of module packages are available offering the optimum combination of pin count and board area. Some of these packages include industry standard DIPs, ZIPs, SIMMs and PGAs, in addition to other unique module packaging, such as SIPs, DSIPs, QIPs, HIPs, and advanced high-density connectors
- · Custom multichip module capabilities are available

Part Number   Description   Max. Speed (ns)   May   Avail.   Page						Data
CUSTOM MODULES   AND MULTICHIP MODULES	Part Number	Description	•	` '	Δvail	Book
CPU-based Modules - RISC, CISC, DSP, custom ASIC   NOW     Please consult factory or call your local sales representative for more details.   SRAM MODULES     DT7MP4120				00/11 1.	7,7011.	ruge
Please consult factory or call your local sales representative for more details.	Memory-based Modu	ules - SRAM, DRAM, non-volatile RAM			NOW	
SPAM MODULES	CPU-based Modules	- RISC, CISC, DSP, custom ASIC			NOW	
IDT7MP4120	Please consult factor	y or call your local sales representative for more details.				
DT7MP4045   256K x 32 Static RAM Module   — 12   NOW H 7.7	SRAM MODULES					
IDT7M4013	IDT7MP4120	1M x 32 Static RAM Module		25	NOW	H 7.6
DT7MP4036	IDT7MP4045	256K x 32 Static RAM Module	_	12	NOW	H 7.7
IDT7M4003   32K x 32 Static RAM Module   30   30   NOW   H 7.8	IDT7M4013	128K x 32 Static RAM Module	25	20	NOW	H 7.8
DTTM4084	IDT7MP4036	64K x 32 Static RAM Module	_	12	NOW	H 7.9
IDT7MP6182   512K x 8 Static RAM Module   30   70   NOW   H 7.11	IDT7M4003	32K x 32 Static RAM Module	30	30	NOW	H 7.8
IDT7MB4048	IDT7M4084	2M x 8 Static RAM Module		55	NOW	H 7.10
AB6F	IDT7M4048	512K x 8 Static RAM Module	30	70	NOW	H 7.11
DT7MP6135/53   512KB Write-back Secondary Cache Module	IDT7MB4048	512K x 8 Static RAM Module		25	NOW	H 7.11
For the 486 CPU and Intel 82420TX core logic	I486™ & PENTIUM™	MICROPROCESSOR SECONDARY CACHE MODULE	S			
IDT7MP6181   256KB Secondary Cache Module for the Pentium CPU	IDT7MP6135/53		-	33MHz	NOW	H 7.20
DT7MP6141/43   512KB Secondary Cache Module for the Pentium CPU	IDT7MP6182	512KB Secondary Cache Module for the Pentium™ CPU		9	NOW	CALL
IDT7MP6140/42         256KB Secondary Cache Module for the Pentium CPU         —         9         NOW         H 7.21           IDT7MP6145         512KB Secondary Cache Module for the PowerPC™ CPU         —         9         NOW         H 7.21           IDT7MP6144         256KB Secondary Cache Module for the PowerPC CPU         —         9         NOW         H 7.21           IDT7MP6157         256KB Secondary Cache Module for the Pentium CPU         —         15         NOW         H 7.22           IDT7MP6134/52         256KB Write-back Secondary Cache Module for the 486 CPU and Intel 82420TX core logic         —         33MHz         NOW         H 7.20           IDT7MP6119         256KB Fully Integrated Write-back Secondary Cache Module for the Module for the 486 CPU         —         33MHz         NOW         H 7.18           IDT7MP6122         256KB Write-back Secondary Cache Module for the 486 CPU         —         33MHz         NOW         H 7.19           IDT7MP6087         256KB Secondary Cache Module for the 486 CPU         —         33MHz         NOW         H 7.14           IDT7MP6118         128KB Fully Integrated Write-back Secondary Cache Module for the 486 CPU         —         33MHz         NOW         H 7.18           IDT7MP6133/51         128KB Write-back Secondary Cache Module for the 486 CPU and Intel 82420TX core logic	IDT7MP6181	256KB Secondary Cache Module for the Pentium CPU		9	NOW	CALL
IDT7MP6145         512KB Secondary Cache Module for the PowerPC™ CPU         9         NOW         H 7.21           IDT7MP6144         256KB Secondary Cache Module for the PowerPC CPU         9         NOW         H 7.21           IDT7MP6157         256KB Secondary Cache Module for the Pentium CPU         15         NOW         H 7.22           IDT7MP6134/52         256KB Write-back Secondary Cache Module for the 486 CPU and Intel 82420TX core logic         33MHz         NOW         H 7.20           IDT7MP6119         256KB Fully Integrated Write-back Secondary Cache Module for the 486 CPU         33MHz         NOW         H 7.18           IDT7MP6122         256KB Write-back Secondary Cache Module for the 486 CPU and OPTi 82C499, VLSI 82C480 core logic         33MHz         NOW         H 7.19           IDT7MP6105         256KB TurboCache SIMM for the 486 CPU         —         33MHz         NOW         H 7.17           IDT7MP6087         256KB Secondary Cache Module for the 486 CPU         —         33MHz         NOW         H 7.18           IDT7MP6118         128KB Fully Integrated Write-back Secondary Cache Module for the 486 CPU         —         33MHz         NOW         H 7.18           IDT7MP6133/51         128KB Write-back Secondary Cache Module for the Module for the 486 CPU and Intel 82420TX core logic         —         33MHz         NOW         H 7.19	IDT7MP6141/43	512KB Secondary Cache Module for the Pentium CPU	_	9	NOW	H 7.21
DT7MP6144   256KB Secondary Cache Module for the PowerPC CPU   9   NOW   H 7.21	IDT7MP6140/42	256KB Secondary Cache Module for the Pentium CPU	_	9	NOW	H 7.21
IDT7MP6157   256KB Secondary Cache Module for the Pentium CPU   15   NOW   H 7.22	IDT7MP6145	512KB Secondary Cache Module for the PowerPC™ CPU	_	9	NOW	H 7.21
IDT7MP6134/52   256KB Write-back Secondary Cache Module	IDT7MP6144	256KB Secondary Cache Module for the PowerPC CPU		9	NOW	H 7.21
for the 486 CPU and Intel 82420TX core logic           IDT7MP6119         256KB Fully Integrated Write-back Secondary Cache Module for the 486 CPU         —         33MHz         NOW         H 7.18           IDT7MP6122         256KB Write-back Secondary Cache Module for the 486 CPU and OPTi 82C499, VLSI 82C480 core logic         —         33MHz         NOW         H 7.19           IDT7MP6105         256KB TurboCache SIMM for the 486 CPU         —         33MHz         NOW         H 7.17           IDT7MP6087         256KB Secondary Cache Module for the 486 CPU         —         33MHz         NOW         H 7.14           IDT7MP6118         128KB Fully Integrated Write-back Secondary Cache Module for the 486 CPU         —         33MHz         NOW         H 7.18           IDT7MP6133/51         128KB Write-back Secondary Cache Module for the 486 CPU and Intel 82420TX core logic         —         33MHz         NOW         H 7.20           IDT7MP6121         128KB Write-back Secondary Cache Module for the         —         33MHz         NOW         H 7.19	IDT7MP6157	256KB Secondary Cache Module for the Pentium CPU	_	15	NOW	H 7.22
Module for the 486 CPU           IDT7MP6122         256KB Write-back Secondary Cache Module for the 486 CPU and OPTi 82C499, VLSI 82C480 core logic         — 33MHz         NOW         H 7.19           IDT7MP6105         256KB TurboCache SIMM for the 486 CPU         — 33MHz         NOW         H 7.17           IDT7MP6087         256KB Secondary Cache Module for the 486 CPU         — 33MHz         NOW         H 7.14           IDT7MP6118         128KB Fully Integrated Write-back Secondary Cache Module for the 486 CPU         — 33MHz         NOW         H 7.18           IDT7MP6133/51         128KB Write-back Secondary Cache Module for the 486 CPU and Intel 82420TX core logic         — 33MHz         NOW         H 7.20           IDT7MP6121         128KB Write-back Secondary Cache Module for the         — 33MHz         NOW         H 7.19	IDT7MP6134/52		_	33MHz	NOW	H 7.20
486 CPU and OPTi 82C499, VLSI 82C480 core logic         IDT7MP6105       256KB TurboCache SIMM for the 486 CPU       —       33MHz       NOW       H 7.17         IDT7MP6087       256KB Secondary Cache Module for the 486 CPU       —       33MHz       NOW       H 7.14         IDT7MP6118       128KB Fully Integrated Write-back Secondary Cache Module for the 486 CPU       —       33MHz       NOW       H 7.18         IDT7MP6133/51       128KB Write-back Secondary Cache Module for the 486 CPU and Intel 82420TX core logic       —       33MHz       NOW       H 7.20         IDT7MP6121       128KB Write-back Secondary Cache Module for the       —       33MHz       NOW       H 7.19	IDT7MP6119		_	33MHz	NOW	H 7.18
IDT7MP6087 256KB Secondary Cache Module for the 486 CPU — 33MHz NOW H 7.14  IDT7MP6118 128KB Fully Integrated Write-back Secondary Cache — 33MHz NOW H 7.18  Module for the 486 CPU  IDT7MP6133/51 128KB Write-back Secondary Cache Module — 33MHz NOW H 7.20  for the 486 CPU and Intel 82420TX core logic  IDT7MP6121 128KB Write-back Secondary Cache Module for the — 33MHz NOW H 7.19	IDT7MP6122		_	33MHz	NOW	H 7.19
IDT7MP6118	IDT7MP6105	256KB TurboCache SIMM for the 486 CPU	_	33MHz	NOW	H 7.17
Module for the 486 CPU	IDT7MP6087	256KB Secondary Cache Module for the 486 CPU	_	33MHz	NOW	H 7.14
for the 486 CPU and Intel 82420TX core logic  IDT7MP6121 128KB Write-back Secondary Cache Module for the — 33MHz NOW H 7.19	IDT7MP6118		_	33MHz	NOW	H 7.18
,	IDT7MP6133/51		_	33MHz	NOW	H 7.20
	IDT7MP6121	·	_	33MHz	NOW	H 7.19

					Data
		Max. S	peed (ns)		Book
Part Number	Description	Mil.	Com'l.	Avail.	Page
IDT7MP6104	128KB TurboCache SIMM for the 486 CPU		33MHz	NOW	H 7.17
IDT7MB6098A	128KB TurboCache Module for the 486 CPU	_	33MHz	NOW	H 7.16
IDT7MP6086	128KB Secondary Cache Module for the 486 CPU		33MHz	NOW	H 7.15
IDT7MP6085	128KB Secondary Cache Module for the 486 CPU	_	33MHz	NOW	H 7.14
R4000 MICROPR	OCESSOR SECONDARY CACHE MODULES				
IDT7MP6048	Flexi-Cache™ Development Tool for the		15	NOM	H 7.13
	for the IDT79R4000 CPU				
DUAL-PORT MO	DULES				
IDT7M1014	4K x 36 Dual-Port Module	20	15	NOW	H 7.3
IDT7M1024	4K x 36 Synchronous Dual-Port Module	25	20	NOW	H 7.4
IDT7M1002	16K x 32 Dual-Port Module	40	30	NOW	H 7.1
IDT7M1001	128K x 8 Dual-Port Module	50	35	NOW	H 7.2
IDT7M1003	64K x 8 Dual-Port Module	50	35	NOW	H 7.2
FIFO MODULES					
IDT7M208	64K x 9 FIFO Module	30	20	NOW	H 7.5
IDT7M207	32K x 9 FIFO Module	30	20	NOW	H 7.5



# FIFO CROSS REFERENCE GUIDES

### SYNCHRONOUS (CLOCKED) CROSS REFERENCE

PART	NUMBER
TI	IDT
SN74ACT72211L	IDT72211L
SN74ACT72221L	IDT72221L
SN74ACT72231L	IDT72231L
SN74ACT72241L	IDT72411L
SN74ACT7882*	IDT72235LB
SN74ACT7884*	IDT72245LB
SN74ACT7801*	IDT72225LB
SN74ACT7803*	IDT72215LB
SN74ACT7805*	IDT72205LB
SN74ACT7807*	IDT72311L
SN74ACT7811*	IDT72225LB
SN74ABT7819*	IDT72615L

AGES
IDT
J
J
PF
PF
PF

IC WORKS	IDT
ICW89C211	IDT72211L
ICW89C221	IDT72221L
ICW89C231	IDT72231L
ICW89C241	IDT72241L

ICW	IDT
L	J

CYPRESS	IDT
CY7C441*	IDT72211L
CY7C443*	IDT72231L
CY7C445/455*	IDT72215LB
CY7C446/456*	IDT72225LB
CY7C447/457*	IDT72235LB

П	CYP	IDT	l
	JC	J	
ı	LMB	LB	l
ı	NC	PF	l
I	PC	TP	l
ł	LC	L L	ı
1	DC	D	l

QSI	IDT
QS7211*	IDT72211L
QS7212*	IDT72221L
QS7223*	IDT72231L
QS7224*	IDT72241L

QSI	IDT
LB	LB
JR	J

PARADIGM	IDT
PDM42205	IDT72205LB
PDM42215	IDT72215LB
PDM42225	IDT72225LB

	J_
G	G

SHARP	IDT
LH5492*	IDT72241
LH540215*	IDT72215LB
LH540225*	IDT72225LB

SHP	IDT
U	J

<sup>\*</sup> Functionally Compatible

### **ASYNCHRONOUS CROSS REFERENCE**

PART	NUMBER	PACKA	
AMD	IDT	AMD	
AM7200	IDT7200L	RC	
AM7201	IDT7201LA	DC	
AM7202	IDT7202LA	JC	
AM7203	IDT7203L	BXA	
AM7204	IDT7204L	N	
AM7205	IDT7205L	PC	
AM67C401	IDT72401L		
AM67C402	IDT72402L	1	
AM67C4013	IDT72403L		
AM67C4023	IDT72404L		
AM67C4033	IDT72413L	1	

PACKAGES		
AMD	IDT	
RC	TP	
DC	D	
JC	J	
BXA	DB	
N	Р	
PC	Р	

CY7C420	IDT7201LA
CY7C421	IDT7201LA
CY7C424	IDT7202LA
CY7C425	IDT7202LA
CY7C428/429	IDT7203L
CY7C432/433	IDT7204L
CY7C460	IDT7205L
CY7C462	IDT7206L
CY3341	IDT72401L
CY7C401	IDT72401L
CY7C402	IDT72402L
CY7C403	IDT72403L
CY7C404	IDT72404L

IDT

**CYPRESS** 

ı	CYP	IDT
ı	PC	Р
1	DC	D
Ш	DMB	DB
ı	PC	TP
ı	JC	٦
l	DC	TC
	LMB	LB

MOSEL	IDT
MS7200	IDT7200L
MS7201	IDT7201LA
MS7202	IDT7202LA
MS7203	IDT7203L
MS7204	IDT7204L

MSL	IDT
NC	TP
JC	J
PC	Р

SGS	IDT
MK45H01	IDT7201LA
MK45H02	IDT7202LA
MK45H03	IDT7203L
MK45H04	IDT7204L
MK45H08	IDT7205L

SGS	IDT
N	Р
K	J

QSI	IDT	QSI	
QS7201	IDT7201LA	-	Γ
QS7202	IDT7202LA	JR	Γ
QS7203	IDT7203L	P6	Γ
QS7204	IDT7204L	S3	

	QSI	IDT
Ш	-	TΡ
H	JR	7
H	P6	Р
	S3	SO

TI	IDT
SN74ACT7200L	IDT7200L
SN74ACT7201L	IDT7201LA
SN74ACT7202L	IDT7202LA
SN74ACT7203L	IDT7203L
SN74ACT7204L	IDT7204L
SN54ALS236	IDT72401L
SN74ALS236	IDT72401L
SN54ALS234	IDT72403L
SN74ALS234	IDT72403L
SN54ALS235	IDT72413L
SN74ALS235	IDT72413L

NAT. SEMI

NMF512X9

NMF1024X9

NMF2048X9

NMF4098X9

Ti	IDT
NP	TP
RJ	J
_DV	SO
	-

NS

PC

LCC

IDT

P

SAMSUNG	IDT	SAM	IDT
KM75C01	IDT7201LA	AP	Р
KM75C02	IDT7202LA	AN	TP
KM75C03	IDT7203L	AJ	J

SHARP	IDT
LH5495	IDT7200L
LH5496	IDT7201LA
LH5497	IDT7202LA
LH5498	IDT7203L
LH5499	IDT7204L
LH540205	IDT7205L
LH540206	IDT7206L

SHP	IDT
D	TP
U	J
-	Р

MICRON	IDT	MIC	IDT
MT52C9005	IDT7201LA	W	Р
MT52C9010	IDT7202LA	С	D
MT52C9020	IDT7203L	EJ	J

IDT

IDT7201LA

IDT7202LA

IDT7203L

IDT7204L

Guidelines	for using	the cross	reference	tables:

- 1. Match part number.
- 2. Match package.
- 3. See package/speed availability chart.

### **ORDERING INFORMATION**

IDT 72xxxx

XX XXX

Device Type Power Speed

Package Temp Range



### SMP CROSS REFERENCE GUIDE

CYPRESS	IDT
CY7C130-35PC	IDT7130SA35P
45PC	45P
55PC	55P
35DC	35C
45DC	45C
55DC	55C
25LC	25L48
35LC	35L48
45LC	45L48
55LC	55L48
35DMB	35CB
45DMB	45CB
55DMB	55CB
35LMB	35L48B
45LMB	45L48B
55LMB	55L48B
CY7C131-25JC	IDT7130SA25J
35JC	35J
45JC	45J
55JC	55J
CY7C132-35PC	IDT7132SA35P
45PC	45P
55PC	55P
35DC	35C
45DC	45C
55DC	55C
25LC	25L48
35LC	35L48
45LC	45L48
55LC	55L48
35DMB	35CB
45DMB	45CB
55DMB	55CB
35LMB	35L48B
45LMB	45L48B
55LMB	55L48B
CY7C136-25JC	IDT71321SA25J
35JC	35J
45JC	45J
55JC	55J
CY7B134-35PC	IDT7134SA35P
25DC	25C
35DC	35C
35DMB	35CB
25LC	25L48
35LC	35L48
35LMB	35L48B
CY7B135-25JC	IDT7134SA25J
35JC	35J
3330	330

CYPRESS	IDT
CY7C140-35PC	IDT7140SA35P
45PC	45P
55PC	55P
35DC	35C
45DC	45C
55DC	55C
25LC	25L48
35LC	35L48
45LC	45L48
55LC	55L48
35DMB	35CB
45DMB	45CB
55DMB	55CB
35LMB	35L48B
	45L48B
45LMB	
55LMB CY7C141-25JC	55L48B IDT7140SA25J
35JC	35J
45JC	145J
55JC	55J
CY7C142-35PC	IDT7142SA35P
45PC	45P
155PC	55P
35DC	35C
45DC	45C
55DC	55C
25LC	25L48
35LC	35L48
45LC	45L48
55LC	55L48
35DMB	35CB
45DMB	45CB
55DMB	55CB
35LMB	35L48B
45LMB	45L48B
55LMB	55L48B
CY7C146-25JC	IDT71421SA25J
35JC	35J
45JC	45J
55JC	55J
CY7B1342-25JC	IDT71342SA25J
35JC	35J
CY7B144-25GC	IDT7005S25G
35GC	35G
25JC	25J
35JC	35J
35GMB	35GB

MHS	IDT
MG67133H5	IDT7133SA25G
K5	35G
M5	45G
N5	55G
KMB	35GB
MMB	45GB
NMB	55GB
MS67133H	IDT7133SA25J
K5	35J
M5	45J
N5	55J
HMG67024H5	IDT7024S25G
K5	35G
M5	45G
N5	55G
KMB	35GB
MMB	45GB
NMB	55GB
HMS67024H5	IDT7024S25J
K5	35J
M5	45J
N5	55J

MHS	IDT
MG67143H5	IDT7143SA25G
K5	35G
M5	45G
N5	55G
KMB	35GB
MMB	45GB
NMB	55GB
MS67143H	IDT7143SA25J
K5	35J
M5	45J
N5	55J

1.10 2



### SSD CROSS REFERENCE GUIDE

PART NUMBER					
CYPRESS	IDT				
CYM1420HD-xxC	8M824SxxC				
CYM1420HD-xxMB	8M824SxxCB				
CYM1464PD-xxC	7MB4048SxxP				
CYM1465PD-xxC	7M4048LxxN				
CYM1620HD-xxC	8M624SxxC				
CYM1622HV-xxC	7MP4027SxxV				
CYM1828HG-xxC	7M4003SxxCH				
CYM1828HG-xxMB	7M4003SxxCHB				
CYM1830HD-xxC	7M4017SxxC				
CYM1830HD-xxMB	7M4017SxxCB				
CYM1831PZ-xxC	7MP4036SxxZ				
CYM1831PM-xxC	7MP4036SxxM				
CYM1838HG-xxC	7M4013SxxCH				
CYM1838HG-xxMB	7M4013SxxCHB				
CYM1840PD-xxC	7MB4067SxxP				
CYM1841PZ-xxC	7MP4045SxxZ				
CYM1841PM-xxC	7MP4045SxxM				
CYM1851PZ-xxC	7MP4120SxxZ				
CYM1851PM-xxC	7MP4120SxxM				
CYM7485PM-xxC	7MP6104SxxM				

EDI	IDT
EDI8F3264CxxMZC	7MP4036SxxZ
EDI8F32256CxxBZC	7MP4045SxxZ
EDI8F32256CxxBMC	7MP4045SxxM
EDI8M8256CxxP6C	7M4068LxxN
EDI8M8512CxxP6C	7M4048LxxN
EDI8F8512CxxM6C	7MB4048SxxP
EDI8M8512CxxM6B	7M4048SxxCB
EDI8M1664CxxC6C	8M624SxxC
EDI8M1664CxxC6B	8M624SxxCB
EDI8F3264CxxM6C	7M4017SxxC
EDI8M3264CxxC6B	7M4017SxxCB
EDI8F32256CxxB6C	7MB4067SxxP

PART NUMBER					
MICRON IDT					
MT8S6432Z-xx	7MP4036SxxZ				
MT8S6432M-xx	7MP4036SxxZ				
MT8S25632Z-xx	7MP4045SxxZ				
MT8S25632M-xx	7MP4045SxxM				

MOTOROLA	IDT
MCM32256Z-xx	7MP4045SxxZ
MCM32256SG-xx	7MP4045SxxM
MCM3264AZ-xx	7MP4036SxxZ
MCM32A128SG-xx	7MP6121SxxM
MCM32A256SG-xx	7MP6122SxxM
MCM4464-xx	7MP6084SxxM
MCM44256-xx	7MP6094SxxM

DENSE-PAC	IDT			
DPS128X32V3	7M4013SxxCH			
DPS512S8-xxC	7M4048LxxN			
DPS3232V	7M4003SxxCH			
DPS128X32V3-xx	7M4013SxxCH			

MOSAIC	IDT			
MS8512FKX-xx	7M4048LxxN			
MS8512SC-xx	7MB4048SxxP			
MS8512SCMB-xx	7M4048SxxCB			
MS1664FKX-xx	8M624SxxC			
PUMA 2S1000-xx	7M4003SxxCH			
PUMA 2S4000-xx	7M4013SxxCH			
MS3264FKX-xx	7M4017SxxC			
MS32256FKX-xx	7MB4067SxxP			

# **GENERAL INFORMATION**

# **TECHNOLOGY AND CAPABILITIES**

2

QUALITY AND RELIABILITY

3

PACKAGE DIAGRAM OUTLINES

4

FIFO PRODUCTS

)

SPECIALITY MEMORY PRODUCTS

6

SUBSYSTEMS PRODUCTS



### IDT...LEADING THE CMOS FUTURE

A major revolution is taking place in the semiconductor industry today. A new technology is rapidly displacing older NMOS and bipolar technologies as the workhorse of the '80s and beyond. That technology is high-speed CMOS. Integrated Device Technology, a company totally predicated on and dedicated to implementing high-performance CMOS products, is on the leading edge of this dramatic change.

Beginning with the introduction of the industry's fastest CMOS 2K x 8 static RAM, IDT has grown into a company with multiple divisions producing a wide range of high-speed CMOS circuits that are, in almost every case, the fastest available. These advanced products are produced with IDT's proprietary CEMOS™ technology, a twin-well, dry-etched, stepper-aligned process utilizing progressively smaller dimensions.

From inception, IDT's product strategy has been to apply the advantages of its extremely fast CEMOS technology to produce the integrated circuit elements required to implement high-performance digital systems. IDT's goal is to provide the circuits necessary to create systems which are far superior to previous generations in performance, reliability, cost, weight, and size. Many of the company's innovative product designs offer higher levels of integration, advanced architectures, higher density packaging and system enhancement features that are establishing tomorrow's industry standards. The company is committed to providing its customers with an everexpanding series of these high-speed, lower-power IC solutions to system design needs.

IDT's commitment, however, extends beyond state-of-the-arttechnology and advanced products to providing the highest level of customer service and satisfaction in the industry. Manufacturing products to exacting quality standards that provide excellent, long-term reliability is given the same level of importance and priority as device performance. IDT is also dedicated to delivering these high-quality advanced products on time. The company would like to be known not only for its technological capabilities, but also for providing its customers with quick, responsive, and courteous service.

IDT's product families are available in both commercial and military grades. As a bonus, commercial customers obtain the benefits of military processing disciplines, established to meet or exceed the stringent criteria of the applicable military specifications.

IDT is the leading U.S. supplier of high-speed CMOS circuits. The company's high-performance fast SRAM, FCT logic, high-density modules, FIFOs, multi-port memories, BiCEMOS<sup>TM</sup> ECL I/O memories, RISC SubSystems, and the 32- and 64-bit RISC microprocessor families complement each other to provide high-speed CMOS solutions for a wide range of applications and systems.

In 1993, IDT introduced its newest RISC microprocessor based on the MIPS architecture for the desktop PC, and embedded control markets. The R4600 Orion microprocessor, is the first RISC processor offering Pentium performance at a cost lower than most of Intel's 486DX line.

The R4600 is a full 64-bit implementation of the MIPS III instruction set architecture found in the popular R4000PC and R4400PC, but uses a shorter pipeline resulting in fewer stalls and, therefore, higher performance.

When compared against other processors targeted at the Windows NT market, the R4600 possesses clear advantages. The R4600 has the best performance per dollar, the best performance per watt cfonsumed, and the most efficient use of silicon for the performance attained.

Dedicated to maintaining its leadership position as a state-of-the-art IC manufacturer, IDT will continue to focus on maintaining its technology edge as well as developing a broader range of innovative products. New products and speed enhancements are continuously being added to each of the existing product families, and additional product families are being introduced. Contact your IDT field representative or factory marketing engineer for information on the most current product offerings. If you're building state-of-the-art equipment, IDT wants to help you solve your design problems.

2.1

### IDT MILITARY AND DESC-SMD PROGRAM

IDT is a leading supplier of military, high-speed CMOS circuits. The company's high-performance Static RAMs, FCT Logic Family, Complex Logic (CLP), FIFOs, Specialty Memories (SMP), ECL I/O BiCMOS Memories, 32-bit RISC Microprocessor, RISC Subsystems and high-density Subsystems Modules product lines complement each other to provide high-speed CMOS solutions to a wide range of military applications and systems. Most of these product lines offer Class B products which are fully compliant to the latest revision of MIL-STD-883, Paragraph 1.2.1. In addition, IDT offers Radiation Tolerant (RT), as well as Radiation Enhanced (RE), products.

IDT has an active program with the Defense Electronic Supply Center (DESC) to list all of IDT's military compliant

devices on Standard Military Drawings (SMD). The SMD program allows standardization of militarized products and reduction of the proliferation of non-standard source control drawings. This program will go far toward reducing the need for each defense contractor to make separate specification control drawings for purchased parts. IDT plans to have SMDs for many of its product offerings. Presently, IDT has 88 devices which are listed or pending listing. The devices are from IDT's SRAM, FCT Logic family, Complex Logic (CLP), FIFOs and Specialty Memories (SMP) product families. IDT expects to add another 20 devices to the SMD program in the near future. Users should contact either IDT or DESC for current status of products in the SMD program.

BRAM	SMD			SMD		SMD		
\$662-90069   72141L   \$692-89655   \$4FCT534/N   \$692-89667   \$54FCT540/N   \$692-89760   \$6116L   \$692-9013   72215LB   \$692-89766   \$54FCT541/N   \$692-9057   7225LB   \$692-89730   \$54FCT541/N   \$692-806015   7187   \$692-9057   7225LB   \$692-89732   \$54FCT341/N   \$692-806015   7187   \$692-90189   72245LB   \$692-89732   \$54FCT341/N   \$692-806015   7187   \$692-89189   72245LB   \$692-89532   \$54FCT399/N   \$692-806055   \$7164   \$692-89757   72200L   \$692-89652   \$54FCT399/N   \$692-80675   \$6168   \$692-91757   72200L   \$692-89652   \$54FCT399/N   \$692-80525   7164   \$692-80525   7164   \$692-80525   71256L   \$692-80533   \$54FCT833/N   \$692-80652   71256L   \$692-80533   \$4FCT833/N   \$692-80662   71256S   \$692-80708   39C10B & C   \$692-809731   \$54FCT833/N   \$692-80662   71256S   \$692-80633   49C460A/B/C   \$692-80930   \$54FCT83A/N   \$692-80633   49C460A/B/C   \$692-80930   \$692-80633   49C460A/B/C   \$692-80930   \$692-80633   49C440A/B/C   \$692-80930   \$692-806343   49C410   \$692-80233   \$54FCT138TIAT/CT   \$692-38294   7164   \$692-80637   7216L   \$692-2233   \$54FCT138TIAT/CT   \$692-38294   7164   \$692-80637   7216L   \$692-2230   \$54FCT138TIAT/CT   \$692-38294   7164   \$692-80637   7216L   \$692-92209   \$54FCT138TIAT/CT   \$692-80970   7188   \$692-80630   7127L   \$692-92209   \$54FCT141A/TA/CT   \$692-80970   7188   \$692-80680   7138A/T143LA   \$692-80730   \$54FCT143A/A   \$692-92209   \$54FCT14A/TA/CT   \$692-80970   7188   \$692-80730   \$54FCT14A/TA/CT   \$692-80970   7188   \$692-	SRAM	IDT	5962-93177					
5962-88740         6118LA         5962-93138         72220L         5962-89768         54FCT541/A           5962-88015         7187         5962-92057         72225LB         5962-89733         54FCT191/A           5962-88015         7187         5962-93189         72245LB         5962-89732         54FCT241/A           5962-88075         6188         5962-99757         72200L         5962-89532         54FCT399/A           5962-88525         71256L         5962-99778         72200L         5962-89531         54FCT534/A           5962-88525         71256L         5962-89783         39C10B & C         5962-89731         54FCT583/A           5962-88652         71256L         5962-88533         49C450A/B/C         5962-89730         54FCT583/A           5962-88613         71682L         5962-88533         49C450A/B/C         5962-9000         29FCT520A/B/C           5962-89891         7198         5962-88633         49C410         5662-92205         29FCT520A/B/C           5962-89690         6119         5962-86973         7216L         5962-92203         54FCT13A/T/CT           5962-89600         7164         5962-9669         7217L         5962-92209         54FCT161TA/T/CT           5962-89612         7188	21222		5962-92069	72141L	5962-88655	54FCT534/A		
### Sec.			5962-92101		5962-89767			
\$962.88615   \$7187   \$5962.93189   \$72245LB   \$5962.98732   \$54FCT241/A   \$5962.88655   \$6188/7198/7188   \$5962.91757   \$72200L   \$5962.995652   \$54FCT397A   \$5962.895652   \$54FCT397A   \$5962.895652   \$54FCT397A   \$5962.895652   \$54FCT397A   \$5962.895652   \$71256L   \$5962.87708   \$39C108 & \$C\$   \$5962.89731   \$54FCT534/A   \$5962.885652   \$71256L   \$5962.88563   \$49C460A/B/C   \$5962.99331   \$54FCT534/A   \$5962.886611   \$71682L   \$5962.88563   \$49C460A/B/C   \$5962.90901   \$29FCT52A/B/C   \$5962.89891   \$7198   \$5962.88563   \$49C460A/B/C   \$5962.90205   \$29FCT52A/B/C   \$5962.99991   \$7198   \$5962.88563   \$49C410   \$5962.9025   \$29FCT52A/B/C   \$5962.99991   \$7198   \$5962.88563   \$49C410   \$5962.9025   \$49FCT806/A/806/A   \$5962.98593   \$7164   \$5962.86873   \$7216L   \$5962.90293   \$54FCT1371A/T/CT   \$5962.98690   \$6116   \$5962.86873   \$7216L   \$5962.90290   \$54FCT16371A/T/CT   \$5962.98690   \$7188   \$5962.88733   \$7210   \$5962.90290   \$54FCT16371A/T/CT   \$5962.89690   \$7188   \$5962.88733   \$7210   \$5962.90290   \$54FCT16371A/T/CT   \$5962.89690   \$7188   \$5962.89732   \$7962.90210   \$5962.90210   \$54FCT16371A/T/CT   \$5962.89790   \$71682   \$1006   \$7174   \$7			5962-93138	72220L	5962-89766	54FCT541/A		
\$962.86859 6198/7198/7188 5962.91757 72200L 5962.99513 54FCT399/A 5962.86705 6168 5962.86705 77250L 5962.99513 54FCT839/B 5962.85525 7164 CLP IDT 5962.89513 54FCT839/B 5962.88552 71256L 5962.8708 39C.108 & C 5962.99730 54FCT833/B 5962.88562 71256S 5962.88533 49C.460A/B/C 5962.99310 29FCT52A/B/C 5962.88662 71256S 5962.88613 39C.600/A 5962.9205 29FCT52A/B/C 5962.88611 71682L 5962.88643 49C.410 5962.92205 29FCT52A/B/C 5962.88630 6116 5962.88643 49C.410 5962.9223 54FCT188T/AT/CT 5962.89392 6198 5962.88643 49C.410 5962.9223 54FCT188T/AT/CT 5962.89204 7164 5962.8673 7216L 5962.92208 54FCT188T/AT/CT 5962.89204 7164 5962.8733 7210 5962.92210 54FCT183T/AT/CT 5962.89217 71982 5962.92122 49C.465/A 5962.92210 54FCT183T/AT/CT 5962.89790 71682 LOGIC IDT 5962.92213 54FCT241/TA/T/CT 5962.99790 71682 LOGIC IDT 5962.92213 54FCT241/TA/T/CT 5962.89790 71682 5962.8733 54FCT244/TA 5962.92230 54FCT183T/AT/CT 5962.89790 71682 5962.8733 54FCT244/TA 5962.92230 54FCT244/TA/T/CT 5962.89790 71682 5962.87630 54FCT244/A 5962.92230 54FCT244/TA/T/CT 5962.89790 71682 5962.87630 54FCT244/A 5962.92230 54FCT244/TA/T/CT 5962.89790 7132/7142 5962.87630 54FCT244/A 5962.92230 54FCT244/TA/T/CT 5962.88610 71332/7143SA 5962.87634 54FCT373/A/A 5962.92211 54FCT257/TA/T/CT 5962.89665 7133L/7/143LA 5962.87634 54FCT373/A/A 5962.92211 54FCT297/TA/T/CT 5962.99740 7134 5962.87634 54FCT373/A/A 5962.92216 54FCT297/TA/T/CT 5962.91602 7024 5962.87655 54FCT374/A 5962.92216 54FCT297/TA/T/CT 5962.91602 7024 5962.87655 54FCT374/A 5962.92216 54FCT377/A/T/CT 5962.91602 7024 5962.87655 54FCT374/A 5962.92216 54FCT377/A/T/CT 5962.91662 7024 5962.88680 54FCT37/A/A 5962.92216 54FCT377/A/T/CT 5962.98686 7204L 5962.88686 54FCT37/A/A 5962.92230 54FCT377/A/T/CT 5962.98530 7014S 5962.88680 54FCT37/A/A 5962.92230 54FCT377/A/T/CT 5962.98530 7014S 5962.88680 54FCT37/A/A 5962.92230 54FCT37/A			5962-92057	72225LB	5962-89733	54FCT191/A		
S962-86705			5962-93189	72245LB	5962-89732	54FCT241/A		
5962-89525         7164         CLP         IDT         5962-89731         54FCT833AB           5962-88652         71256L         5962-87708         390108 & C         5962-89730         54FCT833AB           5962-88662         71256S         5962-88533         49C460AB/C         5962-9001         29FCT52AB/BC           5962-88611         7198         5962-88633         49C460AB/C         5962-90205         29FCT520AB/BC           5962-889891         7198         5962-88633         49C410         5962-92215         49FCT805/A966/A           5962-89890         6118         5962-88673         7216L         5962-92203         54FCT138TAT/CT           5962-89990         6116         5962-86873         7216L         5962-92209         54FCT16TTAT/CT           5962-89692         7188         5962-87686         7217L         5962-92209         54FCT16TTAT/CT           5962-89712         71982         5962-92122         49C465/A         5962-92210         54FCT183TAT/CT           5962-89790         71682         LOGIC         IDT         5962-90213         54FCT244TA         5962-90213         54FCT244TAT/CT           5962-88675         7130/7140         5962-87630         54FCT244/A         5962-90213         54FCT244TAT/CT         <			5962-91757	72200L	5962-89652	54FCT399/A		
S982-88552   71256L		****			5962-89513	54FCT574/A		
5962-88662         71256S         5962-8770B         390108 & C         5962-9901         29FCT52APIC           5962-88611         71682L         5962-88613         39C60/A         5962-92205         29FCT52APIC           5962-88981         7198         5962-88613         39C60/A         5962-92215         29FCT52CAPIC           5962-89890         6116         5962-86867         7217L         5962-9223         54FCT138TATCT           5962-89690         6116         5962-86873         7210L         5962-92209         54FCT161TATCT           5962-89692         7188         5962-87686         7217L         5962-92209         54FCT163TATCT           5962-89792         7188         5962-92122         49C465/A         5962-92209         54FCT161TATCT           5962-89790         71692         LOGIC         IDT         5962-9213         54FCT244/A           5962-86875         7130/7140         5962-87630         54FCT244/A         5962-92213         54FCT244TATCT           5962-886875         7130/7142         5962-87629         54FCT245/A         5962-92215         54FCT245TATCT           5962-886875         7130/7140         5962-87629         54FCT299/A         5962-92215         54FCT227TATCT           5962-88610			CLP	IDT	5962-89731	54FCT833A/B		
5962-868611         71682L         5962-88613         39C60/A         5962-9901         29FCT52A/B/C           5962-889811         7198         5962-88613         39C60/A         5962-92157         49FCT805/A/806/A           5962-89892         6198         5962-88643         49C410         5962-92233         54FCT18T/AT/CT           5962-89690         6116         5962-86863         7216L         5962-92208         54FCT16T/AT/CT           5962-89692         7188         5962-86783         7210         5962-92209         54FCT16T/AT/CT           5962-89712         71982         5962-92122         49C465/A         5962-9220         54FCT193/A           5962-89712         71982         5962-92122         49C465/A         5962-9223         54FCT2913/A           5962-89700         71682         LOGIC         IDT         5962-9223         54FCT241/AT/CT           5962-86875         7130/7140         5962-87630         54FCT245/A         5962-92213         54FCT241/AT/CT           5962-86870         7132/7142         5962-876630         54FCT245/A         5962-92214         54FCT24T/AT/CT           5962-86700         7132/7143         5962-87654         54FCT237/A         5962-92214         54FCT23T/AT/CT           5962-88665 <td></td> <td></td> <td>5062 97709</td> <td>30C10B &amp; C</td> <td>5962-89730</td> <td>54FCT543/A</td>			5062 97709	30C10B & C	5962-89730	54FCT543/A		
S962-89611   7188					5962-90901			
5962-89891         7188         5962-88643         49C410         5962-92157         49FCT805IA/8060IA           5962-89990         6116         5962-886867         7217L         5962-92203         54FCT157IATICT           5962-89692         7188         5962-87686         7217L         5962-92209         54FCT161TIATICT           5962-89790         71682         5962-92122         49C465/A         5962-92210         54FCT163TIATICT           5962-89790         71682         LOGIC         IDT         5962-92210         54FCT163TIATICT           5962-89790         71682         LOGIC         IDT         5962-92210         54FCT240TATICT           5962-86870         7130/7140         5962-87629         54FCT245/A         5962-92213         54FCT244TIATICT           5962-86875         7130/7140         5962-87629         54FCT245/A         5962-92214         54FCT245TIATICT           5962-88610         7133SA/7143SA         5962-87644         54FCT373/A         5962-92211         54FCT273TATICT           5962-89665         7131A/143LA         5962-87628         54FCT374/A         5962-92216         54FCT237IATICT           5962-89764         7134         5962-87654         54FCT137/A         5962-92216         54FCT37ATIATICT					5962-92205	29FCT520AT/BT/CT		
S962-89690   6116   5962-86873   7216L   5962-92233   54FCT138/TAT/CT   5962-89692   7164   5962-87686   7217L   5962-92209   54FCT161T/AT/CT   5962-89692   7188   5962-86733   7210   5962-92209   54FCT161T/AT/CT   5962-89712   71982   5962-92122   49C465/A   5962-92210   54FCT163T/AT/CT   5962-89712   71982   5962-92122   49C465/A   5962-926069   54FCT193/A   5962-92213   54FCT240T/AT/CT   5962-89790   71682   LOGIC   IDT   5962-92213   54FCT240T/AT/CT   5962-86875   7130/7140   5962-87629   54FCT245/A   5962-92213   54FCT244T/AT/CT   5962-86875   7130/7140   5962-87629   54FCT245/A   5962-92214   54FCT245/AT/CT   5962-86802   7132/7142   5962-86862   54FCT299/A   5962-92214   54FCT245/AT/CT   5962-88660   7133SA/7143SA   5962-87624   54FCT373/A   5962-92215   54FCT273T/AT/CT   5962-88665   7133LA/7143LA   5962-87624   54FCT373/A   5962-92216   54FCT297/AT/CT   5962-88665   7133LA/7143LA   5962-87624   54FCT377/A   5962-92216   54FCT273/AT/CT   5962-91687   7006   5962-87627   54FCT37/A   5962-92216   54FCT373/AT/CT   5962-91687   7025   5962-87655   54FCT240/A   5962-92219   54FCT377T/AT/CT   5962-91617   7025   5962-87655   54FCT240/A   5962-92219   54FCT377T/AT/CT   5962-91662   7024   5962-87656   54FCT273/A   5962-92219   54FCT377T/AT/CT   5962-91662   7024   5962-89666   54FCT297/A   5962-92219   54FCT39T/AT/CT   5962-91662   7024   5962-89533   54FCT861/AB   5962-92234   54FCT534TA/T/CT   5962-87531   7014S   5962-88533   54FCT861/AB   5962-92234   54FCT534TA/T/CT   5962-88669   7204L   5962-88669   5962-88669   54FCT834TA/T/CT   5962-88669   7204L   5962-88669   54FCT834/AB   5962-92230   54FCT544TA/T/CT   5962-89668   7204L   5962-88669   54FCT834/AB   5962-92230   54FCT544TA/T/CT   5962-89669   7204L   5962-88669   54FCT834/AB   5962-92230   54FCT544TA/T/CT   5962-89669   7204L   5962-88669   54FCT834/AB   5962-92230   54FCT544TA/T/CT   5962-89668   7204L   5962-88669   54FCT834/AB   5962-92230   54FCT544TA/T/CT   5962-89668   7204L   5962-88669   54FCT83A/AB   5962-92230   54FCT645TA/T/CT   5962-8					5962-92157	49FCT805/A/806/A		
\$962-98294 7164 5962-87686 7217L 5962-92208 54FCT157T/AT/CT 5962-89699 7188 5962-88733 7210 5962-92200 54FCT163T/AT/CT 5962-89712 71982 5962-92122 49C465/A 5962-92210 54FCT163T/AT/CT 5962-89790 71682 LOGIC IDT 5962-92232 54FCT244T/AT/CT 5962-89790 71682 LOGIC IDT 5962-92232 54FCT244T/AT/CT 5962-89790 71682 LOGIC IDT 5962-92232 54FCT244T/AT/CT 5962-86665 7130/7140 5962-87629 54FCT2445/A 5962-92233 54FCT244T/AT/CT 5962-87002 7132/7142 5962-86662 54FCT299/A 5962-92211 54FCT245T/AT/CT 5962-88000 71332A7/143SA 5962-87629 54FCT39/A/A 5962-92211 54FCT257T/AT/CT 5962-88665 7133LA7/143LA 5962-87629 54FCT37/A/A 5962-92216 54FCT297/AT/CT 5962-89665 7133LA7/143LA 5962-87629 54FCT37/A/A 5962-92216 54FCT297/AT/CT 5962-89764 7134 5962-87629 54FCT37/A/A 5962-92216 54FCT297/AT/CT 5962-89764 7134 5962-87625 54FCT37/A/A 5962-92216 54FCT297/AT/CT 5962-91608 7006 5962-87655 54FCT37/A/A 5962-92218 54FCT37AT/A/T/CT 5962-91602 7024 5962-87655 54FCT273/A 5962-92218 54FCT37AT/A/T/CT 5962-91602 7024 5962-87655 54FCT273/A 5962-92219 54FCT37AT/A/T/CT 5962-91602 7024 5962-87655 54FCT273/A 5962-92219 54FCT37AT/A/T/CT 5962-91602 7024 5962-87656 54FCT273/A 5962-9212 54FCT399T/AT/CT 5962-91602 7024 5962-87656 54FCT273/A 5962-9212 54FCT399T/AT/CT 5962-91602 7024 5962-87656 54FCT273/A 5962-92218 54FCT399T/AT/CT 5962-91602 7024 5962-88665 54FCT827A/B 5962-92214 54FCT399T/AT/CT 5962-91602 7024 5962-88665 54FCT827A/B 5962-92214 54FCT399T/AT/CT 5962-98660 54FCT821A/B 5962-92234 54FCT534T/AT/CT 5962-89533 54FC68841/B 5962-92234 54FCT534T/AT/CT 5962-89566 7203L 5962-88575 54FCT821A/B 5962-92230 54FCT534T/AT/CT 5962-89666 7200L 5962-88669 54FCT823A/B 5962-92220 54FCT534T/AT/CT 5962-89660 7203S 5962-88669 54FCT823A/B 5962-92220 54FCT534T/AT/CT 5962-89660 7203L 5962-88669 54FCT823A/B 5962-92223 54FCT534T/AT/CT 5962-89660 7203L 5962-88669 54FCT823A/B 5962-92223 54FCT634T/AT/CT 5962-89660 7200L 5962-88667 54FCT83A/B 5962-92223 54FCT634T/AT/CT 5962-89660 7200L 5962-88667 54FCT83A/B 5962-92220 54FCT634T/AT/CT 5962-89660 7200L 5962-88665 54FCT83A/A 5962-92220					5962-92233	54FCT138T/AT/CT		
5962-30692         7188         5962-88733         7210         5962-92210         54FCT161TATI/CT           5962-89712         71982         5962-92122         49C465/A         5962-92210         54FCT163TATI/CT           5962-89790         71682         LOGIC         IDT         5962-92232         54FCT241TATI/CT           5962-89790         71682         LOGIC         IDT         5962-92232         54FCT241TATI/CT           5962-86875         7130/7140         5962-87629         54FCT245/A         5962-92203         54FCT244T/ATI/CT           5962-88610         7132/7142         5962-86862         54FCT299/A         5962-92211         54FCT257TATI/CT           5962-88665         7133LA7143LA         5962-87628         54FCT377/A         5962-92216         54FCT297TATI/CT           5962-88665         713LA/7143LA         5962-87627         54FCT377/A         5962-92216         54FCT377TATI/CT           5962-89764         7134         5962-87655         54FCT377/A         5962-92217         54FCT377TATI/CT           5962-91508         7006         5962-87655         54FCT240/A         5962-92218         54FCT377TATI/CT           5962-91617         7025         5962-87656         54FCT227A/B         5962-92212         54FCT397TATI/CT					5962-92208	54FCT157T/AT/CT		
S962-99712   71982   5962-92122   49C465/A   5962-9213   54FCT163T/AT/CT   5962-89790   71682   LOGIC   IDT   5962-9213   54FCT193)/A   5962-9213   54FCT240T/AT/CT   5962-86875   7130/7140   5962-87629   54FCT245/A   5962-92232   54FCT241T/AT/CT   5962-86875   7130/7140   5962-86662   54FCT299/A   5962-92213   54FCT245T/AT/CT   5962-88661   7133SA/7143SA   5962-86662   54FCT299/A   5962-92214   54FCT257T/AT/CT   5962-88665   7133LA/7143LA   5962-87624   54FCT2373/A   5962-92215   54FCT237TAT/CT   5962-88665   7133LA/7143LA   5962-87628   54FCT373T/A   5962-92216   54FCT237TAT/CT   5962-88665   7133LA/7143LA   5962-87627   54FCT377T/A   5962-92216   54FCT237TAT/CT   5962-89764   7134   5962-87654   54FCT373T/A   5962-92218   54FCT373T/AT/CT   5962-89764   7134   5962-87655   54FCT237T/A   5962-92218   54FCT373T/AT/CT   5962-81662   7024   5962-87655   54FCT237T/A   5962-92218   54FCT377T/AT/CT   5962-91662   7024   5962-89533   54FCT83T/A   5962-92219   54FCT377T/AT/CT   5962-93153   7014S   5962-89533   54FCT83T/A   5962-92234   54FCT33T/AT/CT   5962-89531   7014S   5962-89535   54FCT82TA/B   5962-92234   54FCT53T/AT/CT   5962-88666   7203L   5962-88608   54FCT82TA/B   5962-92230   54FCT53T/AT/CT   5962-88666   7204L   5962-88640   54FCT53T/AB   5962-92237   54FCT54T/AT/CT   5962-88666   7204L   5962-88639   54FCT53TA/A   5962-92221   54FCT53T/AT/CT   5962-89568   7204L   5962-88639   54FCT53T/AB   5962-92221   54FCT53T/AT/CT   5962-89568   7204L   5962-88639   54FCT53T/AB   5962-92221   54FCT53T/AT/CT   5962-89568   7204L   5962-88639   54FCT82A/B   5962-92221   54FCT53T/AT/CT   5962-89568   7204L   5962-88639   54FCT82A/B   5962-92221   54FCT53T/AT/CT   5962-89568   7204L   5962-88639   54FCT82A/B   5962-92221   54FCT53T/AT/CT   5962-89568   7204L   5962-88657   54FCT82A/B   5962-92222   54FCT53T/AT/CT   5962-89568   7204L   5962-88669   54FCT82A/B   5962-92223   54FCT673T/AT/CT   5962-89568   7204L   5962-88667   54FCT82A/B   5962-92225   54FCT82A/T/BT/CT   5962-89666   7204L   5962-88665   54FCT82A/B   59					5962-92209	54FCT161T/AT/CT		
S962-89790   T1682   LOGIC   IDT   S962-90669   S4FCT193/A   S962-90213   S4FCT240T/AT/CT   S962-89790   T1682   LOGIC   IDT   S962-90213   S4FCT240T/AT/CT   S962-86875   T130/7140   S962-87629   S4FCT245/A   S962-90203   S4FCT244T/AT/CT   S962-868702   T132/7142   S962-86862   S4FCT299/A   S962-90214   S4FCT245T/AT/CT   S962-88610   T133SA/7143SA   S962-87644   S4FCT373/A   S962-90211   S4FCT257T/AT/CT   S962-88665   T133LA/7143LA   S962-87628   S4FCT373/A   S962-90216   S4FCT297T/AT/CT   S962-88665   T133LA/7143LA   S962-87628   S4FCT377/A   S962-90216   S4FCT297T/AT/CT   S962-89764   T134   S962-87627   S4FCT377/A   S962-90217   S4FCT373T/AT/CT   S962-91508   T006   S962-87627   S4FCT377/A   S962-90217   S4FCT373T/AT/CT   S962-91602   T005   S962-87655   S4FCT20/A   S962-90218   S4FCT377T/AT/CT   S962-91662   T024   S962-87656   S4FCT273/A   S962-90219   S4FCT377T/AT/CT   S962-91662   T024   S962-87656   S4FCT273/A   S962-90212   S4FCT397T/AT/CT   S962-93153   T014S   S962-89533   S4FCT861A/B   S962-90214   S4FCT521T/AT/BT/CT   S962-88575   S4FCT861A/B   S962-902234   S4FCT531T/AT/CT   S962-88575   S4FCT861A/B   S962-90223   S4FCT531T/AT/CT   S962-88666   T204L   S962-88640   S4FCT827/A   S962-90223   S4FCT531TAT/CT   S962-88668   T204L   S962-88639   S4FCT827/A   S962-90223   S4FCT531TAT/CT   S962-88668   T204L   S962-88639   S4FCT531/AT/CT   S962-99536   T204L   S962-88639   S4FCT82A/B   S962-90223   S4FCT541T/AT/CT   S962-89566   T204L   S962-88666   S4FCT82A/B   S962-90223   S4FCT541T/AT/CT   S962-89568   T204L   S962-88667   S4FCT82A/B   S962-90223   S4FCT6541T/AT/CT   S962-89568   T204L   S962-88661   S4FCT82A/B   S962-90223   S4FCT6541T/AT/CT   S962-89566   T204L   S962-88661   S4FCT82A/B   S962-90223   S4FCT6541T/AT/CT   S962-89566   T204L   S962-88667   S4FCT82A/B   S962-90223   S4FCT6521TAT/CT   S962-89566   T204L   S962-88661   S4FCT83A/B   S962-90223   S4FCT6521TAT/CT   S962-89566   T204L   S962-88661   S4FCT83A/B   S962-90223   S4FCT621T/AT/CT   S962-89566   T204L   S962-88666   S4FCT83A/B   S					5962-92210	54FCT163T/AT/CT		
SMP			5962-92122	49C465/A	5962-90669	54FCT193/A		
SMP         IDT         5962-87630         54FCT244I/A         5962-92232         54FCT244TI/AT/CT           5962-86875         7130/7140         5962-87629         54FCT245/A         5962-92214         54FCT245T/AT/CT           5962-87002         7132/7142         5962-86862         54FCT297I/A         5962-92211         54FCT245T/AT/CT           5962-88610         7133SA/7143SA         5962-87624         54FCT373I/A         5962-92215         54FCT297T/AT/CT           5962-88665         7133LA/7143LA         5962-87628         54FCT37I/A         5962-92216         54FCT299T/AT/CT           5962-89764         7134         5962-87654         54FCT138I/A         5962-92218         54FCT377I/AT/CT           5962-91508         7006         5962-87655         54FCT138I/A         5962-92218         54FCT37TI/AT/CT           5962-91617         7025         5962-87655         54FCT240I/A         5962-92218         54FCT397I/AT/CT           5962-93153         7014S         5962-87656         54FCT273/A         5962-92212         54FCT399T/AT/CT           5962-89516         7024         5962-89506         54FCT821/AB         5962-92212         54FCT534T/ACT           5962-93153         7014S         5962-88553         54FCT821/AB         5962-92236	5962-89790	71682	LOCIC	IDT	5962-92213	54FCT240T/AT/CT		
\$662.86875 7130/7140 \$562.87629 \$4FCT245/A \$562.92214 \$4FCT245T/AT/CT \$562.87002 7132/7142 \$562.88662 \$4FCT299/A \$562.92211 \$4FCT257T/AT/CT \$562.88610 7133SA/7143SA \$562.87644 \$54FCT373/A \$562.92216 \$4FCT273T/AT/CT \$562.88665 7133LA/7143LA \$562.87628 \$4FCT377/A \$562.92216 \$4FCT273T/AT/CT \$562.89764 7134 \$562.87628 \$4FCT377/A \$562.92216 \$4FCT273T/AT/CT \$562.89764 7134 \$562.87628 \$4FCT377/A \$562.92217 \$4FCT37T/AT/CT \$562.91508 7006 \$5962.87654 \$4FCT138/A \$562.92218 \$4FCT377T/AT/CT \$562.91508 7006 \$5962.87655 \$4FCT240/A \$562.92218 \$4FCT377T/AT/CT \$562.91617 7025 \$562.87655 \$4FCT240/A \$562.92212 \$4FCT377T/AT/CT \$562.9162 7024 \$562.87656 \$4FCT237/A \$562.92212 \$4FCT397T/AT/CT \$562.9162 7024 \$562.89533 \$4FCT861A/B \$562.92234 \$4FCT397T/AT/CT \$5962.93153 7014S \$562.89533 \$4FCT861A/B \$562.92234 \$4FCT521T/AT/BT/CT \$562.89513 7014S \$562.89536 \$4FCT827A/B \$562.92234 \$4FCT521T/AT/BT/CT \$562.88564 72404L \$562.88568 \$4FCT821A/B \$562.92237 \$4FCT540T/AT/CT \$562.88668 7203L \$562.88543 \$4FCT821A/B \$562.92237 \$4FCT540T/AT/CT \$562.88669 7203S \$5962.88640 \$4FCT161/A \$562.92231 \$4FCT53T/AT/CT \$562.88669 7203S \$5962.88639 \$4FCT161/A \$562.92238 \$4FCT53T/AT/CT \$562.89568 7204L \$562.88669 \$4FCT823A/B \$562.92238 \$4FCT573T/AT/CT \$562.89568 7204L \$562.88656 \$4FCT823A/B \$562.92221 \$4FCT540T/AT/CT \$562.89568 7204L \$562.88656 \$4FCT823A/B \$562.92222 \$4FCT540T/AT/CT \$562.89568 7204L \$562.88656 \$4FCT823A/B \$562.92222 \$4FCT540T/AT/CT \$562.89568 7204L \$562.88657 \$4FCT823A/B \$562.92222 \$4FCT574T/AT/CT \$562.89568 7204L \$562.88657 \$4FCT823A/B \$562.92244 \$4FCT645T/AT/CT \$562.89568 7204L \$562.88669 \$7203S \$5962.88669 \$4FCT823A/B \$562.92223 \$4FCT646T/AT/CT \$562.89666 7200L \$562.88669 \$2962.88669 \$7203S \$5962.88669 \$7203		<del></del>			5962-92232	54FCT241T/AT/CT		
\$962-887002 7132/7142 \$962-86862 \$4FCT299/A \$962-92211 \$4FCT257T/AT/CT \$962-88610 7133SA/7143SA \$962-87628 \$4FCT373/A \$962-92215 \$4FCT293T/AT/CT \$962-88665 7133LA7143LA \$962-87628 \$4FCT373/A \$962-92216 \$4FCT293T/AT/CT \$962-89764 7134 \$962-87628 \$4FCT138/A \$962-92217 \$4FCT373T/AT/CT \$962-91508 7006 \$962-87655 \$4FCT138/A \$962-92218 \$4FCT373T/AT/CT \$962-91617 7025 \$962-87655 \$4FCT20/A \$962-92219 \$4FCT377T/AT/CT \$962-91617 7025 \$962-87656 \$4FCT273/A \$962-92219 \$4FCT377T/AT/CT \$962-91662 7024 \$962-89533 \$4FCT861A/B \$962-92212 \$4FCT399T/AT/CT \$962-93153 7014S \$962-89533 \$4FCT861A/B \$962-92234 \$4FCT397T/AT/CT \$962-891508 7014S \$962-89535 \$4FCT827A/B \$962-92234 \$4FCT397T/AT/CT \$962-89531 7014S \$962-88575 \$4FCT821A/B \$962-92236 \$4FCT534T/AT/CT \$962-87531 7201LA \$962-88543 \$4FCT821A/B \$962-92237 \$4FCT540T/AT/CT \$962-88686 72404L \$962-88640 \$4FCT161/A \$962-92237 \$4FCT540T/AT/CT \$962-88669 7203S \$962-88639 \$4FCT161/A \$962-92238 \$4FCT573T/AT/CT \$962-88568 7204L \$962-88639 \$4FCT161/A \$962-92222 \$4FCT573T/AT/CT \$962-88568 7204L \$962-88657 \$4FCT161/A \$962-92222 \$4FCT573T/AT/CT \$962-89568 7204L \$962-88656 \$4FCT823A/B \$962-92224 \$4FCT573T/AT/CT \$962-89568 7204L \$962-88656 \$4FCT823A/B \$962-92222 \$4FCT573T/AT/CT \$962-89568 7204L \$962-88656 \$4FCT825A/B \$962-92222 \$4FCT573T/AT/CT \$962-89568 7204L \$962-88656 \$4FCT825A/B \$962-92222 \$4FCT573T/AT/CT \$962-89568 7204L \$962-88657 \$4FCT163/A \$962-92222 \$4FCT574T/AT/CT \$962-89568 7204L \$962-88657 \$4FCT163/A \$962-92222 \$4FCT574T/AT/CT \$962-89568 7204L \$962-88656 \$4FCT825A/B \$962-92222 \$4FCT574T/AT/CT \$962-89568 7204L \$962-88657 \$4FCT1863A/B \$962-92224 \$4FCT645T/AT/CT \$962-89666 7200L \$962-88657 \$4FCT863A/B \$962-92246 \$4FCT662T/AT/CT \$962-89666 7200L \$962-88650 \$4FCT1863A/B \$962-92246 \$4FCT682T/AT/CT \$962-89666 7200L \$962-88650 \$4FCT1863A/B \$962-92246 \$4FCT682A/BT/CT \$962-89666 7200L \$962-88755 \$4FCT864/A \$962-92230 \$4FCT825AT/BT/CT \$962-89942 72103L \$962-89508 \$4FCT1833/A \$962-92247 \$4FCT825AT/BT/CT \$962-89943 72104L \$962-89560 \$4FCT1833/A \$962-92247 \$4FCT825AT/BT/CT \$962-89943 72104L \$962-89	SMP	IDT	5962-87630	54FCT244/A	5962-92203	54FCT244T/AT/CT		
\$\frac{5962-87002}{5962-88661}\$ \$71332A7143SA\$ \$5962-87644\$ \$54FCT2737/A \$5962-92216\$ \$54FCT273T/AT/CT \$5962-88665\$ \$7133LA/7143LA\$ \$5962-87628\$ \$54FCT377/A \$5962-92216\$ \$54FCT273T/AT/CT \$5962-89764\$ \$7134 \$5962-87628\$ \$54FCT377/A \$5962-92216\$ \$54FCT273T/AT/CT \$5962-99764\$ \$7134 \$5962-87627\$ \$54FCT377/A \$5962-92217\$ \$54FCT377T/AT/CT \$5962-91508\$ \$7006\$ \$5962-87654\$ \$54FCT138/A \$5962-92218\$ \$54FCT377T/AT/CT \$5962-91617\$ \$7025\$ \$5962-87655\$ \$54FCT240/A \$5962-92219\$ \$54FCT377T/AT/CT \$5962-9162\$ \$7024\$ \$5962-89533\$ \$54FCT861A/B \$5962-92212\$ \$54FCT397T/AT/CT \$5962-93153\$ \$7014S\$ \$5962-89533\$ \$54FCT861A/B \$5962-92234\$ \$54FCT39T/AT/CT \$5962-89506\$ \$54FCT827A/B \$5962-92234\$ \$54FCT540T/AT/CT \$5962-88506\$ \$54FCT827A/B \$5962-92236\$ \$54FCT54T/AT/CT \$5962-88575\$ \$54FCT841A/B \$5962-92237\$ \$54FCT541T/AT/CT \$5962-88646\$ \$7201LA \$5962-88543\$ \$54FCT521/A \$5962-92237\$ \$54FCT540T/AT/CT \$5962-88669\$ \$7203S \$5962-88640\$ \$54FCT521/A \$5962-92237 \$54FCT543T/AT/CT \$5962-88669\$ \$7203S \$5962-88639\$ \$54FCT573/A \$5962-92238 \$54FCT573T/AT/CT \$5962-89536 \$7204L \$5962-88656 \$54FCT827A/B \$5962-92237 \$54FCT543T/AT/CT \$5962-89568 \$7204L \$5962-88659 \$7204L \$5962-88659 \$5962-88659 \$7204L \$72	5962-86875	7130/7140	5962-87629	54FCT245/A	5962-92214	54FCT245T/AT/CT		
\$\frac{5962-88610}{5962-88665}\$ \$\frac{7133SA77143SA}{5962-87628}\$ \$\frac{54FCT373/A}{54FCT373/A}\$ \$\frac{5962-92215}{54FCT293T/AT/CT}\$ \$\frac{5962-88665}{5962-89764}\$ \$\frac{7133LA77143LA}{5962-87628}\$ \$\frac{54FCT373/A}{54FCT373T/A}\$ \$\frac{5962-92217}{5962-92217}\$ \$\frac{54FCT293T/AT/CT}{5962-91508}\$ \$\frac{7006}{5962-87654}\$ \$\frac{54FCT3737/A}{5962-92218}\$ \$\frac{54FCT373TAT/CT}{5962-91508}\$ \$\frac{5962-87655}{5962-87655}\$ \$\frac{54FCT240/A}{5962-92219}\$ \$\frac{5962-92218}{54FCT337T/AT/CT}\$ \$\frac{5962-91622}{5962-91662}\$ \$\frac{7024}{7024}\$ \$\frac{5962-89565}{5962-89533}\$ \$\frac{54FCT827A/A}{5962-92234}\$ \$\frac{54FCT337T/AT/CT}{5962-89533}\$ \$\frac{5962-89533}{54FCT827A/B}\$ \$\frac{5962-92234}{5962-92234}\$ \$\frac{54FCT334T/AT/CT}{5962-88543}\$ \$\frac{54FCT827A/B}{5962-92234}\$ \$\frac{5962-92234}{54FCT540T/AT/CT}\$ \$\frac{5962-88557}{5962-88543}\$ \$\frac{54FCT827A/B}{5962-92223}\$ \$\frac{5962-92234}{54FCT540T/AT/CT}\$ \$\frac{5962-88543}{5962-88543}\$ \$\frac{54FCT821A/B}{5962-922237}\$ \$\frac{54FCT540T/AT/CT}{5962-88668}\$ \$\frac{72404L}{5962-88640}\$ \$\frac{5962-88543}{54FCT531/A}\$ \$\frac{5962-92221}{5962-92234}\$ \$\frac{54FCT541T/AT/CT}{5962-88669}\$ \$\frac{7203L}{5962-88656}\$ \$\frac{54FCT823A/B}{5962-92222}\$ \$\frac{5962-92223}{54FCT541T/AT/CT}\$ \$\frac{5962-88568}{54FCT161/A}\$ \$\frac{5962-92223}{5962-92224}\$ \$\frac{54FCT53TI/AT/CT}{5962-88656}\$ \$\frac{5962-88656}{54FCT823A/B}\$ \$\frac{5962-92224}{5962-92222}\$ \$\frac{54FCT573T/AT/CT}{5962-88656}\$ \$\frac{7204L}{5962-88656}\$ \$\frac{5962-88656}{54FCT823A/B}\$ \$\frac{5962-92223}{5962-92224}\$ \$\frac{54FCT562TI/AT/CT}{5962-88666}\$ \$\frac{7200L}{5962-88661}\$ \$\frac{5962-88656}{54FCT823A/B}\$ \$\frac{5962-92224}{5962-92224}\$ \$\frac{54FCT825AT/BT/CT}{5962-89942}\$ \$\frac{7203L}{5962-88656}\$ \$\frac{5962-88656}{54FCT833/A}\$ \$\frac{5962-92224}{5962-92223}\$ \$\frac{54FCT825AT/BT/CT}{5962-89942}\$ \$\frac{7203L}{5962-88656}\$ \$\frac{5962-88656}{54FCT833/A}\$ \$\frac{5962-92224}{5962-92223}\$ \$\frac{54FCT825AT/BT/CT}{5962-89942}\$ \$\frac{7203L}{5962-88656}\$ \$\frac{54FCT825A/B}{5962-92223}\$ \$			5962-86862	54FCT299/A	5962-92211	54FCT257T/AT/CT		
5962-88665         7133LA/7143LA         5962-87628         54FCT374/A         5962-92216         54FCT299T/AT/CT           5962-89764         7134         5962-87627         54FCT3737/A         5962-92218         54FCT373T/AT/CT           5962-91508         7006         5962-87655         54FCT138/A         5962-92218         54FCT373T/AT/CT           5962-91617         7025         5962-87656         54FCT240/A         5962-92219         54FCT377T/AT/CT           5962-91662         7024         5962-87656         54FCT237/A         5962-92212         54FCT399T/AT/CT           5962-93153         7014S         5962-89533         54FCT861A/B         5962-92224         54FCT399T/AT/CT           5962-93153         7014S         5962-89536         54FCT827/AB         5962-92212         54FCT399T/AT/CT           5962-93153         7014S         5962-89536         54FCT821/AB         5962-92212         54FCT399T/AT/CT           5962-93153         7014S         5962-89536         54FCT821/AB         5962-92234         54FCT51T/AT/BT/CT           5962-8353         7201LA         5962-88543         54FCT821A/B         5962-92220         54FCT540T/AT/CT           5962-83668         7204L         5962-88640         54FCT1821A/B         5962-92221         54FC			5962-87644	54FCT373/A	5962-92215	54FCT273T/AT/CT		
5962-89764         7134         5962-87627         54FCT377/A         5962-92217         54FCT373T/AT/CT           5962-91508         7006         5962-87654         54FCT138/A         5962-92218         54FCT374T/AT/CT           5962-91617         7025         5962-87655         54FCT240/A         5962-92219         54FCT377T/AT/CT           5962-91662         7024         5962-87656         54FCT273/A         5962-92212         54FCT397T/AT/CT           5962-93153         7014S         5962-89533         54FCT821A/B         5962-92234         54FCT521T/AT/BT/CT           5962-93153         7014S         5962-89530         54FCT821A/B         5962-92234         54FCT531T/AT/CT           5962-893153         7201LA         5962-88585         54FCT821A/B         5962-92230         54FCT534T/AT/CT           5962-88531         7201LA         5962-88608         54FCT821A/B         5962-92220         54FCT540T/AT/CT           5962-88646         72404L         5962-88640         54FCT161/A         5962-92221         54FCT543T/AT/CT           5962-89568         7204L         5962-88636         54FCT823A/B         5962-92222         54FCT574T/AT/CT           5962-89568         7204L         5962-88656         54FCT823A/B         5962-92222         54FCT645T			5962-87628	54FCT374/A	5962-92216	54FCT299T/AT/CT		
5962-91508         7006         5962-87654         54FCT138/A         5962-92218         54FCT374T/AT/CT           5962-91617         7025         5962-87655         54FCT240/A         5962-92219         54FCT377T/AT/CT           5962-91662         7024         5962-87656         54FCT273/A         5962-92212         54FCT399T/AT/CT           5962-93153         7014S         5962-89533         54FCT861A/B         5962-92234         54FCT39T/AT/CT           5962-93153         7014S         5962-89506         54FCT827A/B         5962-92234         54FCT534T/AT/CT           5962-88500         54FCT827A/B         5962-92236         54FCT534T/AT/CT           5962-88575         54FCT841A/B         5962-92237         54FCT540T/AT/CT           5962-88543         54FCT821A/B         5962-92237         54FCT543T/AT/CT           5962-88646         72404L         5962-88543         54FCT521/A         5962-92238         54FCT543T/AT/CT           5962-88669         7203S         5962-88639         54FCT573/A         5962-92238         54FCT574T/AT/CT           5962-89568         7204L         5962-88656         54FCT823A/B         5962-92222         54FCT54T/AT/CT           5962-89568         7204L         5962-88657         54FCT163/A         5962-92223			5962-87627	54FCT377/A	5962-92217	54FCT373T/AT/CT		
5962-91617         7025         5962-87655         54FCT240/A         5962-92219         54FCT377T/AT/CT           5962-91662         7024         5962-87656         54FCT273/A         5962-92212         54FCT399T/AT/CT           5962-93153         7014S         5962-89533         54FCT861A/B         5962-92234         54FCT521T/AT/BT/CT           5962-93153         7014S         5962-89506         54FCT827A/B         5962-92236         54FCT534T/AT/CT           5962-8575         54FCT841A/B         5962-92220         54FCT540T/AT/CT           5962-87531         7201LA         5962-88543         54FCT521/A         5962-92221         54FCT541T/AT/CT           5962-88666         72404L         5962-88543         54FCT521/A         5962-92221         54FCT541T/AT/CT           5962-88669         7203S         5962-88640         54FCT161/A         5962-92238         54FCT573T/AT/CT           5962-88568         7204L         5962-88656         54FCT163/A         5962-92222         54FCT574T/AT/CT           5962-89568         7202LA         5962-88657         54FCT163/A         5962-92224         54FCT645T/AT/CT           5962-89523         72403L         5962-88661         54FCT863A/B         5962-92223         54FCT662T/AT/CT           5962-8952		,			54FCT374T/AT/CT			
\$\frac{5962-91662}{5962-93153}\$ \$7014S\$ \$\frac{5962-89533}{5962-89533}\$ \$\frac{54FCT273/A}{5962-89533}\$ \$\frac{54FCT273/A}{5962-92234}\$ \$\frac{5962-92234}{54FCT521T/AT/BT/CT}\$ \$\frac{5962-89506}{54FCT827A/B}\$ \$\frac{5962-92236}{5962-92236}\$ \$\frac{54FCT524TX/AT/CT}{5962-88575}\$ \$\frac{54FCT827A/B}{5962-92236}\$ \$\frac{54FCT534TX/AT/CT}{5962-88543}\$ \$\frac{54FCT821A/B}{5962-92220}\$ \$\frac{54FCT540TX/AT/CT}{5962-86846}\$ \$\frac{72404L}{5962-88640}\$ \$\frac{5962-88543}{54FCT521/A}\$ \$\frac{5962-92221}{54FCT543TX/AT/CT}\$ \$\frac{5962-88669}{5962-88669}\$ \$\frac{7203S}{5962-88669}\$ \$\frac{5962-88669}{54FCT823A/B}\$ \$\frac{5962-92222}{54FCT53TX/AT/CT}\$ \$\frac{5962-88669}{5962-89568}\$ \$\frac{7204L}{7204L}\$ \$\frac{5962-88656}{5962-88656}\$ \$\frac{54FCT823A/B}{5962-92222}\$ \$\frac{54FCT645TX/AT/CT}{5962-89563}\$ \$\frac{7202LA}{7202LA}\$ \$\frac{5962-88657}{5962-88656}\$ \$\frac{54FCT823A/B}{54FCT825A/B}\$ \$\frac{5962-92223}{5662-92223}\$ \$\frac{54FCT645TX/AT/CT}{5962-89666}\$ \$\frac{7200L}{7203L}\$ \$\frac{5962-88674}{5962-88661}\$ \$\frac{54FCT863A/B}{5962-92225}\$ \$\frac{54FCT662TX/AT/CT}{5962-89942}\$ \$\frac{5962-88736}{72104L}\$ \$\frac{5962-88736}{5962-88508}\$ \$\frac{54FCT863A/B}{5962-92225}\$ \$\frac{54FCT825AT/BT/CT}{5962-889667}\$ \$\frac{5962-88943}{72104L}\$ \$\frac{5962-88508}{5962-88508}\$ \$\frac{54FCT139/A}{54FCT139/A}\$ \$\frac{5962-92230}{5962-92230}\$ \$\frac{54FCT825AT/BT/CT}{5962-89943}\$ \$\frac{5962-88561}{7203L}\$ \$\frac{5962-88661}{5962-88661}\$ \$\frac{54FCT824A/B}{5962-92247}\$ \$\frac{5962-92247}{54FCT825AT/BT/CT}\$ \$\frac{5962-88567}{7203L}\$ \$\frac{5962-88661}{5962-88661}\$ \$\frac{54FCT824A/B}{5962-92247}\$ \$\frac{54FCT825AT/BT/CT}{5962-89568}\$ \$\frac{54FCT824A/B}{5962-92247}\$ \$\frac{54FCT825AT/BT/CT}{5962-89568}\$ \$\frac{54FCT825AT/BT/CT}{5962-89568}\$ \$\frac{54FCT824A/B}{5962-92247}\$ \$\frac{54FCT825AT/BT/CT}{5962-89568}\$ \$\frac{54FCT825AT/BT/CT}{5962-89568}\$ \$\frac{54FCT825AT/BT/CT}{5962-89568}\$ \$\frac{54FCT825AT/BT/CT}{5962-89568}\$ \$\frac{54FCT825AT/BT/CT}{5962-89568}\$ \$\frac{54FCT825AT/BT/CT}{5962-89568}\$ \$\frac{54FCT825AT/BT/CT}{5962-89			5962-87655			54FCT377T/AT/CT		
\$962-93153  7014S  \$5962-89506  \$5962-89506  \$54FCT827A/B  \$5962-92234  \$54FCT534TI/AT/BT/CT  \$5962-88575  \$54FCT827A/B  \$5962-92220  \$54FCT534TI/AT/CT  \$5962-88575  \$54FCT821A/B  \$5962-92220  \$54FCT540T/AT/CT  \$5962-88608  \$54FCT821A/B  \$5962-92227  \$54FCT540T/AT/CT  \$5962-88646  \$72404L  \$5962-88640  \$54FCT521I/A  \$5962-92221  \$54FCT543TI/AT/CT  \$5962-88669  \$7203S  \$5962-88640  \$54FCT573I/A  \$5962-92221  \$54FCT573TI/AT/CT  \$5962-89668  \$7204L  \$5962-88665  \$54FCT823A/B  \$5962-92222  \$54FCT573TI/AT/CT  \$5962-89536  \$7202LA  \$5962-88656  \$54FCT823A/B  \$5962-92222  \$54FCT574TI/AT/CT  \$5962-89633  \$7201SA  \$5962-88657  \$54FCT163/A  \$5962-92223  \$54FCT64ET/AT/CT  \$5962-89523  \$72403L  \$5962-88674  \$54FCT863A/B  \$5962-92225  \$54FCT662TI/AT/CT  \$5962-89666  \$7200L  \$5962-88661  \$54FCT863A/B  \$5962-92225  \$54FCT823AT/BT/CT  \$5962-89942  \$72103L  \$5962-88508  \$54FCT139/A  \$5962-92230  \$54FCT825AT/BT/CT  \$5962-89943  \$72104L  \$5962-89508  \$54FCT139/A  \$5962-92247  \$54FCT825AT/BT/CT  \$5962-89943  \$72104L  \$5962-89508  \$54FCT139/A  \$5962-92247  \$54FCT825AT/BT/CT  \$5962-89567  \$7203L  \$5962-89665  \$54FCT824A/B  \$5962-92247  \$54FCT825AT/BT/CT  \$5962-89567  \$7203L  \$5962-89665  \$54FCT824A/B  \$5962-92247  \$54FCT827AT/BT/CT			5962-87656	54FCT273/A 5962-92212 54FCT39		54FCT399T/AT/CT		
FIFO   IDT   5962-89506   54FCT827A/B   5962-92236   54FCT534T/AT/CT   5962-88575   54FCT841A/B   5962-92236   54FCT540T/AT/CT   5962-88508   54FCT841A/B   5962-92237   54FCT540T/AT/CT   5962-88543   54FCT521/A   5962-92237   54FCT541T/AT/CT   5962-88664   72404L   5962-88640   54FCT161/A   5962-92238   54FCT543T/AT/CT   5962-88669   7203S   5962-88639   54FCT573/A   5962-92238   54FCT573T/AT/CT   5962-89568   7204L   5962-88656   54FCT823A/B   5962-92244   54FCT645T/AT/CT   5962-89536   7202LA   5962-88656   54FCT823A/B   5962-92244   54FCT645T/AT/CT   5962-89536   7201SA   5962-88657   54FCT163/A   5962-92223   54FCT646T/AT/CT   5962-89523   72403L   5962-88661   54FCT825A/B   5962-92246   54FCT652T/AT/CT   5962-89523   72403L   5962-88661   54FCT863A/B   5962-92225   54FCT821AT/CT   5962-89666   7200L   5962-88674   54FCT863A/B   5962-92229   54FCT823AT/BT/CT   5962-89942   72103L   5962-88775   54FCT646/A   5962-92230   54FCT825AT/BT/CT   5962-89943   72104L   5962-89508   54FCT634A/B   5962-92247   54FCT825AT/BT/CT   5962-89567   7203L   5962-89665   54FCT824A/B   5962-92247   54FCT825AT/BT/CT   5962-89567   7203L   5962-89665   54FCT825AT/BT/CT   5962-89567   7203L   5962-89665   54FCT823A/B   5962-92247   54FCT825AT/BT/CT   5962-89567   7203L   5962-88651   54FCT823A/B   5962-92247   54FCT825AT/BT/CT   5962-89567   7203L   5962-88651   54FCT823A/B   5962-92247   54FCT825AT/BT/CT   5962-90567   7203L   5962-88651   54FCT823A/B   54FCT823A/B   54FCT823A/B   54FCT823A/B   54FCT823A/B   54FCT823A/B   54FCT825AT/BT/CT   5962-90567   720			5962-89533	54FCT861A/B	5962-92234	54FCT521T/AT/BT/CT		
FIFO         IDT         5962-88575         54FCT841A/B         5962-92220         54FCT540T/AT/CT           5962-87531         7201LA         5962-88608         54FCT821A/B         5962-92237         54FCT541T/AT/CT           5962-88646         72404L         5962-88640         54FCT521/A         5962-9223B         54FCT543T/AT/CT           5962-88669         7203S         5962-88639         54FCT573/A         5962-9223B         54FCT573T/AT/CT           5962-89568         7204L         5962-88656         54FCT823A/B         5962-92222         54FCT54T/AT/CT           5962-89536         7202LA         5962-88657         54FCT163/A         5962-92223         54FCT645T/AT/CT           5962-89863         7201SA         5962-88674         54FCT823A/B         5962-92223         54FCT652T/AT/CT           5962-89523         72403L         5962-88661         54FCT863A/B         5962-92224         54FCT652T/AT/CT           5962-89523         72403L         5962-88661         54FCT863A/B         5962-92225         54FCT62T/AT/CT           5962-89523         72403L         5962-88736         29FCT520A/B         5962-92225         54FCT823AT/BT/CT           5962-89942         72103L         5962-88736         29FCT520A/B         5962-92230         54FCT823AT/	0002 00100	70145	5962-89506	54FCT827A/B	5962-92236	54FCT534T/AT/CT		
5962-87531         7201LA         5962-88608         54FCT821A/B         5962-92237         54FCT541T/AT/CT           5962-86846         72404L         5962-88543         54FCT521/A         5962-92221         54FCT543T/AT/CT           5962-88669         7203S         5962-88639         54FCT573/A         5962-92238         54FCT573T/AT/CT           5962-89568         7204L         5962-88656         54FCT823A/B         5962-92222         54FCT645T/AT/CT           5962-89536         7202LA         5962-88656         54FCT823A/B         5962-92223         54FCT645T/AT/CT           5962-89863         7201SA         5962-88657         54FCT1863/A         5962-92223         54FCT646T/AT/CT           5962-89523         72403L         5962-886674         54FCT863A/B         5962-92225         54FCT652T/AT/CT           5962-89666         7200L         5962-88736         29FCT520A/B         5962-92225         54FCT823AT/BT/CT           5962-89942         72103L         5962-88775         54FCT646/A         5962-92230         54FCT825AT/BT/CT           5962-89943         72104L         5962-89508         54FCT139/A         5962-92247         54FCT827AT/BT/CT           5962-99575         7203L         5962-88651         54FCT183A/B         5962-92247	EIEO	IDT	5962-88575	54FCT841A/B				
5962-87531         7201LA         5962-88543         54FCT521/A         5962-92221         54FCT543T/AT/CT           5962-86846         72404L         5962-88640         54FCT573/A         5962-92221         54FCT573T/AT/CT           5962-88669         7203S         5962-88639         54FCT573/A         5962-92222         54FCT574T/AT/CT           5962-89568         7204L         5962-88656         54FCT823A/B         5962-92224         54FCT645T/AT/CT           5962-89363         7201SA         5962-88657         54FCT163/A         5962-92223         54FCT646T/AT/CT           5962-89523         72403L         5962-886674         54FCT863A/B         5962-92225         54FCT662T/AT/CT           5962-89523         72403L         5962-88661         54FCT863A/B         5962-92225         54FCT682T/AT/CT           5962-89666         7200L         5962-88736         29FCT520A/B         5962-92225         54FCT823AT/BT/CT           5962-89942         72103L         5962-88775         54FCT646/A         5962-92230         54FCT825AT/BT/CT           5962-89943         72104L         5962-89508         54FCT139/A         5962-92247         54FCT827AT/BT/CT           5962-99567         7203L         5962-89665         54FCT1824A/B         5962-92247         5			5962-88608	54FCT821A/B		54FCT541T/AT/CT		
5962-86846         72404L         5962-88640         54FCT161/A         5962-92238         54FCT573T/AT/CT           5962-88669         7203S         5962-88639         54FCT5737/A         5962-92222         54FCT574T/AT/CT           5962-89568         7204L         5962-88656         54FCT823A/B         5962-92244         54FCT645T/AT/CT           5962-89536         7201SA         5962-88657         54FCT163/A         5962-92223         54FCT645T/AT/CT           5962-89523         72403L         5962-88661         54FCT863A/B         5962-92246         54FCT662T/AT/CT           5962-89666         7200L         5962-88661         54FCT863A/B         5962-92225         54FCT821AT/BT/CT           5962-89942         72103L         5962-88736         29FCT520A/B         5962-92229         54FCT825AT/BT/CT           5962-89943         72104L         5962-89508         54FCT163/A         5962-92247         54FCT825AT/BT/CT           5962-89567         7203L         5962-89665         54FCT183/A         5962-92247         54FCT827AT/BT/CT           5962-99575         7204S         5962-89665         54FCT183A/A         5962-92247         54FCT827AT/BT/CT           5962-90715         7204S         5962-88651         54FCT1533/A         5962-92247         5			5962-88543	54FCT521/A				
5962-88669         7203S         5962-88639         54FCT573/A         5962-92222         54FCT574T/AT/CT           5962-89568         7204L         5962-88656         54FCT823A/B         5962-92244         54FCT645T/AT/CT           5962-89536         7201SA         5962-88657         54FCT163/A         5962-92223         54FCT645T/AT/CT           5962-89523         72403L         5962-88674         54FCT825A/B         5962-92246         54FCT652T/AT/CT           5962-89523         72403L         5962-88661         54FCT863A/B         5962-92225         54FCT652T/AT/CT           5962-89666         7200L         5962-88736         29FCT520A/B         5962-92229         54FCT823AT/BT/CT           5962-89942         72103L         5962-88775         54FCT646/A         5962-92230         54FCT825AT/BT/CT           5962-89943         72104L         5962-89508         54FCT139/A         5962-92247         54FCT827AT/BT/CT           5962-99567         7203L         5962-89655         54FCT824A/B         5962-92247         54FCT827AT/BT/CT           5962-90715         7204S         5962-88651         54FCT533/A			5962-88640	54FCT161/A				
5962-89568         7204L         5962-88656         54FCT823A/B         5962-92244         54FCT645T/AT/CT           5962-89536         7201SA         5962-88657         54FCT163/A         5962-92223         54FCT646T/AT/CT           5962-89863         7201SA         5962-886674         54FCT825A/B         5962-92226         54FCT662T/AT/CT           5962-89523         72403L         5962-88661         54FCT863A/B         5962-92225         54FCT862T/AT/CT           5962-89666         7200L         5962-88736         29FCT520A/B         5962-92229         54FCT823AT/BT/CT           5962-89942         72103L         5962-88775         54FCT646/A         5962-92230         54FCT825AT/BT/CT           5962-89943         72104L         5962-89508         54FCT139/A         5962-92247         54FCT827AT/BT/CT           5962-99567         7203L         5962-89665         54FCT824A/B         5962-92247         54FCT827AT/BT/CT           5962-90715         7204S         5962-88651         54FCT533/A         5962-92247         54FCT827AT/BT/CT			5962-88639	54FCT573/A				
5962-89536         7202LA         5962-88657         54FCT163/A         5962-92223         54FCT646T/AT/CT           5962-89863         7201SA         5962-88674         54FCT825A/B         5962-92224         54FCT662T/AT/CT           5962-89523         72403L         5962-88661         54FCT863A/B         5962-92225         54FCT821AT/BT/CT           5962-89666         7200L         5962-88736         29FCT520A/B         5962-92229         54FCT823AT/BT/CT           5962-89942         72103L         5962-88775         54FCT646/A         5962-92230         54FCT825AT/BT/CT           5962-89943         72104L         5962-89508         54FCT133/A         5962-92247         54FCT827AT/BT/CT           5962-99567         7203L         5962-89665         54FCT824A/B         5962-92247         54FCT827AT/BT/CT           5962-90715         7204S         5962-88651         54FCT533/A         5962-92247         54FCT827AT/BT/CT	****		5962-88656	54FCT823A/B				
5962-89863         7201SA         5962-88674         54FCT825A/B         5962-92246         54FCT652T/AT/CT           5962-89523         72403L         5962-88661         54FCT863A/B         5962-92225         54FCT821AT/BT/CT           5962-89666         7200L         5962-88736         29FCT520A/B         5962-92229         54FCT823AT/BT/CT           5962-89942         72103L         5962-88775         54FCT646/A         5962-92230         54FCT825AT/BT/CT           5962-89943         72104L         5962-89508         54FCT139/A         5962-92230         54FCT825AT/BT/CT           5962-89567         7203L         5962-89565         54FCT824A/B         5962-92247         54FCT827AT/BT/CT           5962-90715         7204S         5962-88651         54FCT533/A         5962-92247         54FCT827AT/BT/CT			5962-88657	54FCT163/A				
5962-89523         72403L         5962-88661         54FCT863A/B         5962-92225         54FCT821AT/BT/CT           5962-89666         7200L         5962-88736         29FCT520A/B         5962-92229         54FCT823AT/BT/CT           5962-89942         72103L         5962-88775         54FCT646/A         5962-92230         54FCT825AT/BT/CT           5962-89943         72104L         5962-89508         54FCT139/A         5962-92247         54FCT827AT/BT/CT           5962-89567         7203L         5962-89665         54FCT824A/B         5962-92247         54FCT827AT/BT/CT           5962-90715         7204S         5962-88651         54FCT533/A         5962-92247         54FCT827AT/BT/CT			5962-88674	54FCT825A/B				
5962-89666         7200L         5962-88736         29FCT520A/B         5962-92229         54FCT823AT/BT/CT           5962-89942         72103L         5962-88775         54FCT646/A         5962-92230         54FCT825AT/BT/CT           5962-89943         72104L         5962-89508         54FCT139/A         5962-92247         54FCT827AT/BT/CT           5962-90715         7203L         5962-89665         54FCT824A/B         5962-92247         54FCT827AT/BT/CT           5962-90715         7204S         5962-88651         54FCT533/A         5962-92247         54FCT827AT/BT/CT			5962-88661	54FCT863A/B		- · · · - · - <del>-</del> · · · · · · ·		
5962-89942     72103L     5962-88775     54FCT646/A     5962-92230     54FCT825AT/BT/CT       5962-89943     72104L     5962-89508     54FCT139/A     5962-92247     54FCT827AT/BT/CT       5962-99567     7203L     5962-89665     54FCT824A/B     5962-92247     54FCT827AT/BT/CT       5962-90715     7204S     5962-88651     54FCT533/A     54FCT533/A			5962-88736	29FCT520A/B				
5962-89943 72104L 5962-89508 54FCT139/A 5962-92247 54FCT827AT/BT/CT 5962-89567 7203L 5962-89665 54FCT824A/B 5962-90715 7204S 5962-88651 54FCT533/A			5962-88775	54FCT646/A				
5962-89567     7203L     5962-89665     54FCT824A/B       5962-90715     7204S     5962-88651     54FCT533/A			5962-89508	54FCT139/A	****			
5962-90715 7204S 5962-88651 54FCT533/A	5962-89567		5962-89665	54FCT824A/B	3332 322-7	o .ozb // o /		
	5962-91677	7205L		54FCT645/A	1			
					ı			

### RADIATION HARDENED TECHNOLOGY

IDT manufactures and supplies radiation hardened products for military/aerospace applications. Utilizing special processing and starting materials, IDT's radiation hardened devices survive in hostile radiation environments. In Total Dose, Dose Rate, and environments where single event upset is of concern, IDT products are designed to continue functioning without loss of performance. IDT can supply all its products on these

processes. Total Dose radiation testing is performed in-house on an ARACOR X-Ray system. External facilities are utilized for device research on gamma cell, LINAC and other radiation equipment. IDT has an on-going research and development program for improving radiation handling capabilities (See "IDT Radiation Tolerant/Enhanced Products for Radiation Environments" in Section 3) of IDT products/processes.

### IDT LEADING EDGE CEMOS TECHNOLOGY

### **HIGH-PERFORMANCE CEMOS**

From IDT's beginnings in 1980, it has had a belief in and a commitment to CMOS. The company developed a high-performance version of CMOS, called enhanced CMOS (CEMOS), that allows the design and manufacture of leading-edge components. It incorporates the best characteristics of traditional CMOS, including low power, high noise immunity

and wide operating temperature range; it also achieves speed and output drive equal or superior to bipolar Schottky TTL. The last decade has seen development and production of four "generations" of IDT's CEMOS technology with process improvements which have reduced IDT's electrical effective (Leff) gate lengths by more than 60 percent from 1.3 microns (millionths of a meter) in 1981 to 0.45 microns in 1993.


	CEMOSI	CEMOS II		CEMOS III	CEMOS V	CEMOS VI	CEMOS VII	
		A	С		İ		Vcc = 5V	Vcc = 3.3V
Calendar Year	1981	1983	1985	1987	1989	1990	1992	1993
Drawn Feature Size	2.5μ	1.7μ	1.3μ	1.2μ	1.0μ	0.8μ	0.65μ	0.65μ
Leff	1.3μ	1.1μ	0.9μ	0.8μ	0.6μ	0.45μ	0.45μ	0.25μ
Basic Proces Enhancements	Dual-well, Wet Etch, Projection Aligned	Dry Etch, Stepper	Shrink, Spacer	Silicide, BPSG, BICEMOS I	BiCEMOS II	BICEMOS III	BiCEMOS IV Vcc = 5V	BiCEMOS IV Vcc = 3.3V

CEMOS IV = CEMOS III - scaled process optimized for high-speed logic.

2514 drw 01

Figure 1.

Continual advancement of CEMOS technology allows IDT to implement progressively higher levels of integration and achieve increasingly faster speeds maintaining the company's established position as the leader in high-speed CMOS integrated circuits. In addition, the fundamental process technology has been extended to add bipolar elements to the CEMOS platform. IDT's BiCEMOS process combines the ultra-high speeds of bipolar devices with the lower power and cost of CMOS, allowing us to build even faster components than straight CMOS at a slightly higher cost.



SEM photos (miniaturization)

2514 drw 02

Figure 2. Fifteen-Hundred-Power Magnification Scanning Electron Microscope (SEM) Photos of the Four Generations of IDT's CEMOS Technology




Figure 3. IDT CEMOS Device Cross Section




Figure 4. IDT CEMOS Built-In High Alpha Particle Immunity

### **ALPHA PARTICLES**

Random alpha particles can cause memory cells to temporarily lose their contents or suffer a "soft error." Traveling with high energy levels, alpha particles penetrate deep into an integrated chip. As they burrow into the silicon, they leave a trail of free electron-hole pairs in their wake.

The cause of alpha particles is well documented and understood in the industry. IDT has considered various techniques to protect the cells from this hazardous occurrence. These techniques include dual-well structures (Figures 3 and 4) and a polymeric compound for die coating. Presently, a polymeric compound is used in many of IDT's SRAMs; however, the specific techniques used may vary and change from one device generation to the next as the industry and IDT improve the alpha particle protection technology.

### LATCHUP IMMUNITY

A combination of careful design layout, selective use of guard rings and proprietary techniques have resulted in virtual elimination of latchup problems often associated with older CMOS processes (Figure 5). The use of NPN and N-channel I/O devices eliminates hole injection latchup. Double guard ring structures are utilized on all input and output circuits to absorb injected electrons. These effectively cut off the current paths into the internal circuits to essentially isolate I/O circuits. Compared to older CMOS processes which exhibit latchup characteristics with trigger currents from 10-20mA, IDT products inhibit latchup at trigger currents substantially greater than this.




Figure 5. IDT CEMOS Latchup Suppression

## SURFACE MOUNT TECHNOLOGY AND IDT'S MODULE PRODUCTS

Requirements for circuit area reduction, utilizing the most efficient and compact component placement possible and the needs of production manufacturing for electronics assemblies are the driving forces behind the advancement of circuit-board assembly technologies. These needs are closely associated with the advances being made in surface mount devices (SMD) and surface mount technology (SMT) itself. Yet, there are two major issues with SMT in production manufacturing of electronic assemblies: high capital expenditures and complexity of testing.

The capital expenditure required to convert to efficient production using SMT is still too high for the majority of electronics companies, regardless of the 20-60% increase in the board densities which SMT can bring. Because of this high barrier to entry, we will continue to see a large market segment [large even compared to the exploding SMT market] using traditional through-hole packages (i.e. DIPs, PGAs, etc) and assembly techniques. How can these types of companies take advantage of SMD and SMT? Let someone else, such as IDT, do it for them by investing time and money in SMT and then in return offer through-hole products utilizing SMT processes. Products which fit this description are modules, consisting of SMT assembled SMDs on a through-hole type substrate. Modules enable companies to enjoy SMT density advantages and traditional package options without the expensive startup costs required to do SMT in-house.

Although subcontracting this type of work to an assembly house is an alternative, there still is the other issue of testing, an area where many contract assembly operations fall short of IDT's capability and experience. Prerequisites for adequate module testing sophisticated high performance parametric testers, customized test fixtures, and most importantly the experience to tests today's complex electronic devices. Companies can therefore take advantage of IDT's experience in testing and manufacturing high performance modules.

At IDT, SMD components are electrically tested, environmentally screened, and performance selected for each IDT module. All modules are 100% tested as if they are a separate functional component and are guaranteed to meet all specified parameters at the module output.

IDT has recognized the problems of SMT and began offering CMOS modules as part of its standard product portfolio. IDT modules combine the advantages of:

- the low power characteristics of IDT's CEMOS™ and BiCEMOS™ products,
- the density advantages of first class SMD components including those from IDT's components divisions, and
- experience in system level design, manufacturing, and testing with its own in-house SMT operation.

IDT currently has two divisions (Subsystems and RISC Subsystems) dedicated to the development of module products ranging from simple memory modules to complex VME sized application specific modules to full system level CPU boards. These modules have surface mount devices assembled on both sides of either a multi-layer glass filled epoxy (FR-4) or a multi-layer co-fired ceramic substrate. Assembled modules come available in industry standard through-hole packages and other space-saving module packages. Industry proven vapor-phase or IR reflow techniques are used to solder the SMDs to the substrate during the assembly process. Because of our affiliation with IDT's experienced semiconductor manufacturing divisions, we thoroughly understand and therefore test all modules to the applicable datasheet specifications and customer requirements.

Thus, IDT is able to offer today's electronic design engineers a unique solution. These high speed, high performance products offer the density advantages of SMD and SMT, the added benefit of low power CMOS technology, and throughhole packaged electronics without the high cost of doing it inhouse.

## STATE-OF-THE-ART FACILITIES AND CAPABILITIES

Integrated Device Technology is headquartered in Santa Clara, California—the heart of "Silicon Valley." The company's operations are housed in six facilities totaling over 500,000 square feet. These facilities house all aspects of business from research and development to design, wafer fabrication, assembly, environmental screening, test, and administration. In-house capabilities include scanning electron microscope (SEM) evaluation, particle impact noise detection (PIND), plastic and hermetic packaging, military and commercial testing, burn-in, life test, and a full complement of environmental screening equipment.

The over-200,000-square-foot corporate headquarters campus is composed of three buildings. The largest facility on this site is a 100,000 square foot, two-building complex. The first building, a 60,000-square-foot facility, is dedicated to the Standard Logic and RISC Microprocessor product lines, as well as hermetic and plastic package assembly, logic products' test, burn-in, mark, QA, and a reliability/failure analysis lab.

IDT's Packaging and Assembly Process Development teams are located here. To keep pace with the development of new products and to enhance the IDT philosophy of "innovation," these teams have ultra-modern, integrated and correspondingly sophisticated equipment and environments at their disposal. All manufacturing is completed in dedicated clean room areas (Class 10K minimum), with all preseal operations accomplished under Class 100 laminar flow hoods.

Development of assembly materials, processes and equipment is accomplished under a fully operational production environment to ensure reliability and repeatable product. The Hermetic Manufacturing and Process Development team is currently producing custom products to the strict requirements of MIL-STD-883. The fully automated plastic facility is currently producing high volumes of USA-manufactured product, while developing state-of-the-art surfac-mount technology patterned after MIL-STD-883.

The second building of the complex houses sales, marketing, finance, MIS, and Northwest Area Sales.

The RISC Subsystems Division is located across from the two-building complex in a 50,000-square-foot facility. Also located at this facility are Quality Assurance and wafer fabrication services. Administrative services, , Human Resources, International Planning, Shipping and Receiving departments are also housed in this facility.

IDT's largest and newest facility, opened in 1990 in San Jose, California, is a multi-purpose 150,000-square-foot, ultramodern technology development center. This facility houses a 25,000 square foot, combined Class 1 (a maximum of one particle-per-cubic-foot of 0.2 micron or larger), sub-half-micron R&D fabrication facility and a wafer fabrication area. This fab supports both production volumes of IDT products, including some next-generation SRAMs, and the R&D efforts of the technology development staff. Technology development efforts targeted for the center include advanced silicon processing and wafer fabrication techniques. A test area to support both production and research is located on-site. The building is also the home of the FIFO, ECL, and Subsystems product lines.

IDT's second largest facility is located in Salinas, California, about an hour south of Santa Clara. This 95,000-square-foot facility, located on 14 acres, houses the Static RAM Division and Specialty Memory product line. Constructed in 1985, this facility contains an ultra-modern 25,000-square-foot high-volume wafer fabrication area measured at Class 2-to-3 (a maximum of 2 to 3 particles-per-cubic-foot of 0.2 micron or larger) clean room conditions. Carefuldesign and construction of this fabrication area created a clean room environment far beyond the 1985 average for U.S. fab areas. This made possible the production of large volumes of high-density submicron geometry, fast static RAMs. This facility also houses shipping areas for IDT's leadership family of CMOS static RAMs. This site can expand to accommodate a 250,000-square-foot complex.

To extend our capabilities while maintaining strict control of our processes, IDT has an operational Assembly and Test facility located in Penang, Malaysia. This facility assembles product to U.S. standards, with all assemblies done under laminar flow conditions (Class 100) until the silicon is encased in its final packaging. All products in this facility are manufactured to the quality control requirements of MIL-STD-883.

All of IDT's facilities are aimed at increasing our manufacturing productivity to supply ever-larger volumes of high-performance, cost-effective, leadership CMOS products.

## SUPERIOR QUALITY AND RELIABILITY

Maintaining the highest standards of quality in the industry on all products is the basis of Integrated Device Technology's manufacturing systems and procedures. From inception, quality and reliability are built into all of IDT's products. Quality is "designed in" at every stage of manufacturing – as opposed to being "tested-in" later – in order to ensure impeccable performance.

Dedicated commitment to fine workmanship, along with development of rigid controls throughout wafer fab, device assembly and electrical test, create inherently reliable products. Incoming materials are subjected to careful inspections. Quality monitors, or inspections, are performed throughout the manufacturing flow.

IDT military grade monolithic hermetic products are designed to meet or exceed the demanding Class B reliability levels of MIL-STD-883, paragraph 1.2.1.

Product flow and test procedures for all monolithic hermetic military grade products are in accordance with the latest revision and notice of MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with tight controls and inspections to ensure that products meet the requirements for 100% screening. Routine quality conformance lot testing is performed as defined in MIL-STD-883. Methods 5004 and 5005.

For IDT module products, screening of the fully assembled substrates is performed, in addition to the monolithic level screening, to assure package integrity and mechanical reliability. All modules receive 100% electrical tests (DC,

functional and dynamic switching) to ensure compliance with the "subsystem" specifications.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that commercial, industrial and military grade products consistently meet customer requirements for quality, reliability and performance.

#### SPECIAL PROGRAMS

Class S. IDT also has all manufacturing, screening and test capabilities in-house (except X-ray and some Group D tests) to perform complete Class S processing per MIL-STD-883 on all IDT products and has supplied Class S products on several programs.

Radiation Hardened. IDT has developed and supplied several levels of radiation hardened products for military/ aerospace applications to perform at various levels of dose rate, total dose, single event upset (SEU), upset and latchup. IDT products maintain nearly their same high-performance levels built to these special process requirements. The company has in-house radiation testing capability used both in process development and testing of deliverable product. IDT also has a separate group within the company dedicated to supplying products for radiation hardened applications and to continue research and development of process and products to further improve radiation hardening capabilities.

2.7

GENERAL INFORMATION
TECHNOLOGY AND CAPABILITIES
QUALITY AND RELIABILITY
PACKAGE DIAGRAM OUTLINES
FIFO PRODUCTS

SPECIALITY MEMORY PRODUCTS

SUBSYSTEMS PRODUCTS

## **QSP-QUALITY, SERVICE AND PERFORMANCE**


Quality from the beginning, is the foundation for IDT's commitment to supply consistently high-quality products to our customers. IDT's quality commitment is embodied in its all pervasive Total Quality Commitment (TQC) process. Everyone who influences the quality of the product–from the designer to the shipping clerk–is committed to constantly improving the quality of their actions.

## **IDT QUALITY PHILOSOPHY**

"To make quantitative constant improvement in the quality of our actions that result in the supply of leadership products in conformance to the requirements of our customers."

#### IDT'S ASSURANCE STRATEGY FOR TOC

Measurable standards are essential to the success of TQC. All the processes contributing to the final quality of the product need to be monitored, measured and improved upon through the use of statistical tools.



Our customers receive the benefit of our optimized systems. Installed to enhance quality and reliability, these systems provide accurate and timely reporting on the effectiveness of manufacturing controls and the reliability and quality performance of IDT products and services.

ORDER ENTRY

| PRODUCTION CONTROL

SERVICE FLOW

| SHIPPING
| CUSTOMER SUPPORT

These systems and controls concentrate on TQC by focusing on the following key elements:

#### Statistical Techniques

Using statistical techniques, including Statistical Process Control (SPC) to determine whether the product/processes are under control.

#### Standardization

Implementing policies, procedures and measurement techniques that are common across different operational areas.

#### Documentation

Documenting and training in policies, procedures, measurement techniques and updating through characterization/ capability studies.

#### **Productivity Improvement**

Using constant improvement teams made up from employees at all levels of the organization.

#### Leadership

Focusing on quality as a key business parameter and strategic strength.

#### **Total Employee Participation**

Incorporating the TQC process into the IDT Corporate Culture.

#### **Customer Service**

Supporting the customer, as a partner, through performance review and pro-active problem solving.

#### People Excellence

Committing to growing, motivating and retaining people through training, goal setting, performance measurement and review.

#### PRODUCT FLOW

Product quality starts here. IDT has mechanisms and procedures in place that monitor and control the quality of our development activities. From the calibration of design capture libraries through process technology and product characterization that establish whether the performance, ratings and reliability criteria have been met. This includes failure analysis of parts that will improve the prototype product.

At the pre-production stage once again in-house qualification tests assure the quality and reliability of the product. All specifications and manufacturing flows are established and personnel trained before the product is placed into production.

#### Manufacturing

To accomplish continuous improvement during the manufacturing stage, control items are determined for major manufacturing conditions. Data is gathered and statistical techniques are used to control specific manufacturing processes that affect the quality of the product.

1

In-process and final inspections are fed back to earlier processes to improve product quality. All product is burned-in (where applicable) before 100% inspection of electrical characteristics takes place.

Products which pass final inspection are then subject to Quality Assurance and Reliability Tests. This data is used to improve manufacturing processes and provide reliability predictions of field applications.

#### Inventory and Shipping

Controls in shipping focus on ensuring parts are identified and packaged correctly. Care is also taken to see that the correct paperwork is present and the product being shipped was processed correctly.

#### SERVICE FLOW

Quality not only applies to the product but to the quality -ofservice we give our customers. Services is also constantly monitored for improvement.

#### **Order Procedures**

Checks are made at the order entry stage to ensure the correctprocessing of the Customer's product. After verification and data entry the Acknowledgements (sent to Customers) are again checked to ensure details are correct. As part of the TQC process, the results of these verifications are analyzed using statistical techniques and corrective actions are taken.

#### **Production Control**

Production Control (P.C.) is responsible for the flow and logistics of material as it moves through the manufacturing processes. The quality of the actions taken by P.C. greatly impinges on the quality of service the customer receives. Because many of our customers have implemented Just-in-Time (JIT) manufacturing practices, IDT as a supplier also has to adopt these same disciplines. As a result, employees receive extensive training and the performance level of key actions are kept under constant review. These key actions include:

Quotation response and accuracy. Scheduling response and accuracy. Response and accuracy of Expedites. Inventory, management, and effectiveness. On time delivery.

#### **Customer Support**

IDT has a worldwide network of sales offices and Technical Development Centers. These provide local customer support on business transactions, and in addition, support customers on applications information, technical services, benchmarking of hardware solutions, and demonstration of various Development Workstations.

The key to continuous improvement is the timely resolution of defects and implementation of the corrective actions. This is no more important than when product failures are found by a customer. When failures are found at the customer's incoming inspection, in the production line, or the field application, the Division Quality Assurance group is the focal point for the investigation of the cause of failure and implementation of the corrective action. IDT constantly improves the level of support we give our customers by monitoring the response time to customers that have detected a product failure. Providing the customer with an analysis of the failure, including corrective actions and the statistical analysis of defects, brings CQI full circle—full support of our customers and their designs with high-quality products.

#### SUMMARY

In 1990, IDT made the commitment to "Leadership through Quality, Service, and Performance Products".

We believe by following that credo IDT and our cusotmers will be successful in the coming decade. With the implementation of the TQC strategy within the company, we will satisfy our goal...

"Leadership through Quality, Service and Performance Products".

3.1 2

## IDT QUALITY CONFORMANCE PROGRAM

## A COMMITMENT TO QUALITY

Integrated Device Technology's monolithic assembly products are designed, manufactured and tested in accordance with the strict controls and procedures required by Military Standards. The documentation, design and manufacturing criteria of the Quality and Reliability Assurance Program were developed and are being maintained to the most current revisions of MIL-38510 as defined by paragraph 1.2.1 of MIL-STD-883 and MIL-STD-883 requirements.

Product flow and test procedures for all Class B *monolithic* hermetic Military Grade microcircuits are in full compliance with paragraph 1.2.1 of MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with stringent controls and inspections to ensure that products meet the requirements for 100% screening and quality conformance tests as defined in MIL-STD-883, Methods 5004 and 5005.

Product flow and test procedures for all *plastic* and *commercial hermetic* products are in accordance with industry practices for producing highly reliable microcircuits to ensure that products meet the IDT requirements for 100% screening and quality conformance tests.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that our products consistently meet customer requirements for quality, reliability and performance.

#### SUMMARY

#### Monolithic Hermetic Package Processing Flow(1)

Refer to the Monolithic Hermetic Package Processing Flow diagram. All test methods refer to MIL-STD-883 unless otherwise stated.

 Wafer Fabrication: Humidity, temperature and particulate contamination levels are controlled and maintained according to criteria patterned after Federal Standard 209, Clean Room and Workstation Requirements. All critical workstations are maintained at Class 100 levels or better.

Wafers from each wafer fabrication area are subjected to Scanning Electron Microscope analysis on a periodic basis.

- Die Visual Inspection: Wafers are cut and separated and the individual die are 100% visually inspected to strict IDT-defined internal criteria.
- Die Shear Monitor: To ensure die attach integrity, product samples are routinely subjected to a shear strength test per Method 2019.

- 4. Wire Bond Monitor: Product samples are routinely subjected to a strength test per Method 2011, Condition D, to ensure the integrity of the lead bond process.
- Pre-Cap Visual: Before the completed package is sealed, 100% of the product is visually inspected to Method 2010, Condition B criteria.
- Environmental Conditioning: 100% of the sealed product is subjected to environmental stress tests. These thermal and mechanical tests are designed to eliminate units with marginal seal, die attach or lead bond integrity.
- 7. Hermetic Testing: 100% of the hermetic packages are subjected to fine and gross leak seal tests to eliminate marginally sealed units or units whose seals may have become defective as a result of environmental conditioning tests.
- 8. Pre-Burn-In Electrical Test: Each product is 100% electrically tested at an ambient temperature of +25°C to IDT data sheet or the customer specification.
- 9. Burn-In: 100% of the Military Grade product is burned-in under dynamic electrical conditions to the time and temperature requirements of Method 1015, Condition D. Except for the time, Commercial Grade product is burned-in as applicable to the same conditions as Military Grade devices.
- 10. Post-Burn-In Electrical: After burn-in, 100% of the Class B Military Grade product is electrically tested to IDT data sheet or customer specifications over the – 55°C to +125°C temperature range. Commercial Grade products are sample tested to the applicable temperature extremes.
- Mark: All product is marked with product type and lot code identifiers. MIL-STD-883 compliant Military Grade products are identified with the required compliant code letter.
- Quality Conformance Tests: Samples of the Military Grade product which have been processed to the 100% screening tests of Method 5004 are routinely subjected to the quality conformance requirements of Method 5005.

1

<sup>1.</sup> For quality requirements beyond Class B levels such as SEM analysis, X-Ray inspection, Particle Impact Noise Reduction (PIND) test, Class S screening or other customer specified screening flows, please contact your Integrated Device Technology sales representative.

#### SUMMARY

#### Monolithic Plastic Package Processing Flow

Refer to the Monolithic Plastic Package Processing Flow diagram. All test methods refer to MIL-STD-883 unless otherwise stated.

 Wafer Fabrication: Humidity, temperature and particulate contamination levels are controlled and maintained according to criteria patterned after Federal Standard 209, Clean Room and Workstation Requirements. All critical workstations are maintained at Class 100 levels or better.

Topside silicon nitride passivation is all applied to all wafers for better moisture barrier characteristics.

Wafers from each wafer fabrication area are subjected to Scanning Electron Microscope analysis on a periodic basis.

- Die Visual Inspection: Wafers are 100% visually inspected to strict IDT defined internal criteria.
- Die Push Test: To ensure die attach integrity, product samples are routinely subjected to die push tests, patterned after MIL-STD-883, Method 2019.
- 4. Wire Bond Monitor: Product samples are routinely subjected to wire bond pull and ball shear tests to ensure the integrity of the wire bond process, patterned after MIL-STD-883, Method 2011, Condition D.
- Pre-Cap Visual: Before encapsulation, all product lots are visually inspected (using LTPD 5 sampling plan) to criteria patterned after MIL-STD-883, Method 2010, Condition B.

- Post Mold Cure: Plastic encapsulated devices are baked to ensure an optimum polymerization of the epoxy mold compound so as to enhance moisture resistance characteristics.
- Pre-Burn-In Electrical: Each product is 100% electrically tested at an ambient temperature of +25°C to IDT data sheet or the customer specification.
- Burn-In: Except for MSI Logic family devices where it may be obtained as an option, all Commercial Grade plastic package products are burned-in for 16 hours at +125°C minimum (or equivalent), utilizing the same burn-in conditions as the Military Grade product.
- 9. Post-Burn-In Electrical: After burn-in, 100% of the plastic product is electrically tested to IDT data sheet or customer specifications at the maximum temperature extreme. The minimum temperature extreme is tested periodically on an audit basis.
- Mark: All product is marked with product type and lot code identifiers. Products are identified with the assembly and test locations.
- 11. Quality Conformance Inspection: Samples of the plastic product which have been processed to the 100% screening requirements are subjected to the Periodic Quality Conformance Inspection Program. Where indicated, the test methods are patterned after MIL-STD-883 criteria.

3.2 2

TABLE 1 This table defines the device class screening procedures for IDT's high reliability products in conformance with MIL-STD-883C.

Monolithic Hermetic Package Final Processing Flow

	CLASS-S		CLASS-B		CLASS-C <sup>(1)</sup>			
OPERATION	TEST METHOD	ROMT	TEST METHOD	ROMT	TEST METHOD	RQMT		
BURN-IN	1015 Cond. D, 240 Hrs @ 125°C or equivalent	100%	1015 Cond. D, 160 Hrs. @ 125°C min. or equivalent	100%	Per applicable device specification	100%		
PORT BURN-IN ELECTRICAL: Static (DC), Functional and Switching (AC)	Per applicable device specification +25, -55 and 125°C	100%	Per applicable device specification +25, -55 and 125°C	100%	Per applicable <sup>(2)</sup> device specification	100%		
Group A ELECTRICAL: Static (DC, Functional and Switching (AC)	Per applicable Sample device specification and 5005		Per applicable device specification and 5005	evice specification		Sample		
MARK/LEAD STRAIGHTENING	IDT Spec	100%	IDT Spec	100%	IDT Spec	100%		
FINAL ELECTRICAL TEST	Per applicable 10 device specification +25°C		Per applicable device specification +25°C	100%	Per applicable device specification +25°C	100%		
FINAL VISUAL/PACK	IDT Spec	100%	IDT Spec	100%	IDT Spec	100%		
QUALITY CONFORMANCE INSPECTION	ONFORMANCE		5005 Group B, C, D	Sample	IDT Spec	Sample		
QUALITY SHIPPING INSPECTION (Visual/Plant Clearance)	IDT Spec	100%	IDT Spec	100%	IDT Spec	100%		

NOTES:
1. Class-C = IDT commercial spec. for hermetic and plastic packages
2. Typical 0°C, 70°C, Extended -55°C +125°C

# RADIATION TOLERANT/ENHANCED/HARDENED PRODUCTS FOR RADIATION ENVIRONMENTS

#### INTRODUCTION

The need for high-performance CMOS integrated circuits in military and space systems is more critical today than ever before. The low power dissipation that is achieved using CMOS technology, along with the high complexity and density levels, makes CMOS the nearly ideal component for all types of applications.

Systems designed for military or space applications are intended for environments where high levels of radiation may be encountered. The implication of a device failure within a military or space system clearly is critical. IDT has made a significant contribution toward providing reliable radiation-tolerant systems by offering integrated circuits with enhanced radiation tolerance. Radiation environments, IDT process enhancements and device tolerance levels achieved are described below.

#### THE RADIATION ENVIRONMENT

There are four different types of radiation environments that are of concern to builders of military and space systems. These environments and their effects on the device operation, summarized in Figure 1, are as follows:

Total Dose Accumulation refers to the total amount of accumulated gamma rays experienced by the devices in the system, and is measured in RADS (SI) for radiation units experienced at the silicon level. The physical effect of gamma rays on semiconductor devices is to cause threshold shifts (Vt shifts) of both the active transistors as well as the parasitic field transistors. Threshold voltages decrease as total dose is accumulated; at some point, the device will begin to exhibit parametric failures as the input/output and supply currents increase. At higher radiation accumulation levels, functional failures occur. In memory circuits, however, functional failures due to memory cell failure often occur first.

Burst Radiation or Dose Rate refers to the amount of radiation, usually photons or electrons, experienced by the devices in the system due to a pulse event, and is measured in RADS (Si) per second. The effect of a high dose rate or burst of radiation on CMOS integrated circuits is to cause temporary upset of logic states and/or CMOS latch-up. Latch-up can cause permanent damage to the device.

Single Event Upset (SEU) is a transient logic state change caused by high-energy ions, such as energetic cosmic rays, striking the integrated circuits. As the ion passes through the silicon, charge is either created through ionization or direct nuclear collision. If collected by a circuit node, this excess charge can cause a change in logic state of the circuit. Dynamic nodes that are not actively held at a particular logic state (dynamic RAM cells for example) are the most susceptible. These upsets are transient, but can cause system failures known as "soft errors."

Neutron Irradiation will cause structural damage to the silicon lattice which may lead to device leakage and, ultimately, functional failure.

#### **DEVICE ENHANCEMENTS**

Of the four radiation environments above, IDT has taken considerable data on the first two, Total Dose Accumulation and Dose Rate. IDT has developed a process that significantly

Radiation Category	Primary Particle	Source	Effect				
Total Dose	Gamma	Space or Nuclear Event	Permanent				
Dose Rate	Photons	Nuclear Event	Temporary Upset of Logic State or Latch-up				
SEU	Cosmic Rays	Space	Temporary Upset of Logic State				
Neutron	Neutrons	Nuclear Event	Device Leakage Due to Silicon Lattice Damage				

Figure 1.

improves the radiation tolerance of its devices within these environments. Prevention of SEU failures is usually accomplished by system-level considerations, such as Error Detection and Correction (EDC) circuitry, since the occurrence of SEUs is not particularly dependent on process technology. Through IDT's customer contracts, SEU has been gathered on some devices. Little is yet known about the effects of neutron-induced damage. For more information on SEU testing, contact IDT's Radiation Hardened Product Group.

Enhancements to IDT's standard process are used to create radiation enhanced and tolerant processes. Field and gate oxides are "hardened" to make the device less susceptible to radiation damage by modifying the process architecture to allow lower temperature processing. Device implants and Vts adjustments allow more Vt margin. In addition to process changes, IDT's radiation enhanced process utilizes epitaxial substrate material. The use of epi substrate material provides a lower substrate resistance environment to create latch-up free CMOS structures.

#### RADIATION HARDNESS CATEGORIES

Radiation Enhanced (RE) or Radiation Tolerant ('RT) versions of IDT products follow IDT's military product data sheets whenever possible (consult factory). IDT's Total Dose Test plan exposes a sample of die on a wafer to a particular Total Dose level via ARACOR X-Ray radiation. This Total Dose Test plan qualifies each 'RE or 'RT wafer to a Total Dose level. Only wafers with sampled die that pass Total Dose level

tests are assembled and used for orders (consult factory for more details on Total Dose sample testing). With regard to Total Dose testing, clarifications/exceptions to MIL-STD-883, Methods 5005 and 1019 are required. Consult factory for more details.

The 'RE and 'RT process enhancements enable IDT to offer integrated circuits with varying grades of radiation tolerance or radiation "hardness".

- Radiation Enhanced process uses Epi wafers and is able to provide devices that can be Total Dose qualified to 10K RADs (Si) or greater by IDT's ARACOR X-Ray Total Dose sample die test plan (Total Dose levels require negotiation, consult factory for more details).
- Radiation Tolerant product uses standard wafer/process material that is qualified to 10K RADs (Si) Total Dose by IDT's ARACOR X-Ray Total Dose sample die test plan.

Integrated Device Technology can provide Radiation Tolerant/Enhanced versions of all product types (some speed grades may not be available as 'RE).

Please contact your IDT sales representative or factory marketing to determine availability and price of any IDT product processed in accordance with one of these levels of radiation hardness.

#### CONCLUSION

There has been widespread interest within the military and space community in IDT's CMOS product line for its radiation hardness levels, as well as its high-performance and low power dissipation. To serve this growing need for CMOS circuits that must operate in a radiation environment, IDT has created a separate group within the company to concentrate on supplying products for these applications. Continuing research and development of process and products, including the use of in-house radiation testing capability, will allow Integrated Device Technology to offer continuously increasing levels of radiation-tolerant solutions.

1000	greene	D. II	gran	Dan.	álb.	Ħ	13	65.	*	gan	A PORT	Elano.	m	M	43.	milion 2	A SERVIN	15.	8
G		N	E.	m	ΔĄ	L.,		$\mathbb{I}$		200		Part of	Ш	П					

**TECHNOLOGY AND CAPABILITIES** 

**QUALITY AND RELIABILITY** 

# PACKAGE DIAGRAM OUTLINES

FIFO PRODUCTS

SPECIALITY MEMORY PRODUCTS

SUBSYSTEMS PRODUCTS

1

2

3

4

5

6

7



1

## THERMAL PERFORMANCE CALCULATIONS FOR IDT'S PACKAGES

Since most of the electrical energy consumed by microelectronic devices eventually appears as heat, poor thermal performance of the device or lack of management of this thermal energy can cause a variety of deleterious effects. This device temperature increase can exhibit itself as one of the key variables in establishing device performance and long term reliability; on the other hand, effective dissipation of internally generated thermal energy can, if properly managed, reduce the deleterious effects and improve component reliability.

A few key benefits of IDT's enhanced CEMOS™ process are: low power dissipation, high speed, increased levels of integration, wider operating temperature ranges and lower quiescent power dissipation. Because the reliability of an integrated circuit is largely dependent on the maximum temperature the device attains during operation, and as the junction stability declines with increases in junction temperature (TJ), it becomes increasingly important to maintain a low (TJ).

CMOS devices stabilize more quickly and at greatly lower temperature than bipolar devices under normal operation. The accelerated aging of an integrated circuit can be expressed as an exponential function of the junction temperature as:

tA = to exp 
$$\left[ \frac{Ea}{k} \left( \frac{1}{TO} - \frac{1}{TJ} \right) \right]$$

where

tA = lifetime at elevated junction (TJ) temperature

to = normal lifetime at normal junction (To) temperature

Ea = activation energy (ev)

k = Boltzmann's constant (8.617 x 10<sup>-5</sup>ev/k)

i.e. the lifetime of a device could be decreased by a factor of 2 for every 10°C increase temperature.

To minimize the deleterious effects associated with this potential increase. IDT has:

- Optimized our proprietary low-power CEMOS fabrication process to ensure the active junction temperature rise is minimal.
- Selected only packaging materials that optimize heat dissipation, which encourages a cooler running device.
- Physically designed all package components to enhance the inherent material properties and to take full advantage of heat transfer and radiation due to case geometries.

 Tightly controlled the assembly procedures to meet or exceed the stringent criteria of MIL-STD-883\_to ensure maximum heat transfer between die and packaging materials.

The following figures graphically illustrate the thermal values of IDT's current package families. Each envelop (shaded area) depicts a typical spread of values due to the influence of a number of factors which include: circuit size, package materials and package geometry. The following range of values are to be used as a comprehensive characterization of the major variables rather than single point of reference.

When calculating junction temperature (TJ), it is necessary to know the thermal resistance of the package (θJA) as measured in "degree celsius per watt". With the accompanying data, the following equation can be used to establish thermal performance, enhance device reliability and ultimately provide you, the user, with a continuing series of high-speed, low-power CMOS solutions to your system design needs.

$$\theta$$
JA = [TJ - TA]/P  
TJ = TA + P[ $\theta$ JA] = TA + P[ $\theta$ JC +  $\theta$ CA]

where

$$\frac{\theta JC = TJ - TC}{P} \qquad \qquad \frac{\theta CA = TC - TA}{P}$$

 $\theta$  = Thermal resistance

J = Junction


P = Operational power of device (dissipated)


TA = Ambient temperature in degree celsius


TJ = Temperature of the junction


Tc = Temperature of case/package

- BCA = Case to Ambient, thermal resistance—usually a measure of the heat dissipation due to natural or forced convection, radiation and mounting techniques.
- θJC = Junction to Case, thermal resistance—usually measured with reference to the temperature at a specific point on the package (case) surface. (Dependent on the package material properties and package geometry.)
- θJA = Junction to Ambient, thermal resistance—usually measured with respect to the temperature of a specified volume of still air. (Dependent on θJC + θJA which includes the influence of area and environmental condition.)











Theta JA vs. Airflow PLASTIC SSOP PACKAGES 125 100 Theta JA (C/W) 75 20/24 SSOPS 50 48SSOP 25 0 200 400 600 800 1000 AIRFLOW (LFM)




THETA JC: 20/24 PIN = 35-40 °C/W 48 PIN = 16-20 °C/W


4.1


1000





Measurements were done using Temp09 Delco Thermal Die (.250sq.)






























































6

## 4

## PACKAGE DIAGRAM OUTLINE INDEX

## SECTION PAGE

MONOLITHIC	C PACKAGE DIAGRAM OUTLINES4.3	
PKG.	DESCRIPTION	
P16-1	16-Pin Plastic DIP (300 mil)	17
P18-1	18-Pin Plastic DIP (300 mil)	18
P20-1	20-Pin Plastic DIP (300 mil)	18
P22-1	22-Pin Plastic DIP (300 mil)	17
P24-1	24-Pin Plastic DIP (300 mil)	18
P24-2	24-Pin Plastic DIP (600 mil)	19
P28-1	28-Pin Plastic DIP (600 mil)	19
P28-2	28-Pin Plastic DIP (300 mil)	17
P32-1	32-Pin Plastic DIP (600 mil)	19
P32-2	32-Pin Plastic DIP (300 mil)	17
P40-1	40-Pin Plastic DIP (600 mil)	
	48-Pin Plastic DIP (600 mil)	19
P48-1	46-FIII Flastic DIF (600 IIIII)	19
D16-1	16-Pin CERDIP (300 mil)	1
D18-1	18-Pin CERDIP (300 mil)	1
D20-1	20-Pin CERDIP (300 mil)	1
D22-1	22-Pin CERDIP (300 mil)	1
D24-1	24-Pin CERDIP (300 mil)	1
D24-2	24-Pin CERDIP (600 mil)	2
D24-3	24-Pin CERDIP (400 mil)	2
D28-1	28-Pin CERDIP (600 mil)	2
D28-3	28-Pin CERDIP (300 mil)	1
D32-1	32-Pin CERDIP (wide body)	2
D40-1	40-Pin CERDIP (600 mil)	2
C20-1	20-Pin Sidebraze DIP (300 mil)	3
C22-1	22-Pin Sidebraze DIP (300 mil)	3
C24-1	24-Pin Sidebraze DIP (300 mil)	3
C28-1	28-Pin Sidebraze DIP (300 mil)	3
C28-2	28-Pin Sidebraze DIP (400 mil)	4
C32-2	32-Pin Sidebraze DIP (400 mil)	4
C32-3	32-Pin Sidebraze DIP (300 mil)	3
C48-1	48-Pin Sidebraze DIP (400 mil)	4
C48-2	48-Pin Sidebraze DIP (600 mil)	5
C68-1	68-Pin Sidebraze DIP (600 mil)	5
	· ·	
G68-1	68-Lead Pin Grid Array (cavity up)	14
G84-3	84-Lead Pin Grip Array (cavity up — 11 x 11 grid)	15
G108-1	108-Lead Pin Grid Array (cavity up)	16
SO16-1	16-Pin Small Outline IC (gull wing)	20
SO18-1	18-Pin Small Outline IC (gull wing)	20
SO20-1	20-Pin Small Outline IC (J-bend — 300 mil)	22
SO20-2	20-Pin Small Outline IC (gull wing)	20
SO24-2	24-Pin Small Outline IC (gull wing)	20
SO24-4	24-Pin Small Outline IC (J-bend — 300 mil)	22
SO24-8	24-Pin Small Outline IC (J-bend — 300 mil)	22
SO28-2	28-Pin Small Outline IC (gull wing)	21
SO28-3	28-Pin Small Outline IC (gull wing)	21
SO28-5	28-Pin Small Outline IC (J-bend — 300 mil)	22
SO32-2	32-Pin Small Outline IC (J-bend — 300 mil)	22
JUUL L	SE THE START CHARLE TO 10 DOTAL COO HING.	22

#### SECTION PAGE

MONOLITHIC	PACKAGE DIAGRAM OUTLINES (Continued)4.3	
PKG.	DESCRIPTION	
J18-1	18-Pin Plastic Leaded Chip Carrier (rectangular)	28
J20-1	20-Pin Plastic Leaded Chip Carrier (square)	27
J28-1	28-Pin Plastic Leaded Chip Carrier (square)	27
J32-1	32-Pin Plastic Leaded Chip Carrier (rectangular)	28
J44-1	44-Pin Plastic Leaded Chip Carrier (square)	27
J52-1	52-Pin Plastic Leaded Chip Carrier (square)	27
J68-1	68-Pin Plastic Leaded Chip Carrier (square)	27
J84-1	84-Pin Plastic Leaded Chip Carrier (square)	27
L20-1	20-Pin Leadless Chip Carrier (rectangular)	13
L20-2	20-Pin Leadless Chip Carrier (square)	11
L22-1	22-Pin Leadless Chip Carrier (rectangular)	13
L24-1	24-Pin Leadless Chip Carrier (rectangular)	13
L28-1	28-Pin Leadless Chip Carrier (square)	11
L28-2	28-Pin Leadless Chip Carrier (rectangular)	13
L32-1	32-Pin Leadless Chip Carrier (rectangular)	13
L44-1	44-Pin Leadless Chip Carrier (square)	11
L48-1	48-Pin Leadless Chip Carrier (square)	11
L52-1	52-Pin Leadless Chip Carrier (square)	12
L52-2	52-Pin Leadless Chip Carrier (square)	12
L68-1	68-Pin Leadless Chip Carrier (square)	12
L68-2	68-Pin Leadless Chip Carrier (square)	12
E16-1	16-Lead CERPACK	10
E20-1	20-Lead CERPACK	10
E24-1	24-Lead CERPACK	10
E28-1	28-Lead CERPACK	10
E28-2	28-Lead CERPACK	10
F20-1	20-Lead Flatpack	6
F20-2	20-Lead Flatpack (.295 body)	6
F24-1	24-Lead Flatpack	6
F28-1	28-Lead Flatpack	6
F28-2	28-Lead Flatpack	6
F48-1	48-Lead Quad Flatpack	7
F64-1	64-Lead Quad Flatpack	7
F68-1	68-Lead Quad Flatpack	8
F68-3	68-Lead Quad Flatpack	8
F84-2	84-Lead Quad Flatpack (cavity up)	9
PQ80-2	80-Lead Plastic Quad Flatpack (IEAJ)	26
PQ100-1	100-Lead Plastic Quad Flatpack (JEDEC)	25
PQ100-2	100-Lead Plastic Quad Flatpack (EIAJ)	26
PQ132-1	132-Lead Plastic Quad Flatpack (JEDEC)	25
PN64-1	54-Lead Thin Quad Flatpack (TQFP)	24
PN80-1	80-Lead Thin Quad Flatpack (TQFP)	24
PN100-1	100-Lead Thin Quad Flatpack (TQFP)	24
PN120-1	120-Lead Thin Quad Flatpack (TQFP)	24

## **MODULE PACKAGE DIAGRAM OUTLINES**

Module package diagrams are located at the back of each Subsystems data sheet.


4.2

2



## PACKAGE DIAGRAM OUTLINES

## DUAL IN-LINE PACKAGES



## NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. THE MINIMUM LIMIT FOR DIMENSION b1 MAY BE .023 FOR CORNER LEADS.

## 16-28 LEAD CERDIP (300 MIL)

DWG #	D1	D16-1		D18-1		D20-1		D22-1		4-1	D28-3		
# OF LDS (N)	1	16		18		20		22		24		28	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.140	.200	.140	.200	.140	.200	.140	.200	.140	.200	.140	.200	
b	.015	.021	.015	.021	.015	.021	.015	.021	.015	.021	.015	.021	
b1	.045	.060	.045	.060	.045	.060	.045	.060	.045	.065	.045	.065	
С	.009	.012	.009	.012	.009	.012	.009	.012	.009	.014	.009	.014	
D	.750	.830	.880	.930	.935	1.060	1.050	1.080	1.240	1.280	1.440	1.485	
Ε	.285	.310	.285	.310	.285	.310	.285	.310	.285	.310	.285	.310	
E1	.290	.320	.290	.320	.290	.320	.300	.320	.300	.320	.300	.320	
е	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.100	BSC	
L	.125	.175	.125	.175	.125	.175	.125	.175	.125	.175	.125	.175	
L1	.150	_	.150		.150	_	.150	_	.150	_	.150	-	
Q	.015	.055	.015	.055	.015	.060	.015	.060	.015	.060	.015	.060	
S	.020	.080	.020	.080	.020	.080	.020	.080	.030	.080	.030	.080	
S1	.005		.005	_	.005		.005	_	.005	_	.005	_	
α	0.	15°	0,	15°	0,	15°	0.	15°	0.	15°	0.	15°	


## 24-40 LEAD CERDIP (400 & 600 MIL)

DWG #	D2	D24-3		4-2	D28	3-1	D40-1		
# OF LDS (N)	2	24		4	2	8	40		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.130	.175	.090	.190	.090	.200	.160	.220	
ь	.015	.021	.014	.023	.014	.023	.014	.023	
Ь1	.045	.065	.045	.060	.045	.065	.045	.065	
С	.009	.014	.008	.012	.008	.014	.008	.014	
D	1.180	1.250	1.230	1.290	1.440	1.490	2.020	2.070	
Ε	.350	.410	.500	.610	.510	.600	.510	.600	
E1	.380	.420	.590	.620	.590	.620	.590	.620	
е	.100	BSC	.100	BSC	.100	BSC	.100 BSC		
L	.125	.175	.125	.200	.125	.200	.125	.200	
L1	.150	_	.150	_	.150	_	.150	_	
Q	.015	.060	.015	.060	.020	.060	.020	.060	
S	.030	.070	.030	.080	.030	.080	.030	.080	
S1	.005	_	.005	-	.005		.005	_	
α	0,	15°	0,	15°	0,	15°	0,	15°	

## 32 LEAD CERDIP (WIDE BODY)

DWG #	D32-1					
# OF LDS (N)	3.	2				
SYMBOL	MIN	MAX				
Α	.120	.210				
b	.014	.023				
ь1	.045	.065				
C	.008	.014				
D	1.625	1.675 .600 .620				
Ε	.570					
E1	.590					
е	.100 BSC					
L	.125	.200				
L1	.150					
Q	.020	.060				
S	.030	.080				
S1	.005	_				
α	0,	15°				


## 20-32 LEAD SIDE BRAZE (300 MIL)



- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
   BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	C20	D−1	C22-1		C24-1		C28-1		C32-3	
# OF LDS (N)	2	0	2	2	2	4	2	8	32	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.090	.200	.100	.200	.090	.200	.090	.200	.090	.200
b	.014	.023	.014	.023	.015	.023	.014	.023	.014	.023
b1	.045	.060	.045	.060	.045	.060	.045	.060	.045	.060
С	.008	.015	.008	.015	.008	.015	.008	.015	.008	.014
D	.970	1.060	1.040	1.120	1.180	1.230	1.380	1.420	1.580	1.640
E	.260	.310	.260	.310	.220	.310	.220	.310	.280	.310
E1	.290	.320	.290	.320	.290	.320	.290	.320	.290	.320
е	.100	BSC	.100	BSC	.100 BSC		.100 BSC		.100 BSC	
L	.125	.200	.125	.200	.125	.200	.125	.200	.100	.175
L1	150	_	.150		.150	_	.150	1	.150	_
Q	.015	.060	.015	.060	.015	.060	.015	.060	.030	.060
S	.030	.065	.030	.065	.030	.065	.030	.065	.030	.065
S1	.005	_	.005	_	.005	_	.005	_	.005	_
S2	.005	_	.005		.005	_	.005	-	.005	


## 28-48 LEAD SIDE BRAZE (400 MIL)



- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	C28	3-2	C32	2-2	C48-1		
# OF LDS (N)	2	8	3	2	48		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.090	.200	.090	.200	.085	.190	
b	.014	.023	.014	.023	.014	.023	
b1	.045	.060	.045	.060	.045	.060	
C	.008	.014	.008	.014	.008	.014	
D	1.380	1.420	1.580	1.640	1.690	1.730	
E	.380	.420	.380	.410	.380	.410	
E1	.390	.420	.390	.420	.390	.420	
е	.100	BSC	.100 BSC		.070	BSC	
L L	.100	.175	.100	.175	.125	.175	
L1	.150	_	.150	_	.150	_	
Q	.030	.060	.030	.060	.020	.070	
S	.030	.065	.030	.065	.030	.065	
S1	.005	_	.005	_	.005		
S2	.005	_	.005		.005		

## 48 & 68 LD SIDE BRAZE (600 MIL)




- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	C48	3-2	C68	3-1
# OF LDS (N)	4	8	6	8
SYMBOL	MIN	MAX	MIN	MAX
Α	.100	.190	.085	.190
b	.015	.023	.015	.023
b1	.045	.060	.045	.060
С	.008	.012	.008	.012
D	2.370	2.430	2.380	2.440
E	.550	.610	.580	.610
E1	.595	.620	.590	.620
е	.100	.100 BSC		BSC
L	.125	.175	.125	.175
L1	.150	1	.150	-
Q	.020	.060	.020	.070
S	.030	.065	.030	.065
S1	.005		.005	
S2	.005		.005	

## FLATPACKS

## 20-28 LEAD FLATPACK





- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
   BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	F20	)—1	F20	)-2	F24	1-1	F28	3–1	F28	1-2
# OF LDS (N)	2	0	20 (.29	BODY)	24		28		28	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.045	.092	.045	.092	.045	.090	.045	.090	.045	.115
b	.015	.019	.015	.019	.015	.019	.015	.019	.015	.019
С	.004	.007	.004	.007	.004	.007	.004	.007	.004	.007
D	_	.540	_	.540	_	.640	.710	.740	.710	.740
E	.340	.360	.245	.303	.360	.420	.480	.520	.480	.520
E2	.130	_	.130	_	.180	_	.180	-	.180	
E3	.030	_	.030	_	.030		.040		.040	_
е	.050	BSC	.050	BSC	.050 BSC		.050	BSC	.050	BSC
K	.006	.015	.008	.015	_	_	_	_	_	_
L	.250	.370	.250	.370	.250	.370	.250	.370	.250	.370
Q	.010	.040	.010	.040	.010	.040	.010	.045	.026	.045
S	_	.045	-	.045	_	.045	_	.045	_	.045
S1	.000		.005	_	.005		.005		.005	

## FLATPACKS (Continued)

48-64 LEAD QUAD FLATPACK






- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	F48	3-1	F64-1		
# OF LDS (N)	4	8	64		
SYMBOL	MIN	MAX	MIN	MAX	
A	.089	.108	.070	.090	
A1	.079	.096	.054	.078	
A2	.058	.073	.030	.045	
b	.018	.022	.016	.020	
С	.008	.010	.009	.012	
D/E		.750	.885	.915	
D1/E1	.100	REF	.075	REF	
D2/E2	.550	BSC	.750	BSC	
е	.050	BSC	.050	BSC	
L	.350	.450	.350	.450	
ND/NE	1	2	16		

## FLATPACKS (Continued)

## 68 LEAD QUAD FLATPACK




1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED 2. BSC — BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	F68	3-1	F68-3		
# OF LDS (N)	6	8	6	8	
SYMBOL	MIN	MAX	MIN	MAX	
A	.080	.145	.080	.120	
A1	.070	.090	.070	.090	
b	.014	.021	.014	.021	
С	.008	.012	.005	.007	
D/E	1.640	1.870	1.640	1.870	
D1/E1	.926	.970	.926	.970	
D2/E2	.800	BSC	.800	BSC	
е	.050	BSC	.050	BSC	
L	.350	.450	.350	.450	
ND/NE	1	7	17		

## FLATPACKS (Continued)

## 84 LEAD QUAD FLATPACK (CAVITY UP)



DWG #		-2			
# OF LDS (N)	84				
SYMBOL	MIN	MAX			
Α	_	.140			
A1	_	.105			
b	.014	.020			
С	.007	.013			
D/E	1.940	1.960			
D1/E1	1.130	1.170			
D2/E2	1.000	BSC			
D3/E3	.500	BSC			
е	.050	BSC			
L	.350	.450			
ND/NE	2	21			

## NOTES:


 ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.

DETAIL "A"

2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

## CERPACKS

## 16-28 LEAD CERPACK




## NOTES:

- 1. ALL DIMENSION ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	E16	3-1	E20	E20-1		4-1	E28-1		E28-2	
# OF LDS (N)	1	6	2	.0	24		28		28	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.055	.085	.045	.092	.045	.090	.045	.115	.045	.090
b	.015	.019	.015	.019	.015	.019	.015	.019	.015	.019
С	.0045	.006	.0045	.006	.0045	.006	.0045	.006	.0045	.006
D	.370	.430	_	.540	_	.640	_	.740	_	.740
E	.245	.285	.245	.300	.300	.420	.460	.520	.340	.380
E1	_	.305		.305	_	.440	-	.550	_	.400
е	.050	BSC	.050	BSC	.050	BSC	.050	BSC	.050	BSC
K	.008	.015	.008	.015	.008	.015	.008	.015	.008	.015
L	.250	.370	.250	.370	.250	.370	.250	.370	.250	.370
Q	.026	.040	.026	.040	.026	.040	.026	.045	.026	.045
S	1	.045	_	.045	_	.045	-	.045	-	.045
S1	.005		.005	_	.005	_	.000	-	.005	_


4.3

## LEADLESS CHIP CARRIERS



#### NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.



## 20-48 LEAD LCC (SQUARE)

DWG #	L20-2		L2	8-1	L44-1		L48-1	
# OF LDS (N)	2	20	2	28	44		48	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.064	.100	.064	.100	.064	.120	.055	.120
A1	.054	.066	.050	.088	.054	.088	.045	.090
B1	.022	.028	.022	.028	.022	.028	.017	.023
B2	.072	REF	.072	REF	.072	REF	.072	REF
B3	.006	.022	.006	.022	.006	.022	.006	.022
D/E	.342	.358	.442	.460	.640	.660	.554	.572
D1/E1	.200	BSC	.300 BSC		.500 BSC		.440 BSC	
D2/E2	.100	BSC	.150	BSC	.250	BSC	.220	BSC
D3/E3	_	.358	_	.460	_	.560	.500	.535
е	.050	BSC	.050	BSC	.050	BSC	.040	BSC
e1	.015	_	.015		.015	_	.015	
h	.040	REF	.040	REF	.040	REF	.012 F	RADIUS
J	.020	REF	.020	REF	.020	REF	.020	REF
L	.045	.055	.045	.055	.045	.055	.033	.047
L1	.045	.055	.045	.055	.045	.055	.033	.047
L2	.077	.093	.077	.093	.077	.093	.077	.093
L3	.003	.015	.003	.015	.003	.015	.003	.015
ND/NE		5		7	1	1	1	2


## LEADLESS CHIP CARRIERS (Continued)

## 52-68 LEAD LCC (SQUARE)

DWG #	L5	2-1	L52-2		L68-2		L68-1		
# OF LDS (N)	<u>.</u>	52	(1)	52	68		68		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.061	.087	.082	.120	.082	.120	.065	.120	
A1	.051	.077	.072	.088	.072	.088	.055	.075	
B1	.022	.028	.022	.028	.022	.028	.008	.014	
B2	.072	REF	.072	REF	.072	REF	.072	REF	
B3	.006	.022	.006	.022	.006	.022	.006	.022	
D/E	.739	.761	.739	.761	.938	.962	.554	.566	
D1/E1	.600	BSC	.600	BSC	.800	.800 BSC		.400 BSC	
D2/E2	.300	BSC	.300	.300 BSC		.400 BSC		BSC	
D3/E3	_	.661		.661	_	.862	_	.535	
е	.050	BSC	.050	BSC	.050	BSC	.025	BSC	
e1	.015	_	.015	_	.015	_	.015	1	
h	.040	REF	.040	REF	.040	REF	.040 REF		
J	.020	REF	.020	REF	.020 REF		.020	REF	
L	.045	.055	.045	.055	.045	.055	.045	.055	
L1	.045	.055	.045	.055	.045	.055	.045	.055	
L2	.077	.093	.075	.093	.075	.095	.077	.093	
L3	.003	.015	.003	.015	.003	.015	.003	.015	
ND/NE	1	3	1	3	1	7	1	17	

B3 -

## LEADLESS CHIP CARRIERS (Continued)



## NOTES:


- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

## 20-32 LEAD LCC (RECTANGULAR)

		•		•						
DWG #	L2	0-1	L2	2-1	L2	4-1	L2	8-2	L3	2-1
# OF LDS (N)	2	20	2	22	24		28		32	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.060	.075	.064	.100	.064	.120	.060	.120	.060	.120
A1	.050	.065	.054	.063	.054	.066	.050	.088	.050	.088
B1	.022	.028_	.022	.028	.022	.028	.022	.028	.022	.028
B2	.072	REF	.072	REF	.072	REF	.072	REF	.072	REF
_B3	.006	.022	.006	.022	.006	.022	.006	.022	.006	.022
D	.284	.296	.284	.296	.292	.308	.342	.358	.442	.458
D1	.150	BSC	.150	BSC	.200	BSC	.200	BSC	.300	BSC
D2	.075	BSC	.075	BSC	.100	BSC	.100	BSC	.150	BSC
D3	-	.280	-	.280	_	.308	-	.358	_	.458
E	.420	.435	.480	.496	.392	.408	.540	.560	.540	.560
E1	.250	BSC	.300	BSC	.300	BSC	.400	BSC	.400	BSC
E2	.125	BSC	.150	BSC	.150	BSC	.200	BSC	.200	BSC
E3	-	.410	-	.480	_	.408	-	.558	_	.558
е	.050	BSC	.050	BSC	.050	BSC	.050	BSC	.050	BSC
e1	.015	_	.015	_	.015	_	.015	_	.015	1
h	.040	REF	.012 F	RADIUS	.025	REF	.040	REF	.040	REF
J	.020	REF	.012 F	RADIUS	.015	REF	.020	REF	.020	REF
L	.045	.055	.039	.051	.040	.050	.045	.055	.045	.055
L1	.045	.055_	.039	.051	.040	.050	.045	.055	.045	.055
L2	.080	.095	.083	.097	.077	.093	.077	.093	.077	.093
L3	.003	.015	.003	.015	.003	.015	.003	.015	.003	.015
ND		4		4		5	5		7	
NE		6		7		7		9		9

### PIN GRID ARRAYS

# 68 PIN PGA (CAVITY UP)



DWG #	G68-1			
# OF PINS (N)	68			
SYMBOL	MIN	MAX		
Α	.070	.145		
ØΒ	.016	.020		
øB1	-	.080		
øB2	.040	.060		
D/E	1.140	1.180		
D1/E1	1.000	BSC		
е	.100	BSC		
L	.120	.140		
М	11			
Q	.040	.060		


### NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- BSC BASIC LEAD SPACING BETWEEN CENTERS.
- SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- CHAMFERED CORNERS ARE IDT'S OPTION.

4.3

# PIN GRID ARRAYS (Continued)

# 84 PIN PGA (CAVITY UP - 11 X 11 GRID)




DWG #	G84	-3		
# OF PINS (N)	8	4		
SYMBOL	MIN	MAX		
Α	.070	.145		
ØΒ	.016	.020		
ØB1	080			
øB2	.040	.060		
D/E	1.080	1.120		
D1/E1	1.000	BSC		
е	.100	BSC		
L	.120	.140		
M	11			
Q	.040	.060		

- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- BSC BASIC LEAD SPACING BETWEEN CENTERS.
- SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- CHAMFERED CORNERS ARE IDT'S OPTION.

# PIN GRID ARRAYS (Continued)

# 108 PIN PGA (CAVITY UP)





DWG #	G108-1				
# OF PINS (N)	108				
SYMBOL	MIN	MAX			
Α	.070	.145			
ØΒ	.016	.020			
øB1	080				
øB2	.040 .060				
D/E	1.188	1.212			
D1/E1	1.100	BSC			
е	.100	BSC			
L	.120	.140			
М	12				
Q	.040 .060				

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- BSC BASIC LEAD SPACING BETWEEN CENTERS.
- SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- 5. CHAMFERED CORNERS ARE IDT'S OPTION.

# PLASTIC DUAL IN-LINE PACKAGES

# 16-32 LEAD PLASTIC DIP (300 MIL)






- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. D & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

DWG #	P1	P16-1		2-1	P28-2		P32-2	
# OF LDS (N)	1	6	22		28		32	
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.140	.165	.145	.165	.145 _	.180	.145	.180
A1	.015	.035	.015	.035	.015	.030	.015	.030
b	015	.022	.015	.022	.015	.022	.016	.022
b1	.050	.070	.050	.065	.045	.060	.045	.060
C	.008	.012	.008	.012	.008	.015	.008	.015
D	.745	.760	1.050	1.060	1.345_	1.385	1.545	1.585
E	.300	.325	.300	.320	.300	.325	.300	.325
E1	.247	.260	.240	.270	.270	.295	.275	.295
е	.090	.110	.090	.110	.090	.110	.090	.110
eA	.310	.370	.310	.370	.310	.400	.310	.400
LL	.120	.150	.120	.150	.120	.150	.120	.150
α	0,	15°	0.	15°	0.	15°	0.	15°
S	.015	.035	.020	.040	.020	.042	.020	.060
Q1	.050	.070	.055	.075	.055	.065	.055	.065

# PLASTIC DUAL IN-LINE PACKAGES (Continued)

# 18-24 LEAD PLASTIC DIP (300 MIL - FULL LEAD)



### NOTES:

- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
   D & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.


DWG #	P18-1		P20	<del>-</del> 1	P24-1		
# OF LDS (N)	18		20	)	24		
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	
A	.140	.165	.145	.165	.145	.165	
A1	.015	.035	.015	.035	.015	.035	
b	.015	.020	.015	.020	.015	.020	
b1	.050	.070	.050	.070	.050	.065	
С	.008	.012	.008	.012	.008	.012	
D	.885	.910	1.022	1.040	1.240	1.255	
Ε	.300	.325	.300	.325	.300	.320	
E1	.247	.260	.240	.280	.250	.275	
e	.090	.110	.090	.110	.090	.110	
eA	.310	.370	.310	.370	.310	.370	
L	120	.150	.120	.150	.120	.150	
α	•	15°	0.	15°	0.	15°	
S	.040	.060	.025	.070	.055	.075	
Q1	.050	.070	.055	.075	.055	.070	

4.3

18

# PLASTIC DUAL IN-LINE PACKAGES (Continued)


# 24-48 LEAD PLASTIC DIP (600 MIL)




- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
   D & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.


DWG #	P2	4-2	P28	3-1	P3	2-1	P4	0-1	P48	3-1
# OF LEADS (N)	2	.4	28	3	3	2	4	0	4	8
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.160	.185	.160	.185	.170	.190	.160	.185	.170	.200
A1	.015	.035	.015	.035	.015	.050	.015	.035	.015	.035
b	.015	.020	.015	.020	.016	.020	.015	.020	.015	.020
b1	.050	.065	.050	.065	.045	.055	.050	.065	.050	.065
С	.008	.012	.008	.012	.008	.012	.008	.012	.008	.012
D	1.240	1.260	1.420	1.460	1.645	1.655	2.050	2.070	2.420	2.450
E	.600	.620	.600	.620	.600	.625	.600	.620	.600	.620
E1	.530	.550	.530	.550	.530	.550	.530	.550_	.530	.560
е	.090	.110	.090	.110	.090	.110	.090	.110	.090	.110
eA	.610	.670	.610	.670	.610	.670	.610	.670	.610	.670
L	.120	.150	.120	.150	.125	.135	.120	.150	.120	.150
α	0.	15°	0.	15°	0.	15 <b>°</b>	0,	15°	0.	15°
S	.060	.080	.055	.080	.070	.080	.070	.085	.060	.075
Q1	.060	.080	.060	.080	.065	.075	.060	.080	.060	.080

# SMALL OUTLINE IC



- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF PKG.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.






16-24 LEAD SMALL OUTLINE (GULL WING - JEDEC)


DWG #	S016-1		S01	S018-1		S020-2		4-2
# OF LDS (N)	16 (.	300)	00) 18 (.300)		20 (.300")		24 (.300")	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.095	.1043	.095	.1043	.095	.1043	.095	.1043
A1	.005	.0118	.005	.0118	.005	.0118	.005	.0118
В	.014	.020	.014	.020	.014	.020	.014	.020
С	.0091	.0125	.0091	.0125	.0091	0125	.0091	.0125
D	.403	.413	.447	.462	.497	.511	.600	.614
е	.050	BSC	.050 BSC		.050 BSC		.050 BSC	
E	.292	.2992	.292	.2992	.292	.2992	.292	.2992
h	.010	.020	.010	.020	.010	.020	.010	.020
Н	.400	.419	.400	.419	.400	.419	.400	.419
L	.018	.045	.018	.045	.018	.045	.018	.045
α	0.	8.	0,	8.	0.	8.	0.	8.
S	.023	.035	.023	.035	.023	.035	.023	.035


# SMALL OUTLINE IC (Continued)



### NOTES:

- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF THE PKG.
- FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.






# 28 LEAD SMALL OUTLINE (GULL WING - JEDEC)

DWG #	S02	8-2	S02	28-3
# OF LDS (N)	28 (.	.300")	28 (.	330")
SYMBOL	MIN	MAX	MIN	MAX
Α	.095	.1043	.110	.120
A1	.005	.0118	.005	.014
В	.014	.020	.014	.019
С	.0091	.0125	.006	.010
D	.700	.712	.718	.728
е	.050	BSC	.050 BSC	
Е	.292	.2992	.340	.350
h	.010	.020	.012	.020
Н	.400	.419	.462	.478
L	.018	.045	.028	.045
α	0.	8.	0.	8.
S	.023	.035	.023	.035

# SMALL OUTLINE IC (Continued)




20-32 LEAD SMALL OUTLINE (J-BEND, 300 MIL)

DWG #	S02	20-1	S02	4-4	S02	4-8	S02	8-5	S03	2-2
# OF LDS (N)	20	0	2	4	24		28		32	
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.120	.140	.130	.148	.120	.140	.120	.140	.130	.148
A1	.078	.095	.082	.095	.078	.091	.078	.095	.082	.095
В			.026	.032		_	_	_	.026	.032
B1	.014	.020	.015	.020	.014	.019	.014	.020	.016	.020
С	.008	.013	.007	.011	.0091	.0125	.008	.013	.008	.013
D1	.500	.512	.620	.630	.602	.612	.700	.712	.820	.830
E	.335	.347	.335	.345	.335	.347	.335	.347	.330	.340
E1	.292	.300	.295	.305	.292	.299	.292	.300	.295	.305
E2	.262	.272	.260	.280	.262	.272	.262	.272	.260	.275
е	.050	BSC	.050	BSC	.050	BSC	.050	BSC	.050	BSC
h	.010	.020	.010	.020	.010	.016	.012	.020	.012	.020
S	.023	.035	.032	.043	.032	.043	.023	.035	.032	.043

# PLASTIC QUAD FLATPACKS

# TQFP



- 1. ALL DIMENSIONS ARE IN MELLIMETERS, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. D1 & E1 DO NOT INCLUDE MOLD PROTRUSION AND TO BE MEASURED FROM THE BOTTOM OF THE PACKAGE. ALLOWABLE PROTRUSION TO BE .254 PER SIDE.


# PLASTIC QUAD FLATPACKS (Continued)

# 64-120 LEAD TQFP

DWO #	DNI (	24 4	DNI	20 1	DN 4	00 1	PN 120-1	
DWG #	PN	54-1	PN	30-1	PN 10	00-1	PN I	20-1
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	_	1.60	_	1.60		1.60		1.60
A1	.05	.15	.05	.15	.05	.15	.05	.15
A2	1.35	1.45	1.35	1.45	1.35	1.45	1.35	1.45
D	15.75	16.25	15.75	16.25	15.75	16.25	15.75	16.25
D1	13.95	14.05	13.95	14.05	13.95	14.05	13.95	14.05
E	15.75	16.25	15.75	16.25	15.75	16.25	15.75	16.25
E1	13.95	14.05	13.95	14.05	13.95	14.05	13.95	14.05
L.	.45	.70	.45	.70	.45	.70	.45	.70
N	6	4	8	0	100		120	
е	.80	BSC	.65	BSC	.50 BSC		.40 BSC	
b	.30	.40	.25	.35	.17	.27	.13	.23
ccc	-	.10	-	.10		.08		.08
ddd		.20		.13		.08		.07
R	.08	.20	.08	.20	.08	.20	.08	.20
R1	.08	_	.08		.08		.08	-
θ	0,	7*	0.	7*	0,	7*	0.	7'
<del>0</del> 1	2°	10°	2.	10°	2.	10°	2.	10°
<del>0</del> 2	11"	13°	11'	13°	11*	13°	11"	13°
<del>0</del> 3	11'	13°	11'	13°	11"	13°	11'	13°
С	.09	.16	.09	.16	.09	.16	.09	.16

# PLATIC QUAD FLATPACKS (Continued)

# 100-132 LEAD PLASTIC QUAD FLATPACK (JEDEC)




- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- BSC BASIC LEAD SPACING BETWEEN CENTERS.
- PIN 1 IDENTIFIER CAN BE POSITIONED AT EITHER ONE OF THESE TWO LOCATIONS.
- DIMENSIONS D1, D2, E1, AND E2 DO NOT INCLUDE MOLD PROTRUSIONS. ALLOWABLE MOLD PROTRUSIONS ARE AS FOLLOWS: D1 & E1 = .010 MAX. D2 & E2 = .007 MAX.
- 5. ND & NE REPRESENT NUMBERS OF LEADS IN D & E DIRECTIONS RESPECTIVELY.

DWG #	PQ1	00-1	PQ1	32-1	
# OF LDS (N)	1	00	132		
SYMBOLS	MIN	MAX	MIN	MAX	
A	.160	.180	.160	.180	
A1	.020	.040	.020	.040	
В	.008	.016	.008	.016	
_b1	.008	.012	.008	.012	
С	.0055	.008	.0055	.008	
D	.875	.885	1.075	1.085	
D1	.747	.753	.947	.953	
D2	.897	.903	1.097	1.103	
D3	.600	REF	.800 REF		
е	.025	BSC	.025	BSC	
E	.875	.885	1.075	1.085	
E1	.747	.753	.947	.953	
E2	.897	.903	1.097	1.103	
E3	.600 REF		.800	REF	
L	.020	.030	.020	.030	
α	0,	8.	0.	8.	
ND/NE	25/	/25	33,	/33	

(OPTIONAL)

# PLASTIC QUAD FLATPACKS (Continued)

# 80 & 100 LEAD RECTANGULAR PLASTIC QUAD FLATPACK (EIAJ)



DWG #	PQ8	0-2	PQ10	0-2	
# OF LDS (N)	8	0	10	00	
SYMBOLS	MIN	MAX	MIN	MAX	
Α	2.80	3.40	2.80	3.40	
A1	.25	1	.25	_	
A2	2.54	3.05	2.54	3.05	
С	.13	.20	.13	.20	
D	23.65	24.15	23.65	24.15	
D1	19.90	20.10	19.90	20.10	
D3	18.40	REF	18.85 REF		
E	17.65	18.15	17.65	18.15	
E1	13.90	14.10	13.90	14.10	
E3	12.00	REF	12.35	REF	
L	.65	.95	.65	.95	
ND/NE	16,	/24	20	/30	
Р	.80 BSC		.65	BSC	
W	.30 .45		.25	.40	
ZD	3.	30	.575		
ZE	1.	00	.8	25	

### NOTES:


- ALL DIMENSIONS ARE IN MILLIMETERS, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. D1 & E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .254 PER SIDE.
- 4. ND & NE REPRESENT NUMBERS OF LEADS IN D & E DIRECTIONS RESPECTIVELY.

26

4.3

### PLASTIC LEADED CHIP CARRIERS

## 20-84 LEAD PLCC (SQUARE)





- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS
- 3. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
- FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.
- ND & NE REPRESENT NUMBER OF LEADS IN D & E DIRECTIONS RESPECTIVELY.
- 6. D1 & E1 SHOULD BE MEASURED FROM THE BOTTOM OF THE PKG.

DWG #	J20	)-1	J28-1		J44-1		J52-1		J68-1		J84-1		
# OF LDS	2	0	2	8	44		52		68		8	4	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.165	.180	.165	.180	.165	.180	.165	.180	.165	.180	.165	.180	
A1	.095	.115	.095	.115	.095	.115	.095	.115	.095	.115	.095	.115	
В	.026	.032	.026	.032	.026	.032	.026	.032	.026	.032	.026	.032	
b1	.013	.021	.013	.021	.013	.021	.013	.021	.013	.021	.013	.021	
С	.020	.040	.020	.040	.020	.040	.020	.040	.020	.040	.020	.040	
C1	.008	.012	.008	.012	.008	.012	.008	.012	.008	.012	.008	.012	
D	.385	.395	.485	.495	.685	.695	.785	.795	.985	.995	1.185	1.195	
D1	.350	.356	.450	.456	.650	.656	.750	.756	.950	.956	1.150	1.156	
D2/E2	.290	.330	.390	.430	.590	.630	.690	.730	.890	.930	1.090	1.130	
D3/E3	.200	REF	.300	REF	.500	REF	.600	REF	.800	REF	1.000	REF	
E	.385	.395	.485	.495	.685	.695	.785	.795	.985	.995	1.185	1.195	
E1	.350	.356	.450	.456	.650	.656	.750	.756	.950	.956	1.150	1.156	
е	.050	BSC	.050	BSC	.050	BSC	.050	BSC	.050	BSC	.050	BSC	
ND/NE	Ę	5	-	7	1	1	1	3	1	7		21	

# PLASTIC LEADED CHIP CARRIERS (Continued)

# 18-32 LEAD PLCC (RECTANGULAR)





DWG #	J18	3-1	J32-1						
# OF LDS	1	8	(۲)	52					
SYMBOL	MIN MAX		MIN	MAX					
Α	.120	.140	.120	.140					
A1	.075	.095	.075	.095					
В	.026	.032	.026	.032					
b1	.013	.021	.013	.021					
С	.015	.040	.015	.040					
C1	.008	.012	.008	.012					
C2		_	.005	.015					
D	.320	.335	.485	.495					
D1	.289	.293	.449	.453					
D2	.225	.265	.390	.430					
D3	.150	REF	.300	REF					
Е	.520	.535	.585	.595					
E1	.489	.493	.549	.553					
E2	.422	.465	.490	.530					
E3	.200	REF	.400 REF						
е	.050	BSC	.050 BSC						
ND/NE	4	/ 5	7	/ 9					

- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.
- 5. ND & NE REPRESENT NUMBERS OF LEADS IN D & E DIRECTIONS RESPECTIVELY.
- 6. D1 & E1 SHOULD BE MEASURED FROM THE BOTTOM OF THE PACKAGE.

FIFO PRODUCTS
PACKAGE DIAGRAM OUTLINES
QUALITY AND RELIABILITY
TECHNOLOGY AND CAPABILITIES
GENERAL INFORMATION

SPECIALITY WEWORY PRODUCTS

SUBSYSTEMS PRODUCTS

### FIFO MEMORIES

Integration of IDT high-speed static RAM technology with internal support logic yields high-performance, high-density FIFO memories. A FIFO is used as a memory buffer between two asynchronous systems with simultaneous read/write access. The data rate between the two systems can be regulated by monitoring the status flags and throttling the read and write accesses. Since these FIFOs are built with an internal RAM pointer architecture, there is no fall-through time between a write to a memory location and a read from that memory location. System performance is significantly improved over the shift register-based architecture of previous FIFO designs which are handicapped with long fall-through times.

IDT offers the widest selection of monolithic FIFOs, ranging from shallow 64x4 and 64x5 to the high-density 32Kx9. Shallow FIFOs regulate data flow in tightly coupled computational engines. High-density FIFOs store large blocks in networking, telecommunication and data storage systems. The IDT720X FIFO family (256x9 through the 16Kx9 FIFOs) are all pin and function compatible, making density upgrades simple. All IDT FIFOs can be cascaded to greater word depths and expanded to greater word widths with no external support locic.

IDT's high-speed SyncFIFO is ideal for multiprocessor systems, workstations and high-end graphics. The innovative

architecture of the SyncFIFO (internal I/O registers with separate clock and enable inputs), along with wider data bus, simplifies design and reduces interface logic.

The Parallel-Serial FIFOs incorporate a serial input or a serial output shifter for serial-to-parallel or parallel-to-serial bus interface. The Parallel-Serial FIFOs also offer six status flags for flexible data throttling.

A variety of packages are available: standard plastic and ceramic DIPs (300 and 600 mil), surface mount plastic SOIC, PLCC, and our newest TQFP, pin grid arrays, and surface mount LCC and CERPACK. Increasing board density is the overwhelming goal of IDT's package development efforts, as demonstrated by the introduction of the 300 mil ThinDIP and the ThinQuad Flatpack (TQFP).

FIFO modules, composed of four LCC devices mounted on a multi-layer co-fired ceramic substrate, increase densities to 32Kx18 which are pin-compatible with current monolithic versions.

IDT is committed to offering FIFOs of increasing density, speed and enhanced architectural innovations, such as Flexishift, dual syncs, super syncs, and the BiFIFO, for easier system interface.

5

# **TABLE OF CONTENTS**

		PAGE
FIFO PRODUCTS		
IDT7200	256 x 9-Bit Parallel Asynchronous FIFO	5.1
IDT7201	512 x 9-Bit Parallel Asynchronous FIFO	5.1
IDT7202	1K x 9-Bit Parallel Asynchronous FIFO	5.1
IDT7203	2048 x 9-Bit Parallel Asynchronous FIFO	5.2
IDT7204	4096 x 9-Bit Parallel Asynchronous FIFO	5.2
IDT7205	8192 x 9-Bit Parallel Asynchronous FIFO	5.2
IDT7206	16384 x 9-Bit Parallel Asynchronous FIFO	5.2
IDT72V01	512 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72V02	1024 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72V03	2048 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72V04	4096 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72025	1K x 18-Bit Parallel First-In/First-Out FIFO	5.4
IDT72021	1K x 9-Bit Parallel Asynchronous FIFO with Retransmit	
IDT72031	2K x 9-Bit Parallel Asynchronous FIFO with Retransmit	5.5
IDT72041	4K x 9-Bit Parallel Asynchronous FIFO with Retransmit	
IDT72401	64 x 4-Bit Parallel FIFO	5.6
IDT72402	64 x 5-Bit Parallel FIFO	5.6
IDT72403	64 x 4-Bit Parallel FIFO (w/Output Enable)	
IDT72404	64 x 5-Bit Parallel FIFO (w/Output Enable)	5.6
IDT72413	64 x 5-Bit Parallel FIFO with Flags	
IDT72103	2048 x 9-Bit ConfigurableParallel/Serial FIFO	5.8
IDT72104	4096 x 9-Bit Configurable Parallel/Serial FIFO	
IDT72105	256 x 16-Bit Parallel-to-Serial FIFO	
IDT72115	512 x 16-Bit Parallel-to-Serial FIFO	
IDT72125	1024 x 16-Bit Parallel-to-Serial FIFO	
IDT72131	2048 x 9-Bit Parallel-to-Serial FIFO	5.10
IDT72141	4096 x 9-Bit Parallel-to-Serial FIFO	5.10
IDT72132	2048 x 9-Bit Parallel-to-Serial FIFO	5.11
IDT72142	4096 x 9-Bit Parallel-toSerial FIFO	5.11
IDT72420	64 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.12
IDT72200	256 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72210	512 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	5.12
IDT72220	1024 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	5.12
IDT72230	2048 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72240	4096 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	5.12
IDT72421	64 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	5.13
IDT72201	256 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	5.13
IDT72211	512 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	
IDT72221	1024 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	5.13
IDT72231	2048 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	5.13
IDT72241	4096 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	5.13
IDT72205LB	256 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	5.14
IDT72215LB	512 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	5.14
IDT72225LB	1024 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	5.14
IDT72235LB	2048 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	5.14
IDT72245LB	4096 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	5.14
IDT72801	Dual 256 x 9 SyncFIFO	5.15
IDT72811	Dual 512 x 9 SyncFIFO	5.15
IDT72821	Dual 1024 x 9 SyncFIFO	5.15
IDT72831	Dual 2048 x 9 SyncFIFO	5.15
IDT72841	Dual 4096 x 9 SyncFIFO	5.15

z	_
٠	-
۰	╌.

TABLE OF CONTE	NTS (CONTINUED)	PAGE
IDT72605	256 x 18-Bit Parallel Sync BiFIFO™ (Clocked Bidirectional FIFO)	5.16
IDT72615	512 x 18-Bit Parallel Sync BiFIFO (Clocked Bidirectional FIFO)	5.16
IDT72510	512 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	5.18
IDT72520	1024 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	
IDT72511	512 x 18-Bit Parallel Bidirectional FIFO	5.19
IDT72521	1024 x 18-Bit Parallel Bidirectional FIFO	5.19
IDT72261	16,384 x 9-Bit SyncFIFO	5.20
IDT72271	32,768 x 9-Bit SyncFIFO	5.20
IDT72255	8,192 x 18-Bit SyncFIFO	5.21
IDT72265	16,384 x 18-Bit SyncFIFO	5.21
IDT723611	64 x 36-Bit SyncFIFO	5.22
IDT723612	64 x 32 x 2 Dual Bidirectional SyncFIFO	
IDT723632	512 x 36 x 2 SyncBiFIFO	5.24
IDT723622	256 x 36 x 2 SyncBiFIFO	5.25
IDT723642	1024 x 36 x 2 SyncBiFIFO	5.25
IDT723631	512 x 36-Bit Dual-Port SyncFIFO	5.26
IDT723641	1024 x 36-Bit Dual-Port SyncFIFO	5.26
IDT723651	2048 x 36-Bit Dual-Port SyncFIFO	
SUBSYSTEMS PRODU FIFO MODULES	CTS (Please refer to pages indicated in Section 7 of this book.)	
IDT7M207	32K x 9 Parallel In-Out FIFO Module	7.5
IDT7 <b>M</b> 208	64K x 9 Parallel In-Out FIFO Module	7.5

# CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9, 1K x 9

IDT7200L IDT7201LA IDT7202LA

### **FEATURES:**

- First-In/First-Out Dual-Port memory
- 256 x 9 organization (IDT7200)
- 512 x 9 organization (IDT7201)
- 1K x 9 organization (IDT7202)
- · Low power consumption
  - Active: 770mW (max.)
  - Power-down: 2.75mW (max.)
- · Ultra high speed—15ns access time
- · Asynchronous and simultaneous read and write
- · Fully expandable by both word depth and/or bit width
- Pin and functionally compatible with 720X family
- · Status Flags: Empty, Half-Full, Full
- Auto-retransmit capability
- High-performance CMOS technology
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing #5962-87531, 5962-89666, 5962-89863 and 5962-89536 are listed on this function.

### DESCRIPTION:


The IDT7200/7201/7202 are dual-port memories that load and empty data on a first-in/first-out basis. The devices use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write  $(\overline{W})$  and Read  $(\overline{R})$  pins.

The devices utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a Retransmit ( $\overline{\text{RT}}$ ) capability that allows for reset of the read pointer to its initial position when  $\overline{\text{RT}}$  is pulsed LOW to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

The IDT7200/7201/7202 are fabricated using IDT's high-speed CMOS technology. They are designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

# FUNCTIONAL BLOCK DIAGRAM





The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**AUGUST 1993** 

2679 drw 01

### PIN CONFIGURATIONS





1. LCC (L32-1) not available for 7200.

### NOTE:

1. CERPACK (E28-2) and 600-mil-wide DIP (P28-1 and D28-1) not available for 7200.

**TOP VIEW** 

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +155	°C
lout	DC Output Current	50	50	mA

### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub> (1)	Input High Voltage Commercial	2.0	_	_	٧
V <sub>IH</sub> (1)	Input High Voltage Mlitary	2.2	_	_	٧
V <sub>IL</sub> (2)	Input Low Voltage Commercial and Military	_	-	0.8	V
NOTES:					2679 tbl 03

### NOTES:

1. VIH = 2.6V for  $\overline{XI}$  input (commercial).

 $V_{IH} = 2.8V$  for  $\overline{XI}$  input (military).

2. 1.5V undershoots are allowed for 10ns once per cycle.

### CAPACITANCE (TA = +25°C, f = 1,0 MHz)

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance	VIN = OV	8	рF
Соит	Output Capacitance	Vout = 0V	8	рF

### NOTE:

1. This parameter is sampled and not 100% tested.

### DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		IDT7200L IDT7201LA IDT7202LA Commercial ta = 15, 20 ns		IDT7200L IDT7201LA IDT7202LA Military tA = 20 ns			IDT7200L IDT7201LA IDT7202LA Commercial ta = 25, 35 ns				
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
[LI <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	1	-10		10	-1	_	1	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10	_	10	-10	_	10	μА
<b>V</b> он	Output Logic "1" Voltage IOH = -2mA	2.4		_	2.4			2.4		_	V
Vol	Output Logic "0" Voltage IoL = 8mA	_	_	0.4		=	0.4			0.4	V
ICC1 <sup>(3)</sup>	Active Power Supply Current		_	125 <sup>(4)</sup>	_	-	140 <sup>(4)</sup>	_	_	125 <sup>(4)</sup>	mA
ICC2 <sup>(3)</sup>	Standby Current (R=W=RS=FL/RT=VIH)			15	-	-	20	_	_	15	mA
Iccs(L) <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)	_	_	0.5	· — ·		0.9	_	_	0.5	mA

### NOTES:

- 1. Measurements with 0.4 ≤ ViN ≤ Vcc.
- 2.  $\overline{R} \ge V_{IH}$ ,  $0.4 \le V_{OUT} \le V_{CC}$ .
- 3. Icc measurements are made with outputs open (only capacitive loading).
- 4. Tested at f = 20MHz.

### DC ELECTRICAL CHARACTERISTICS (Continued)

(Commercial:  $Vcc = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		IDT7200L IDT7201LA IDT7202LA Military ta = 30, 40 ns		A IDT7201LA IDT7201LA A IDT7202LA IDT7202LA Commercial Military ta = 50 ns ta = 50, 65, 80, 120			-A -A				
Symbol	Parameter	Min.	Тур.	Мах.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI <sup>(1)</sup>	Input Leakage Current (Any Input)	-10	_	10	-1	_	1	-10	_	10	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10	_	10	-10	<b>—</b> .	10	μА
Vон	Output Logic "1" Voltage IOH = -2mA	2.4		_	2.4			2.4	_		V
Vol	Output Logic "0" Voltage IOL = 8mA	_		0.4	_	_	0.4	_	1	0.4	V
ICC1 <sup>(3)</sup>	Active Power Supply Current	-	_	140 <sup>(4)</sup>	ļ	50	80	_	70	100	mA
ICC2 <sup>(3)</sup>	Standby Current (R=W=RS=FL/RT=VIH)	_	_	20	_	5	8		8	15	mA
Iссз(L) <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)		_	0.9	- 1		0.5	_	_	0.9	mA

### NOTES:

- 1. Measurements with  $0.4 \le Vin \le Vcc$ .
- 2.  $\overline{R} \ge V_{IH}$ ,  $0.4 \le V_{OUT} \le V_{CC}$ .
- 3. Icc measurements are made with outputs open (only capacitive loading).
- 4. Tested at f = 20MHz.

2679 tbl 05

# 6

# AC ELECTRICAL CHARACTERISTICS(1)

(Commercial:  $Vcc = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

	elciai. VCC = 3.0V±1076, 1A = 0 C t0 +70		nercial		& Mil.		nercial		tary	Comr	nercial	
		7200L15 7201LA15 7202LA15		7200 7201	0L20 LA20 LA20	7200L25 7201LA25 7202LA25		7200L30 7201LA30 7202LA30		7200L35 7201LA35 7202LA35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
ts	Shift Frequency	_	40		33.3	_	28.5	_	25		22.2	MHz
tRC	Read Cycle Time	25	_	30	_	35		40		45	_	ns
tA	Access Time	_	15	_	20		25	_	30	_	35	ns
trr	Read Recovery Time	10		10		10		10		10		ns
trpw	Read Pulse Width <sup>(2)</sup>	15		20		25	_	30	_	35	_	ns
trlz	Read Pulse LOW to Data Bus at Low-Z <sup>(3)</sup>	5	_	5	_	5		5		_ 5		ns
twLz	Write Pulse HIGH to Data Bus at Low-Z <sup>(3,4)</sup>	5		5		5	_	5	_	10		ns
tDV	Data Valid from Read Pulse HIGH	5	_	5	_	5	_	5		5		ns
tRHZ	Read Pulse HIGH to Data Bus at High- $Z^{(3)}$	_	15	_	15	_	18	_	20	_	20	ns
twc	Write Cycle Time	25	_	30	_	35	_	40	_	45	-	ns
twpw	Write Pulse Width <sup>(2)</sup>	15	_	20	_	25	_	30	_	35	_	ns
twn	Write Recovery Time	10	-	10	_	10	-	10	_	10		ns
tDS	Data Set-up Time	11	_	12		15	_	18	_	18		ns
tDH	Data Hold Time	0	_	0	_	0		0	_	0		ns
trsc	Reset Cycle Time	25	-	30	_	35	-	40		45	_	ns
trs	Reset Pulse Width <sup>(2)</sup>	15	-	20	_	25	-	30	1	35		ns
trss	Reset Set-up Time <sup>(3)</sup>	15		20	1	25	1	30		35	_	ns
trsr	Reset Recovery Time	10		10	_	10		10	-	10	_	ns
trtc	Retransmit Cycle Time	25	_	30	_	35		40	_	45	<u></u>	ns
trt	Retransmit Pulse Width <sup>(2)</sup>	15		20	_	25		30		35		ns
trts	Retransmit Set-up Time <sup>(3)</sup>	15		20	-	25	-	30		35	_	ns
trtr	Retransmit Recovery Time	10	_	10	1	10	-	10	-	10		ns
tEFL	Reset to Empty Flag LOW	_	25	_	30	_	35	_	40	_	45	ns
thfh,ffh	Reset to Half-Full and Full Flag HIGH		25	-	30	-	35	-	40	_	45	ns
trtf	Retransmit LOW to Flags Valid	_	25	-	30	-	35		40	_	45	ns
tref	Read LOW to Empty Flag LOW	_	15	_	20	_	25	-	30	_	30	ns
trff	Read HIGH to Full Flag HIGH	_	15	_	20	_	25	_	30	_	30	ns
trpe	Read Pulse Width after EF HIGH	15	_	20	_	25	_	30	_	35	_	ns
tweF	Write HIGH to Empty Flag HIGH		15		20		25		30		30	ns
twff	Write LOW to Full Flag LOW	_	15	_	20	-	25	_	30	_	30	ns
twnF	Write LOW to Half-Full Flag LOW		25	_	30	_	35	_	40	_	45	ns
trhf	Read HIGH to Half-Full Flag HIGH		25		30		35		40		45	ns
twpf	Write Pulse Width after FF HIGH	15	_	20	_	25	_	30	_	35	_	ns
tXOL	Read/Write to XO LOW		15		20		25		30	_	35	ns
txoн	Read/Write to XO HIGH		15		20		25		30	_	35	ns
txı	XI Pulse Width <sup>(2)</sup>	15		20	_	25	_	30	_	35	_	ns
txir	XI Recovery Time	10	_	10	_	10	_	10	_	10		ns
txis	XI Set-up Time	10		10		10	_	10	_	10	_	ns

### NOTES:

- 1. Timings referenced as in AC Test Conditions.
- 2. Pulse widths less than minimum value are not allowed.
- 3. Values guaranteed by design, not currently tested.
- 4. Only applies to read data flow-through mode.

# AC ELECTRICAL CHARACTERISTICS<sup>(1)</sup> (Continued)

(Commercial:  $Vcc = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

			tary	Com'	I & Mil.			Milit	ary <sup>(2)</sup>			
			7200 L40 7201LA40 7202LA40		L50 LA50 LA50	7201	7200L65 7201LA65 7202LA65		7200L80 7201LA80 7202LA80		7200L120 7201LA120 7202LA120	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
ts	Shift Frequency	1	20		15	_	12.5		10		. 7	MHz
trc	Read Cycle Time	50	_	65		80	_	100	_	140	<u> </u>	ns
tA	Access Time	_	40	_	50	_	65		80		120	ns
trr	Read Recovery Time	10	_	15		15	_	20	T —	20	_	ns
trpw	Read Pulse Width <sup>(3)</sup>	40	_	50	_	65		80	<del>-</del>	120		ns
tRLZ	Read Pulse LOW to Data Bus at Low-Z(4)	5	_	10	_	10	_	10		10		ns
twLz	Write Pulse HIGH to Data Bus at Low-Z(4, 5	10		15	_	15		20	_	20		ns
tDV	Data Valid from Read Pulse HIGH	5		5	_	5	_	5	-	5	_	ns
truz	Read Pulse HIGH to Data Bus at High-Z(4)	_	25	_	30	_	30	_	30	_	35	ns
twc	Write Cycle Time	50	_	65	_	80	_	100	-	140	_	ns
twpw	Write Pulse Width <sup>(3)</sup>	40	_	50		65	_	80	_	120		ns
twn	Write Recovery Time	10		15		15		20	—	20		ns
tps	Data Set-up Time	20	_	30	_	30	_	40	-	40	<b>-</b>	ns
tDH	Data Hold Time	0	_	5		10	_	10	_	10		ns
trsc	Reset Cycle Time	50		65	_	80		100	_	140	_	ns
trs	Reset Pulse Width <sup>(3)</sup>	40		50		65	_	80	_	120		ns
trss	Reset Set-up Time <sup>(4)</sup>	40	_	50		65	_	80		120	_	ns
trsr	Reset Recovery Time	10	_	15		15		20		20	_	ns
trtc	Retransmit Cycle Time	50	_	65		80	_	100	_	140		ns
trt	Retransmit Pulse Width <sup>(3)</sup>	:40		50		65	_	80	_	120		ns
trts	Retransmit Set-up Time <sup>(4)</sup>	40		50		65	_	80	-	120		ns
trtr	Retransmit Recovery Time	10		15	_	15	_	20	_	20		ns
tEFL	Reset to Empty Flag LOW	_	50	_	65		80	_	100	_	140	ns
theh,eeh	Reset to Half-Full and Full Flag HIGH		50		65	_	80	T —	100		140	ns
trtf	Retransmit LOW to Flags Valid		50		65	_	80		100		140	ns
tref	Read LOW to Empty Flag LOW		30	_	45		60	_	60		60	ns
tRFF	Read HIGH to Full Flag HIGH		35		45		60		60		60	ns
tRPE	Read Pulse Width after EF HIGH	40		50	_	65	_	80	_	120	_	ns
twer	Write HIGH to Empty Flag HIGH	_	35		45	_	60	_	60		60	ns
twff	Write LOW to Full Flag LOW	_	35	_	45	_	60		60	_	60	ns
twhF	Write LOW to Half-Full Flag LOW	_	50	<u> </u>	65	_	80		100	_	140	ns
tRHF	Read HIGH to Half-Full Flag HIGH	_	50	_	65		80	_	100	-	140	ns
twpf	Write Pulse Width after FF HIGH	40	_	50	<u> </u>	65	_	80	T —	120	<u> </u>	ns
tXOL	Read/Write to XO LOW		40	<u> </u>	50		65	_	80		120	ns
tхон	Read/Write to XO HIGH	_	40	_	50	_	65	<u> </u>	80	_	120	ns
txı	XI Pulse Width <sup>(3)</sup>	40		50	_	65	=	80		120	<u> </u>	ns
txir	XI Recovery Time	10		10		10		10		10	<del>  </del>	ns
txis	XI Set-up Time	10	_	15	_	15	T=	15	_	15	_	ns

5.1

### NOTES:

- 1. Timings referenced as in AC Test Conditions
- Speed grades 65, 80 and 120 not available in the CERPACK
   Pulse widths less than minimum value are not allowed.
- 4. Values guaranteed by design, not currently tested.
- 5. Only applies to read data flow-through mode.

2679 tbl 07

5

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2679 tbl 08




Figure 1. Output Load

### SIGNAL DESCRIPTIONS

### INPUTS:

DATA IN (Do - D8)

Data inputs for 9-bit wide data.

### **CONTROLS:**

RESET (RS)

Reset is accomplished whenever the Reset  $(\overline{RS})$  input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read Enable  $(\overline{R})$  and Write Enable  $(\overline{W})$  inputs must be in the high state during the window shown in Figure 2, (i.e., trass before the rising edge of  $\overline{RS}$ ) and should not change until trash after the rising edge of  $\overline{RS}$ . Half-Full Flag  $(\overline{HF})$  will be reset to HIGH after Reset  $(\overline{RS})$ .

### WRITE ENABLE (W)

A write cycle is initiated on the falling edge of this input if the Full Flag ( $\overline{FF}$ ) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable ( $\overline{W}$ ). Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag (HF) will be set to LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (HF) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag ( $\overline{FF}$ ) will go LOW, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag ( $\overline{FF}$ ) will go HIGH after treff, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from  $\overline{W}$ , so external changes in  $\overline{W}$  will not affect the FIFO when it is full.

### READ ENABLE (R)

A read cycle is initiated on the falling edge of the Read Enable ( $\overline{R}$ ) provided the Empty Flag ( $\overline{EF}$ ) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable ( $\overline{R}$ ) goes HIGH,

the Data Outputs (Qo – Qs) will return to a high-impedance condition until the next Read operation. When all data has been read from the FIFO, the Empty Flag ( $\overline{\text{EF}}$ ) will go LOW, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a high-impedance state. Once a valid write operation has been accomplished, the Empty Flag ( $\overline{\text{EF}}$ ) will go HIGH after tWEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from  $\overline{\text{R}}$  so external changes in  $\overline{\text{R}}$  will not affect the FIFO when it is empty.

### FIRST LOAD/RETRANSMIT (FL/RT)

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the restransmit input. The Single Device Mode is initiated by grounding the Expansion In  $(\overline{XI})$ .

The IDT7200/7201/7202 can be made to retransmit data when the Retransmit Enable control ( $\overline{R1}$ ) input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable ( $\overline{R}$ ) and Write Enable ( $\overline{W}$ ) must be in the high state during retransmit. This feature is useful when less than 256/512/1024 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag ( $\overline{HF}$ ), depending on the relative locations of the read and write pointers.

### EXPANSION IN (XI)

This input is a dual-purpose pin. Expansion In  $(\overline{XI})$  is grounded to indicate an operation in the single device mode. Expansion In  $(\overline{XI})$  is connected to Expansion Out  $(\overline{XO})$  of the previous device in the Depth Expansion or Daisy Chain Mode.

# OUTPUTS:

FULL FLAG (FF)

The Full Flag (FF) will go LOW, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset (RS), the Full-Flag (FF) will go LOW after 256 writes for IDT7200, 512 writes for the IDT7201 and 1024 writes for the IDT7202.

<sup>\*</sup> Includes scope and jig capacitances.

### **EMPTY FLAG (EF)**

The Empty Flag (EF) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

### EXPANSION OUT/HALF-FULL FLAG (XO/HF)

This is a dual-purpose output. In the single device mode, when Expansion In  $(\overline{XI})$  is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag (HF) will be set LOW and will remain set until the difference between the write

pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag  $(\overline{HF})$  is then reset by using rising edge of the read operation.

In the Depth Expansion Mode, Expansion In  $(\overline{XI})$  is connected to Expansion Out  $(\overline{XO})$  of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.

### DATA OUTPUTS (Q0 - Q8)

Data outputs for 9-bit wide data. This data is in a high-impedance condition whenever Read  $(\overline{\mathbb{H}})$  is in a high state.




Figure 2. Reset

- 1. EF, FF, HF may change status during Reset, but flags will be valid at tasc.
- 2.  $\overline{W}$  and  $\overline{R} = V_{IH}$  around the rising edge of  $\overline{RS}$ .




Figure 3. Asynchronous Write and Read Operation




Figure 4. Full Flag From Last Write to First Read




Figure 5. Empty Flag From Last Read to First Write




Figure 6. Retransmit




Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse




Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse




Figure 9. Half-Full Flag Timing

2679 drw 11




Figure 10. Expansion Out




Figure 11. Expansion In

### **OPERATING MODES:**

Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{FF}$  is monitored on the device where  $\overline{W}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used). For additional information, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs.

### Single Device Mode

A single IDT7200/7201/7202 may be used when the application requirements are for 256/512/1024 words or less. The IDT7200/7201/7202 is in a Single Device Configuration when the Expansion In  $(\overline{XI})$  control input is grounded (see Figure 12).

### Depth Expansion

The IDT7200/7201/7202 can easily be adapted to applications when the requirements are for greater than 256/512/1024 words. Figure 14 demonstrates Depth Expansion using three IDT7200/7201/7202s. Any depth can be attained by adding additional IDT7200/7201/7202s. The IDT7200/7201/7202 operates in the Depth Expansion mode when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the high state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 14.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 14.
- 5. The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.

### **USAGE MODES:**

### Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF and HF) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7200/7201/7202s. Any word width can be attained by adding additional IDT7200/7201/7202s (Figure 13).

### **Bidirectional Operation**

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7200/7201/7202s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

### Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (tweep + ta) ns after the rising edge of  $\overline{W}$ , called the first write edge, and it remains on the bus until the  $\overline{R}$  line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after trans. The  $\overline{EF}$  line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The  $\overline{R}$  line causes the  $\overline{FF}$  to be deasserted but the  $\overline{W}$  line being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of  $\overline{W}$ , the new word is loaded in the FIFO. The  $\overline{W}$  line must be toggled when  $\overline{FF}$  is not asserted to write new data in the FIFO and to increment the write pointer.

### Compound Expansion

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).




Figure 12. Block Diagram of Single 256/512/1024 x 9 FIFO




Figure 13. Block Diagram of 256/512/1024 x 18 FIFO Memory Used in Width Expansion Mode

### TABLE I—RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

		Inputs		Intern	Outputs			
Mode	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	Х	Х	X
Read/Write	1	1	0	Increment <sup>(1)</sup>	Increment <sup>(1)</sup>	Х	Х	Х

### NOTE:

Pointer will increment if flag is HIGH.

2679 tbl 09

### TABLE II-RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

Inputs				Intern	al Status	Out	puts
Mode	RS	FL	XI	Read Pointer	Write Pointer	ĒF	FF
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	Х	(1)	х	X	Х	X

NOTE:

<sup>1.</sup> XI is connected to XO of previous device. See Figure 14. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Flag Full Output, XI = Expansion Input, HF = Half-Full Flag Output




Figure 14. Block Diagram of 768 x 9/1536 x 9/3072 x 9 FIFO Memory (Depth Expansion)




Figure 15. Compound FIFO Expansion

- 1. For depth expsansion block see section on Depth Expansion and Figure 14.
- 2. For Flag detection see section on Width Expansion and Figure 13.




Figure 16. Bidirectional FIFO Mode




Figure 17. Read Data Flow-Through Mode





Figure 18. Write Data Flow-Through Mode

### **ORDERING INFORMATION**



2679 drw 21

<sup>\* &</sup>quot;A" to be included for 7201 and 7202 ordering part number.



# CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9

IDT7203 IDT7204 IDT7205 IDT7206

### **FEATURES:**

- First-In/First-Out Dual-Port memory
- 2048 x 9 organization (IDT7203)
- 4096 x 9 organization (IDT7204)
- 8192 x 9 organization (IDT7205)
- 16384 x 9 organization (IDT7206)
- · High-speed: 15ns access time
- · Low power consumption
  - Active: 770mW (max.)
  - Power-down: 44mW (max.)
- · Asynchronous and simultaneous read and write
- Fully expandable in both word depth and width
- · Pin and functionally compatible with IDT720X family
- · Status Flags: Empty, Half-Full, Full
- · Retransmit capability
- · High-performance CMOS technology
- · Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing for #5962-88669 (IDT7203), 5962-89567 (IDT7203), and 5962-89568 (IDT7204) are listed on this function.

### DESCRIPTION:

The IDT7203/7204/7205/7206 are dual-port memory buffers with internal pointers that load and empty data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.


Data is toggled in and out of the device through the use of the Write  $(\overline{W})$  and Read  $(\overline{R})$  pins.

The devices 9-bit width provides a bit for a control or parity at the user's option. It also features a Retransmit  $(\overline{RT})$  capability that allows the read pointer to be reset to its initial position when  $\overline{RT}$  is pulsed LOW. A Half-Full Flag is available in the single device and width expansion modes.

The IDT7203/7204/7205/7206 are fabricated using IDT's high-speed CMOS technology. They are designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing, rate buffering, and other applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.


### **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is a registered trademark of Integrated Device Techology, Inc.

**AUGUST 1993** 

### PIN CONFIGURATIONS





### NOTES:

- The THINDIPs P28-2 and D28-3 are only available for the 7203/7204/ 7205.
- 2. The small outline package SO28-3 is only available for the 7204.
- 3. Consult factory for CERPACK pinout.

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to + 7.0	-0.5 to +7.0	٧
ТА	Operating Temperature	0 to +70	-55 to +125	ô
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to + 125	-65 to +155	°C
lout	DC Output Current	50	50	mA

### NOTE:

2661 tbl 01

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCCM	Military Supply Voltage	4.5	5.0	5.5	<b>&gt;</b>
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	>
GND	Supply Voltage	0	0	0	٧
VIH <sup>(1)</sup>	Input High Voltage Commercial	2.0	_		>
VIH <sup>(1)</sup>	Input High Voltage Military	2.2	_		>
VIL <sup>(1)</sup>	Input Low Voltage Commercial and Military	· _	_	0.8	٧

NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

#### DC ELECTRICAL CHARACTERISTICS FOR THE 7203 AND 7204

(Commercial: Vcc = 5.0V±10%, TA = 0°C to +70°C; Military: Vcc = 5.0V±10%, TA = -55°C to +125°C)

		"c	IDT7203/7204 Commercial tA = 15, 20, 25, 35, 50 ns			IDT7203/7204 Military <sup>(1)</sup> ta = 20, 30, 40, 50, 65, 80, 120 ns				
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit		
lu <sup>(2)</sup>	Input Leakage Current (Any Input)	-1	-	1	-1		1	μА		
ILO <sup>(3)</sup>	Output Leakage Current	-10	_	10	-10	_	10	μА		
Voн	Output Logic "1" Voltage IOH = -2mA	2.4			2.4	_	_	V		
Vol	Output Logic "0" Voltage IoL = 8mA			0.4		_	0.4	V		
ICC1 <sup>(4)</sup>	Active Power Supply Current	_		120 <sup>(5)</sup>	_	_	150 <sup>(5)</sup>	mA		
ICC2 <sup>(4)</sup>	Standby Current (R=W=RS=FL/RT=VIH)			12	_		25	mA		
ICC3(L) <sup>(4)</sup>	Power Down Current (All Input = Vcc - 0.2V)	_		2			4	mA		
Icc3(S) <sup>(4)</sup>	Power Down Current (All Input = Vcc - 0.2V)			8			12	mA		

#### NOTES:

- 1. Speed grades 65, 80, and 120ns are only available in the ceramic DIP.
- 2. Measurements with 0.4 ≤ ViN ≤ Vcc.
- 3.  $R \ge V_{IH}$ ,  $0.4 \le V_{OUT} \le V_{CC}$ .
- 4. Icc measurements are made with outputs open (only capacitive loading).
- 5. Tested at f = 20MHz.

#### DC ELECTRICAL CHARACTERISTICS FOR THE 7205 AND 7206

(Commercial: Vcc = 5.0V±10%, Ta = 0°C to +70°C; Military: Vcc = 5.0V±10%, Ta = -55°C to +125°C)

		7	0T7205/720 Commercia , 20, 25, 35	ai	IDT7205/7206 Military ta = 20, 30, 50 ns			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	1	-1	_	1	μΑ
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10		10	μΑ
Vон	Output Logic "1" Voltage Iон = -2mA	2.4	_	_	2.4		_	٧
Vol	Output Logic "0" Voltage IoL = 8mA			0.4		_	0.4	٧
ICC1 <sup>(3)</sup>	Active Power Supply Current	_	_	120 <sup>(4)</sup>	_	-	150 <sup>(4)</sup>	mA
ICC2 <sup>(3)</sup>	Standby Current (R=W=RS=FL/RT=VIH)	_	_	12		_	25	mA
Icc3(L) <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)	_	_	8	_	_	12	mA

#### NOTES:

- 1. Measurements with  $0.4 \le V_{IN} \le V_{CC}$ .
- 2.  $R \ge V_{H}$ ,  $0.4 \le V_{OUT} \le V_{CC}$ .
- 3. Icc measurements are made with outputs open (only capacitive loading).
- 4. Tested at f = 20MHz.

2661 tbl 03

2661 thl 04

# AC ELECTRICAL CHARACTERISTICS(1)

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		ļ	nercial		l & Mil.		nercial	<del> </del>	tary		nercial	
		7204 720	S/L15 S/L15 5L15 6L15	7204 720	S/L20 S/L20 5L20 6L20	7204 720	S/L25 S/L25 5L25 6L25	7204 720	S/L30 S/L30 5L30 6L30	7204 720	S/L35 S/L35 5L35 6L35	
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency	_	40	_	33.3	_	28.5	_	25	-	22.2	MHz
trc	Read Cycle Time	25	_	30		35	_	40	· —	45:		ns
tA	Access Time	_	15	_	20	<u> </u>	25	<u> </u>	30		35	ns
trr	Read Recovery Time	10	_	10	_	10	_	10		10	_	ns
tRPW	Read Pulse Width <sup>(2)</sup>	15	_	20		25	_	30	_	35		ns
tRLZ	Read LOW to Data Bus LOW(3)	5		5	_	5	_	5	_	5	_	ns
twLz	Write HIGH to Data Bus Low-Z(3, 4)	5		5		5		5	_	10		ns
tDV	Data Valid from Read HIGH	5		5		5		5		5		ns
trhz	Read HIGH to Data Bus High-Z(3)		15		15		· 18	_	20	-	20	ns
twc	Write Cycle Time	25	_	30	_	35		40		45	. —	ns
twpw	Write Pulse Width <sup>(2)</sup>	15		20		25		30		35		ns
twn	Write Recovery Time	10		10		10	_	10		10		ns
tns	Data Set-up Time	11	_	12	_	15	_	18		18	_	ns
tDH	Data Hold Time	0		0	_	0	_	0		0		ns
trsc	Reset Cycle Time	25		30	_	35	_	40	_	45	_	ns
trs	Reset Pulse Width <sup>(2)</sup>	15		20		25	_	30		35		ns
trss	Reset Set-up Time(3)	15		20		25	_	30	_	35		ns
trsr	Reset Recovery Time	10		10		10	_	10	_	10	_	ns
trtc	Retransmit Cycle Time	25		30	_	35		40	_	45		ns
trt	Retransmit Pulse Width <sup>(2)</sup>	15	_	20	_	25		30		35	_	ns
trts	Retransmit Set-up Time(3)	15	_	20		25		30	_	35	_	ns
trsr	Retransmit Recovery Time	10		10	_	10	_	10		10	_	ns
tEFL	Reset to EF LOW		25		30		35	_	40	_	45	ns
thfh, tffh	Reset to HF and FF HIGH	_	25	_	30	_	35	<u> </u>	40		45	ns
trtf	Retransmit LOW to Flags Valid		25	_	30	_	35	<b>—</b>	40	_	45	ns
tref	Read LOW to EF LOW	_	15	_	20	_	25	<b>—</b>	30	_	30	ns
trff	Read HIGH to FF HIGH		15	_	20	_	25	-	30	-	30	ns
<b>t</b> RPE	Read Pulse Width after EF HIGH	15	-	20		25		30		35	_	ns
twer	Write HIGH to EF HIGH		15		20		25	_	30	_	30	ns
twff	Write LOW to FF LOW	_	15		20		25	<u> </u>	30	_	30	ns
twhF	Write LOW to HF Flag LOW		25	_	30	_	35		40	-	45	ns
trhf	Read HIGH to HF Flag HIGH		25		30	-	35	<u> </u>	40	_	45	ns
twpf	Write Pulse Width after FF HIGH	15		20		25		30	_	35		ns
txol	Read/Write LOW to XO LOW		15		20	_	25	_	30		35	ns
txoн	Read/Write HIGH to XO HIGH		15	_	20	_	25		30		35	ns
txı	XI Pulse Width <sup>(2)</sup>	15		20		25	_	30		35	_	ns
txir	XI Recovery Time	10		10		10		10		10		ns
txis	XI Set-up Time	10		10	_	10		10		15	_	ns

1. Timings referenced as in AC Test Conditions.

- 2. Pulse widths less than minimum are not allowed.
- 3. Values guaranteed by design, not currently tested.
- 4. Only applies to read data flow-through mode.

AC ELECTRICAL CHARACTERISTICS<sup>(1)</sup> (Continued) (Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		Mili	tary	Com'	l & Mil.			Milit	tary <sup>(2)</sup>			
		ı	S/L40 S/L40	7204 720	S/L50 S/L50 5L50 6L50		S/L65 S/L65		S/L80 S/L80	l	S/L120 S/L120	
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency	_	20		15		12.5	_	10		7	MHz
trc	Read Cycle Time	50		65	_	80		100		140		ns
tA	Access Time		40		50	_	65	_	80	_	120	ns
trr	Read Recovery Time	10		15		15	_	20		20		ns
tnpw	Read Pulse Width <sup>(3)</sup>	40		50		65	_	80		120		ns
trlz	Read LOW to Data Bus LOW(4)	5		10		10		10		10	_	ns
twLZ	Write HIGH to Data Bus Low-Z(4, 5)	10		15	_	15		20	_	20	_	ns
tDV	Data Valid from Read HIGH	5		5	_	5		5		5	_	ns
trhz	Read HIGH to Data Bus High-Z(4)		25		30	_	30	_	30	_	35	ns
twc	Write Cycle Time	50		65		80		100		140		ns
twpw	Write Pulse Width <sup>(3)</sup>	40		50		65	_	80		120		ns
twn	Write Recovery Time	10		15		15		20		20	_	ns
tDS	Data Set-up Time	20		30		30		40		40		ns
tDH	Data Hold Time	0		5		10	_	10	_	10	_	ns
trsc	Reset Cycle Time	50		65		80		100	_	140		ns
trs	Reset Pulse Width <sup>(3)</sup>	40	_	50		65		80		120	_	ns
trss	Reset Set-up Time <sup>(4)</sup>	40	_	50	_	65		80		120		ns
trsr	Reset Recovery Time	10		15		15		20		20		ns
trtc	Retransmit Cycle Time	50		65	_	80		100	_	140	_	ns
trt	Retransmit Pulse Width <sup>(3)</sup>	40	_	50	_	65		80		120		ns
trts	Retransmit Set-up Time <sup>(4)</sup>	40	_	50	_	65	_	80		120		ns
trsr	Retransmit Recovery Time	10		15		15		20		20		ns
tEFL	Reset to EF LOW	<u> </u>	50	_	65		80	_	100		140	ns
tHFH, tFFH	Reset to HF and FF HIGH	_	50	-	65	_	80	_	100	-	140	ns
trtf	Retransmit LOW to Flags Valid		50	_	65	_	80		100		140	ns
tref	Read LOW to EF Flag LOW	_	35		45	_	60	_	60		60	ns
trff	Read HIGH to FF HIGH		35	_	45		60		60	_	60	ns
tRPE	Read Pulse Width after EF HIGH	40		50	_	65	_	80		120		ns
twer	Write HIGH to EF HIGH	_	35	_	45		60	_	60		60	ns
twff	Write LOW to FF LOW	_	35	_	45	_	60		60	_	60	ns
twhF	Write LOW to HF LOW	_	50	_	65	_	80		100	-	140	ns
trhf	Read HIGH to HF HIGH	_	50	1	65	1	80		100	-	140	ns
twpf	Write Pulse Width after FF HIGH	40		50		65		80		120		ns
txoL	Read/Write LOW to XO LOW	_	40		50	_	65		80	_	120	ns
tхон	Read/Write HIGH to XO HIGH	_	40	1	50	1	65		80	_	120	ns
txı	XI Pulse Width <sup>(3)</sup>	40	_	50		65		80		120		ns
txir	XI Recovery Time	10		10		10	_	10	_	10		ns
txis	XI Set-up Time	15		15		15		15		15		ns

1. Timings referenced as in AC Test Conditions.

- 2. Speed grades 65, 80, and 120ns are only available in the ceramic DIP.
- 3. Pulse widths less than minimum are not allowed.
- Values guaranteed by design, not currently tested.
   Only applies to read data flow-through mode.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1
	2661 thI 0.7

## CAPACITANCE<sup>(1)</sup> (TA = $+25^{\circ}$ C, f = 1.0 MHz)

Symbol	Parameter	Condition	Max.	Unit
CIN <sup>(1)</sup>	Input Capacitance	VIN = 0V	10	pF
Cout <sup>(1,2)</sup>	Output Capacitance	Vout = 0V	10	ρF
NOTES:				2661 thi 00

<sup>1.</sup> This parameter is sampled and not 100% tested.

# 1.1KΩ D.U.T. $680\Omega$ 2661 drw 03

OR EQUIVALENT CIRCUIT

Figure 1. Output Load

\*Includes jig and scope capacitances.

## SIGNAL DESCRIPTIONS

#### Inputs:

DATA IN (Do-D8) — Data inputs for 9-bit wide data.

#### Controls:

**RESET** (RS) — Reset is accomplished whenever the Reset (RS) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. Both the Read Enable ( $\overline{R}$ ) and Write Enable ( $\overline{W}$ ) inputs must be in the HIGH state during the window shown in Figure 2 (i.e. trss before the rising edge of  $\overline{RS}$ ) and should not change until trsr after the rising edge of RS.

**WRITE ENABLE**  $(\overline{W})$  — A write cycle is initiated on the falling edge of this input if the Full Flag (FF) is not set. Data set-up and hold times must be adhered-to, with respect to the rising edge of the Write Enable (W). Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag (HF) will be set to LOW, and will remain set until the difference between the write pointer and read pointer is less-than or equal to one-half of the total memory of the device. The Half-Full Flag (HF) is reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (FF) will go LOW on the falling edge of the last write signal, which inhibits further write operations. Upon the completion of a valid read operation, the Full Flag (FF) will go HIGH after tRFF, allowing a new valid write to begin. When the FIFO is full, the internal write pointer is blocked from  $\overline{W}$ , so external changes in  $\overline{W}$  will not affect the FIFO when it is full.

**READ ENABLE** (R) — A read cycle is initiated on the falling edge of the Read Enable  $(\overline{R})$ , provided the Empty Flag  $(\overline{EF})$  is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable  $(\overline{R})$ goes HIGH, the Data Outputs (Qo through Qs) will return to a high-impedance condition until the next Read operation. When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, allowing the "final" read cycle but inhibiting further read operations, with the data outputs remaining in a highimpedance state. Once a valid write operation has been accomplished, the Empty Flag (EF) will go HIGH after tWEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from  $\overline{R}$  so external changes will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT (FL/RT) - This is a dualpurpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first device loaded (see Operating Modes). The Single Device Mode is initiated by grounding the Expansion In  $(\overline{XI})$ .

The IDT7203/7204/7205/7206 can be made to retransmit data when the Retransmit Enable Control (RT) input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. The status of the Flags will change depending on the relative locations of the read and write pointers. Read Enable ( $\overline{R}$ ) and Write Enable (W) must be in the HIGH state during retransmit. This feature is useful when less than 2048/4096/8192/16384 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode.

**EXPANSION IN (\overline{XI})** — This input is a dual-purpose pin. Expansion In  $(\overline{XI})$  is grounded to indicate an operation in the single device mode. Expansion In  $(\overline{XI})$  is connected to Expansion Out (XO) of the previous device in the Depth Expansion or Daisy-Chain Mode.

<sup>2.</sup> With output deselected.

#### **Outputs:**

**FULL FLAG (FF)**—The Full Flag (FF) will go LOW, inhibiting further write operations, when the device is full. If the read pointer is not moved after Reset (RS), the Full Flag (FF) will go LOW after 2048/4096/8192/16384 writes.

**EMPTY FLAG (EF)** — The Empty Flag (EF) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.


**EXPANSION OUT/HALF-FULL FLAG (** $\overline{XO}/\overline{HF}$ **)** — This is a dual-purpose output. In the single device mode, when Expansion In ( $\overline{XI}$ ) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag (HF) will be set to LOW and will remain set until the difference between the write pointer

and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (HF) is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion In  $(\overline{XI})$  is connected to Expansion Out  $(\overline{XO})$  of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory. There will be an  $\overline{XO}$  pulse when the Write pointer reaches the last location of memory, and an additional  $\overline{XO}$  pulse when the Read pointer reaches the last location of memory.

**DATA OUTPUTS (Qo-Qs)** — Qo-Qs are data outputs for 9-bit wide data. These outputs are in a high-impedance condition whenever Read  $(\overline{\mathbf{R}})$  is in a HIGH state.



#### NOTE:

1.  $\overline{W}$  and  $\overline{R} = V H$  around the rising edge of  $\overline{RS}$ .

Figure 2. Reset




Figure 3. Asynchronous Write and Read Operation

8




Figure 4. Full FlagTiming From Last Write to First Read





Figure 5. Empty Flag Timing From Last Read to First Write



#### NOTE:

1. EF, FF and HF may change status during Retransmit, but flags will be valid at tRTC.

Figure 6. Retransmit




Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse.




Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse.




Figure 9. Half-Full Flag Timing




Figure 10. Expansion Out




Figure 11. Expansion In

#### OPERATING MODES:

Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{FF}$  is monitored on the device where  $\overline{W}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used). For additional information, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs.

#### Single Device Mode

A single IDT7203/7204/7205/7206 may be used when the application requirements are for 2048/4096/8192/16384 words or less. The IDT7203/7204/7205/7206 is in a Single Device Configuration when the Expansion In  $(\overline{XI})$  control input is grounded (see Figure 12).

#### **Depth Expansion**

The IDT7203/7204/7205/7206 can easily be adapted to applications when the requirements are for greater than 2048/4096/8192/16384 words. Figure 14 demonstrates Depth Expansion using three IDT7203/7204/7205/7206s. Any depth can be attained by adding additional IDT7203/7204/7205/7206s. The IDT7203/7204/7205/7206 operates in the Depth Expansion mode when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the HIGH state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 14.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 14.
- 5. The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.

#### **USAGE MODES:**

#### Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF and HF) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7203/7204/7205/7206s. Any word width can be attained by adding additional IDT7203/7204/7205/7206s (Figure 13).

#### **Bidirectional Operation**

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7203/7204/7205/7206s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

#### Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (twEF + ta) ns after the rising edge of  $\overline{W}$ , called the first write edge, and it remains on the bus until the  $\overline{R}$  line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after tRHz ns. The  $\overline{EF}$  line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The  $\overline{R}$  line causes the  $\overline{FF}$  to be deasserted but the  $\overline{W}$  line being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of  $\overline{W}$ , the new word is loaded in the FIFO. The  $\overline{W}$  line must be toggled when  $\overline{FF}$  is not asserted to write new data in the FIFO and to increment the write pointer.

#### **Compound Expansion**

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).





Figure 12. Block Diagram of 2048 x 9/4096 x 9/8192 x 9/16384 x 9 FIFO Used in Single Device Mode



#### NOTE:

Flag detection is accomplished by monitoring the FF, EF and HF signals on either (any) device used in the width expansion configuration.
Do not connect any output signals together.

Figure 13. Block Diagram of 2048 x 18/4096 x 18/8192 x 18/16384 x 18 FIFO Memory Used in Width Expansion Mode

#### **TRUTH TABLES**

# TABLE I - RESET AND RETRANSMIT

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

		Inputs		Internal	Status	Outputs			
Mode	RS	RT	Χī	Read Pointer	Write Pointer	EF	FF	HF	
Reset	0	Х	0	Location Zero	Location Zero	0	· 1	1	
Retransmit	1	0	0	Location Zero	Unchanged	Х	X	Х	
Read/Write	1	1	0	Increment (1)	Increment <sup>(1)</sup>	Х	Х	Х	

NOTE:

1. Pointer will Increment if flag is HIGH.

2661 tbl 09

#### TABLE II - RESET AND FIRST LOAD

DEPTH EXPANSION/COMPOUND EXPANSION MODE

	Inputs			Interna	l Status	Outputs		
Mode	RS	FL	प्रा	Read Pointer	Write Pointer	ĒĒ	FF	
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	Х	(1)	X	Х	X	Х	

NOTES:

XI is connected to XO of previous device. See Figure 14.
 RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input, HF = Half-Full Flag Output





Figure 14. Block Diagram of 6149 x 9/12298 x 9/24596 x 9/49152 x 9 FIFO Memory (Depth Expansion)



#### NOTES:

- 1. For depth expansion block see section on Depth Expansion and Figure 14.
- 2. For Flag detection see section on Width Expansion and Figure 13.

Figure 15. Compound FIFO Expansion




Figure 16. Bidirectional FIFO Operation




Figure 17. Read Data Flow-Through Mode





Figure 18. Write Data Flow-Through Mode

#### ORDERING INFORMATION





# 3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1024 x 9, 2048 x 9, 4096 X 9

PRELIMINARY IDT72V01 IDT72V02 IDT72V03 IDT72V04

#### **FEATURES:**

- 3.3V family uses 70% less power than the 5 Volt 7201/ 02/03/04 family
- 512 x 9 organization (72V01)
- 1024 x 9 organization (72V02)
- 2048 x 9 organization (72V03)
- 4096 X 9 organization (72V04)
- Functionally compatible with 720x family
- 25 ns access time
- · Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- · Status Flags: Empty, Half-Full, Full
- · Auto-retransmit capability
- Available in 32-pin PLCC and 28-pin SOIC Package (to be determined)

#### **DESCRIPTION:**

The IDT72V01/72V02/72V03/72V04 are dual-port FIFO memories that operate at a power supply voltage (Vcc) between 3.0V and 3.6V. Their architecture, functional operation and pin assignments are identical to those of the IDT7201/


7202/7203/7204. These devices load and empty data on a first-in/first-out basis. They use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write  $(\overline{W})$  and Read  $(\overline{R})$  pins. The devices have a maximum data access time as fast as 25 ns.

The devices utilize a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. They also feature a Retransmit ( $\overline{\text{RT}}$ ) capability that allows for reset of the read pointer to its initial position when  $\overline{\text{RT}}$  is pulsed low to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

The IDT72V01/72V02/72V03/72V04 is fabricated using IDT's high-speed CMOS technology. It has been designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.


#### **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is a registered trademark of Integrated Device Technology, Inc FAST is a trademark of Fairchild Semiconductor Co.

**AUGUST 1993** 

## PIN CONFIGURATIONS



SMALL OUTLINE PACKAGE TO BE DETERMINED



PLCC TOP VIEW

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTE:

3033 tbl 01

#### CAPACITANCE ( $T_A = +25^{\circ}C$ , f = 1.0 MHz)

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
Cout	Output Capacitance	Vout = 0V	8	pF

#### NOTE:

1. This parameter is sampled and not 100% tested.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Rating	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Supply Voltage	0	0	0	٧
VIH <sup>(1)</sup>	Input High Voltage	2.0	_	Vcc+0.5	٧
VIL <sup>(2)</sup>	Input Low Voltage	_	_	0.8	٧

#### NOTES

1. VIH = 2.6V for  $\overline{XI}$  input (commercial).

2. 1.5V undershoots are allowed for 10ns once per cycle.

3033 tbl 02

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

# DC ELECTRICAL CHARACTERISTICS

(Commercial:  $VCC = 3.3 V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ )

		7	72V01/72V 2V03/72V0 Commercia ta = 25 ns	)4 al	IDT 7			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	1	-1		1	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10	_	10	μА
Vон	Output Logic "1" Voltage Iон = -2mA	2.4			2.4		_	٧
Vol	Output Logic "0" Voltage IoL = 8mA	_		0.4			0.4	٧
ICC1 <sup>(3,4)</sup>	Active Power Supply Current	_	35	50	_	35	50	mA
ICC2 <sup>(3)</sup>	Standby Current (R=W=RS=FL/RT=VIH)	_	5	8		5	8	mA
Icc3(L) <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)	_		0.3	_		0.3	mA

#### NOTES:

Measurements with 0.4 ≤ V<sub>IN</sub> ≤ V<sub>CC</sub>.
 R ≥ V<sub>IH</sub>, 0.4 ≤ V<sub>OUT</sub> ≤ V<sub>CC</sub>.

3. Icc measurements are made with outputs open (only capacitive loading).

Tested at f = 20MHz.

# **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 3.3V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ )

		Commercial		Comr		
		72V01L25/72V02L25 72V03L25/72V04L25		72V01L35	5/72V02L35	1
				72V03L35	5/72V04L35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency		28.5	_	22.2	MHz
trc	Read Cycle Time	35	_	45		ns
tA	Access Time	***	25		35	_ns
trr	Read Recovery Time	10	_	10		ns
trpw	Read Pulse Width <sup>(2)</sup>	25		35		ns
tRLZ	Read Pulse LOW to Data Bus at Low-Z(3)	5	_	5	_	ns
twLZ	Write Pulse HIGH to Data Bus at Low-Z(3,4)	5	_	10	_	ns
tov	Data Valid from Read Pulse HIGH	5	_	5	_	ns
trhz	Read Pulse HIGH to Data Bus at High-Z <sup>(3)</sup>		18	_	20	ns
twc	Write Cycle Time	35	_	45		ns
twpw	Write Pulse Width <sup>(2)</sup>	25	_	35	_	ns
twn	Write Recovery Time	10	_	10	_	ns
tos	Data Set-up Time	15	_	18	_	ns
<b>t</b> DH	Data Hold Time	0	_	0	_	ns
trsc	Reset Cycle Time	35	_	45	_	ns
trs	Reset Pulse Width <sup>(2)</sup>	25	_	35	_	ns
trss	Reset Set-up Time <sup>(3)</sup>	25		35	_	ns
trsr	Reset Recovery Time	10		10		ns
trtc	Retransmit Cycle Time	35	<u> </u>	45	_	ns
tRT	Retransmit Pulse Width <sup>(2)</sup>	25	_	35	_	ns
trts	Retransmit Set-up Time <sup>(3)</sup>	25	_	35	_	ns
trtr	Retransmit Recovery Time	10	_	10	_	ns
tEFL	Reset to Empty Flag LOW		35		45	ns
theh.eeh	Reset to Half-Full and Full Flag HIGH	_	35	_	45	ns
tRTF	Retransmit LOW to Flags Valid		35	_	45	ns
tref	Read LOW to Empty Flag LOW		25	_	30	ns
trff	Read HIGH to Full Flag HIGH	_	25	_	30	ns
tRPE	Read Pulse Width after EF HIGH	25		35	_	ns
twer	Write HIGH to Empty Flag HIGH		25	_	30	ns
twee	Write LOW to Full Flag LOW	_	25	_	30	ns
twhF	Write LOW to Half-Full Flag LOW	-	35	_	45	ns
trhf	Read HIGH to Half-Full Flag HIGH		35	_	45	ns
twpf	Write Pulse Width after FF HIGH	25	_	35	_	ns
txoL	Read/Write to XO LOW	<del>-</del>	25	_	35	ns
txon	Read/Write to XO HIGH		25		35	ns
txı	XI Pulse Width <sup>(2)</sup>	25	<del> </del>	35	_	ns
txir	XI Recovery Time	10	_	10	_	ns
txis	XI Set-up Time	10	<u> </u>	10		ns

#### NOTES:

- 1. Timings referenced as in AC Test Conditions.
- 2. Pulse widths less than minimum value are not allowed.
- 3. Values guaranteed by design, not currently tested.
- 4. Only applies to read data flow-through mode.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

3033 tbl 06




Figure 1. Output Load

#### SIGNAL DESCRIPTIONS

#### INPUTS:

DATA IN (Do - D8)

Data inputs for 9-bit wide data.

#### **CONTROLS:**

#### RESET (RS)

Reset is accomplished whenever the Reset ( $\overline{\mbox{RS}}$ ) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read Enable ( $\overline{\mbox{R}}$ ) and Write Enable ( $\overline{\mbox{W}}$ ) inputs must be in the HIGH state during the window shown in Figure 2, (i.e., this before the rising edge of  $\overline{\mbox{RS}}$ ) and should not change until this after the rising edge of  $\overline{\mbox{RS}}$ . Half-Full Flag ( $\overline{\mbox{HF}}$ ) will be reset to HIGH after Reset ( $\overline{\mbox{RS}}$ ).

#### WRITE ENABLE (W)

A write cycle is initiated on the falling edge of this input if the Full Flag ( $\overline{FF}$ ) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable ( $\overline{W}$ ). Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag (HF) will be set to LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (HF) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag ( $\overline{FF}$ ) will go LOW, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag ( $\overline{FF}$ ) will go HIGH after treff, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from  $\overline{W}$ , so external changes in  $\overline{W}$  will not affect the FIFO when it is full.

#### READ ENABLE (R)

A read cycle is initiated on the falling edge of the Read Enable  $(\overline{R})$  provided the Empty Flag  $(\overline{EF})$  is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable  $(\overline{R})$  goes HIGH, the Data Outputs (Qo - Qe) will return to a high impedance

condition until the next Read operation. When all data has been read from the FIFO, the Empty Flag ( $\overline{\text{EF}}$ ) will go LOW, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a HIGH impedance state. Once a valid write operation has been accomplished, the Empty Flag ( $\overline{\text{EF}}$ ) will go HIGH after tWEF and valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from  $\overline{\text{R}}$  so external changes in  $\overline{\text{R}}$  will not affect the FIFO when it is empty.

#### FIRST LOAD/RETRANSMIT (FL/RT)

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the restransmit input. The Single Device Mode is initiated by grounding the Expansion In  $(\overline{XI})$ .

The IDT72V01/72V02/72V03/72V04 can be made to retransmit data when the Retransmit Enable control ( $\overline{R1}$ ) input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable ( $\overline{R}$ ) and Write Enable ( $\overline{W}$ ) must be in the HIGH state during retransmit. This feature is useful when less than 512/1024/2048/4096 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag ( $\overline{HF}$ ), depending on the relative locations of the read and write pointers.

#### EXPANSION IN (XI)

This input is a dual-purpose pin. Expansion In  $(\overline{XI})$  is grounded to indicate an operation in the single device mode. Expansion In  $(\overline{XI})$  is connected to Expansion Out  $(\overline{XO})$  of the previous device in the Depth Expansion or Daisy Chain Mode.

#### **OUTPUTS:**

## **FULL FLAG (FF)**

The Full Flag ( $\overline{\text{FF}}$ ) will go LOW, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset ( $\overline{\text{RS}}$ ), the Full-Flag ( $\overline{\text{FF}}$ ) will go LOW after 512/1024/2048/4096 writes to the IDT72V01/72V02/72V03/72V04.

<sup>\*</sup> Includes scope and jig capacitances.

#### **EMPTY FLAG (EF)**

The Empty Flag (EF) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

#### EXPANSION OUT/HALF-FULL FLAG (XO/HF)

This is a dual-purpose output. In the single device mode, when Expansion In  $(\overline{XI})$  is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled and at the falling edge of

the next write operation, the Half-Full Flag ( $\overline{HF}$ ) will be set LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{HF}$ ) is then reset by using rising edge of the read operation.

In the Depth Expansion Mode, Expansion In  $(\overline{XI})$  is connected to Expansion Out  $(\overline{XO})$  of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.




Figure 2. Reset

#### NOTES:

- 1. EF, FF, HF may change status during Reset, but flags will be valid at tasc.
- 2.  $\overline{W}$  and  $\overline{R} = V_{IH}$  around the rising edge of  $\overline{RS}$ .




Figure 3. Asynchronous Write and Read Operation




Figure 4. Full Flag From Last Write to First Read





Figure 5. Empty Flag From Last Read to First Write



5.3




Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse




Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse






Figure 9. Half-Full Flag Timing





#### **OPERATING MODES:**

Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{\text{FF}}$  is monitored on the device where  $\overline{\text{W}}$  is used;  $\overline{\text{EF}}$  is monitored on the device where  $\overline{\text{R}}$  is used). For additional information, refer to Tech Note 8: *Operating FIFOs on Full and Empty Boundary Conditions* and Tech Note 6: *Designing with FIFOs*.

#### Single Device Mode

A single IDT72V01/72V02/72V03/72V04 may be used when the application requirements are for 512/1024/2048/4096 words or less. IDT72V01/72V02/72V03/72V04 is in a Single Device Configuration when the Expansion In  $(\overline{XI})$  control input is grounded (see Figure 12).

#### **Depth Expansion**

The IDT72V01/72V02/72V03/72V04 can easily be adapted to applications when the requirements are for greater than 512/1,024/2,048/4,096 words. Figure 14 demonstrates Depth Expansion using three IDT72V01/72V02/72V03/72V04s. Any depth can be attained by adding additional IDT72V01/72V02/72V03/72V04s. The IDT72V01/72V02/72V03/72V04 operates in the Depth Expansion mode when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the HIGH state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 14.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 14.
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.

#### **USAGE MODES:**

#### Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF and HF) can be detected from any one device.

Figure 13 demonstrates an 18-bit word width by using two IDT72V01/72V02/72V03/72V04s. Any word width can be attained by adding additional IDT72V01/72V02/72V03/72V04s (Figure 13).

#### **Bidirectional Operation**

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT72V01/72V02/72V03/72V04s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

#### Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (twEF+ tA) ns after the rising edge of  $\overline{W}$ , called the first write edge, and it remains on the bus until the  $\overline{R}$  line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after tRHz ns. The  $\overline{EF}$  line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The  $\overline{R}$  line causes the  $\overline{FF}$  to be deasserted but the  $\overline{W}$  line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of  $\overline{W}$ , the new word is loaded in the FIFO. The  $\overline{W}$  line must be toggled when  $\overline{FF}$  is not asserted to write new data in the FIFO and to increment the write pointer.

#### **Compound Expansion**

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).




Figure 12. Block Diagram of Single 1024 x 9 FIFO




Figure 13. Block Diagram of 1024 x 18 FIFO Memory Used in Width Expansion Mode

# TABLE I—RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

		Inputs		Intern	Internal Status		Outputs		
Mode	RS	RT	XI	Read Pointer	Write Pointer	F	FF	HF	
Reset	0	X	0	Location Zero	Location Zero	0	1	1	
Retransmit	1	0	0	Location Zero	Unchanged	Х	X	X	
Read/Write	1	1	0	Increment <sup>(1)</sup>	Increment <sup>(1)</sup>	Х	Х	Х	

NOTE: 1. Pointer will increment if flag is HIGH. 3033 tbl 07

#### TABLE II—RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

	Inputs		Internal Status		Outputs		
Mode	RS	FL	XI	Read Pointer	Write Pointer	ĒF	FF
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	Х	(1)	Х	Х	X	Х

NOTE:

5.3 10

<sup>3033</sup> tbl 08 1.  $\overline{X}$  is connected to  $\overline{XO}$  of previous device. See Figure 14.  $\overline{RS}$  = Reset Input,  $\overline{FL/RT}$  = First Load/Retransmit,  $\overline{EF}$  = Empty Flag Output,  $\overline{FF}$  = Flag Full Output, XI = Expansion Input, HF = Half-Full Flag Output




Figure 14. Block Diagram of 3072 x 9 FIFO Memory (Depth Expansion)




Figure 15. Compound FIFO Expansion

#### NOTES:

- 1. For depth expansion block see section on Depth Expansion and Figure 14.
- 2. For Flag detection see section on Width Expansion and Figure 13.




Figure 16. Bidirectional FIFO Mode




Figure 17. Read Data Flow-Through Mode





Figure 18. Write Data Flow-Through Mode

5.3

#### **ORDERING INFORMATION**





# CMOS PARALLEL FIRST-IN/FIRST-OUT FIFO 1K x 18-BIT

PRELIMINARY IDT72025

#### **FEATURES:**

- First-In/First-Out Dual-Port memory
- · 1K x 18 organization
- · Low-power consumption
  - Active: 880mW (max.)
  - Power-down: 22 mW (max.)
- Ultra high speed—12, 15ns access time
- · Asynchronous and simultaneous read and write
- Fully expandable in both depth and width
- · Status Flags: Empty, Full, Almost Empty, Almost Full
- Fast OE for high-speed systems
- Bus matching capability
- · High-performance CMOS technology

#### **DESCRIPTION:**

The IDT72025 is a dual-port memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.


The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write  $(\overline{W})$  and Read  $(\overline{R})$  pins. The device has a read/write cycle time of 20ns (50MHz).

The device utilizes an 18-bit-wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

The IDT72025 can be configured for either 9-to-18-bit, 18-to-9-bit, 18-to-18-bit, or 9-to-9-bit transmission. Width expansion allows conversion between data path widths that are any multiple of 9 bits.

The device is fabricated using IDT's high-speed CMOS technology. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

## **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is a registered trademark of Integrated Device Technology, Inc. FAST is a trademark of Fairchild Semiconductor Co.

2919 drw 01

**COMMERCIAL TEMPERATURE RANGE** 

**AUGUST 1993** 



#### SIGNAL DESCRIPTIONS

#### INPUTS:

#### **DATA IN (D0 - D17)**

Data inputs for 18-bit wide data.

#### CONTROLS:

#### RESET (RS)

Reset is accomplished whenever the Reset ( $\overline{\rm RS}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read Enable ( $\overline{\rm R}$ ) and Write Enable ( $\overline{\rm W}$ ) inputs must be in the high state during the period shown in Figure 2 (i.e., tRss before the rising edge of  $\overline{\rm RS}$ ) and should not change until trss after the rising edge of  $\overline{\rm RS}$ .  $\overline{\rm AE}$  (almost empty) will be reset to LOW.  $\overline{\rm AF}$  (almost full) will be reset to HIGH.

#### WRITE ENABLE (W)

A write cycle is initiated on the falling edge of this input if the full flag ( $\overline{\text{FF}}$ ) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable ( $\overline{\text{W}}$ ). Data is stored in the RAM array sequentially and independently of any on-going read operation.

To prevent data overflow, the full flag (FF) will go LOW, inhibiting further write operations. Upon the completion of a valid read operation, the full flag (FF) will go HIGH after tRFF,

allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from  $\overline{W}$ , so external changes in  $\overline{W}$  will not affect the FIFO.

#### READ ENABLE (R)

A read cycle is initiated on the falling edge of the Read Enable ( $\overline{R}$ ) provided the empty flag ( $\overline{EF}$ ) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. When all data has been read from the FIFO, the empty flag ( $\overline{EF}$ ) will go LOW, allowing the "final" read cycle but inhibiting further read operations with the data remaining at the outputs. Once a valid write operation has been accomplished, the empty flag ( $\overline{EF}$ ) will go HIGH after tWEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from  $\overline{R}$  so external changes in  $\overline{R}$  will not affect the FIFO.

#### EXPANSION IN/HALF WIDTH OPERATION (XI/HW)

This input is a dual-purpose pin. Expansion In  $(\overline{XI})$  is grounded during reset to indicate an operation in the single device mode. Expansion In  $(\overline{XI})$  is connected to Expansion Out  $(\overline{XO})$  of the previous device in the Depth Expansion or Daisy Chain Mode.

In the Single Device Mode, a bus-matching function can be achieved. After reset, if HW is grounded, 18-bit words can be written to the FIFO (Full Width Operation). A HIGH on HW initiates Half Width Operation, which allows a 9-bit word to be written into the device for every toggle of  $\overline{W}$ . Inside the FIFO, these words are organized in pairs that fill 18-bit cells. Follow-

5

ing reset, the first 9-bit word written is assigned to the lower half of a cell and the second 9-bit word written is assigned to the upper half of the same cell. The third 9-bit word written is assigned to the lower half of the next 18-bit cell and the fourth 9-bit word goes into the upper half, etc. When a data cell is read out of the FIFO, the lower half of the 18-bits will show up on outputs Q0-Q8 and the upper half will show up on outputs Q9-Q17.

#### OUTPUT ENABLES (OE1, OE2/FL)

The output enable pins control the data outputs' impedance. In expansion mode,  $\overline{OE1}$  controls both the lower and the upper 9-bit word outputs. In single device mode,  $\overline{OE1}$  controls the lower nine bits (Q0-Q8) and  $\overline{OE2}$  controls the upper nine bits (Q9-Q17).

OE2/FL is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate the device that is first-loaded (see Operating Modes). In the Single Device Mode, this pin acts as the OE for the upper byte. The Single Device Mode is initiated by grounding the Expansion In (XI) pin during reset.

In single device mode, using the two output enable pins together with the Upper 9-bit Write function  $(\overline{UW})$ , the 72025 can be used in a bus matching design. It can be configured for either 9-to-18-bit, 18-to-9-bit, 18-to-18-bit or 9-to-9-bit transmission. Width expansion can be used to allow for conversion between data path widths that are any multiple of 9 bits.

#### **OUTPUTS:**

## **FULL FLAG (FF)**

The Full Flag (FF) will go LOW, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full.

If the read pointer is not moved after Reset (RS), the Full Flag (FF) will go LOW after 1024 writes.

Regardless of Full Width or Half Width operation, this flag only responds to the presence of upper 9-bit words in the FIFO<sup>(1)</sup>. For Full Width Operation, this means that the flag responds to 18-bit words. However, during Half Width Operation, the flag indicates neither the presence nor the absence of the lower 9-bit word.

#### ALMOST EMPTY FLAG (AE)

Whenever the memory is 8 locations or less away from being empty, the almost empty flag ( $\overline{AE}$ ) is LOW.

Regardless of Full Width or Half Width operation, this flag only responds to the presence of upper 9-bit words in the FIFO<sup>(1)</sup>. For Full Width Operation, this means that the flag responds to 18-bit words. However, during Half Width Operation, the flag indicates neither the presence nor the absence of the lower 9-bit word.

#### ALMOST FULL FLAG (AF)

Whenever the memory is 8 locations or less away from

being full, the almost full flag (AF) is LOW.

Regardless of Full Width or Half Width operation, this flag only responds to the presence of upper 9-bit words in the FIFO<sup>(1)</sup>. For Full Width Operation, this means that the flag responds to 18-bit words. However, during Half Width Operation, the flag indicates neither the presence nor the absence of the lower 9-bit word.

# **EMPTY FLAG (EF)**

The Empty Flag ( $\overline{\text{EF}}$ ) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

Regardless of Full Width or Half Width operation, this flag only responds to the presence of upper 9-bit words in the FIFO<sup>(1)</sup>. For Full Width Operation, this means that the flag responds to 18-bit words. However, during Half Width Operation, the flag indicates neither the presence nor the absence of the lower 9-bit word.

An example of this case follows: An IDT72025 is configured for single device mode and Half Width opeation. After reset, EF is LOW. Three nine-bit words are written into the FIFO; after writing the second, EF goes HIGH. When an 18-bit word is read, EF goes LOW; however, the FIFO is not really empty since one 9-bit word remains. Since EF is LOW, further reading is inhibited. In order to read the last nine-bit word, a "dummy" upper nine-bit word must be written into the device, upon which EF will go HIGH, thus allowing the the remaining data to be read as an 18-bit word.

When EF is LOW, a HIGH on the UW line indicates the presence of one last lower 9-bit word remaining in the FIFO.

#### EXPANSION-OUT/UPPER WRITE (XO/UW)

This is a dual-purpose output. When  $\overline{Xl}/HW$  is grounded during reset (Single Device Mode), then held HIGH (Half Width Operation), the Upper Write output ( $\overline{UW}$ ) will show whether an upper or a lower 9-bit word was entered into the FIFO during the preceding write operation<sup>(1)</sup>. If  $\overline{UW}$  is HIGH, then a lower 9-bit word was the last written. If  $\overline{UW}$  is LOW, then an upper 9-bit word was the last written. Since  $\overline{UW}$  toggles with every falling edge of  $\overline{W}$ , its current value can be used to predict whether an upper or a lower word will be written to the FIFO on the next rising edged of  $\overline{W}$ . (See Figure 12 for  $\overline{UW}$  timing.)

If, after establishing single device mode, XI/HW is held LOW (Full Width Operation), then  $\overline{UW}$  stays low, indicating that an 18-bit word is written into the FIFO with every toggle of  $\overline{W}$ 

In the Depth Expansion Mode, Expansion In  $(\overline{XI})$  is connected to Expansion Out  $(\overline{XO})$  of the previous device. This output acts as a signal to the next device in the daisy chain by providing a pulse to the next device when the previous device reaches the last location of memory.

#### DATA OUTPUTS (Q0-Q17)

The data outputs Q0–Q17 can be put into a high-impedance state by using the  $\overline{OE}_1$  and  $\overline{OE}_2$  lines.

#### NOTES:

1. For Full Width Operation: following reset, only 18-bit words are written into the FIFO. For Half Width Operation: following reset, the first 9-bit word is written to the lower half of an 18-bit FIFO cell, the second 9-bit word is written to the upper half of the same cell, the third 9-bit word goes into the lower half of the next cell and the fourth goes into the upper half, etc.

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE: 2919 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit	
CIN	Input Capacitance	VIN = 0V	10	pF	
COUT	Output Capacitance	Vout = 0V	10	рF	

#### NOTE:

2919 tbl 03

1. This parameter is sampled and not 100% tested.

# DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ )

		Co ta :			
Symbol	Parameter	Min.	Min. Typ. Max.		
ILI <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	1	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10		10	μА
Vон	Output Logic "1" Voltage IOH = -2mA	2.4	_	_	٧
Vol	Output Logic "0" Voltage IOL = 8mA	-	_	0.4	٧
ICC1 <sup>(3)</sup>	Active Power Supply Current (OE1=OE2=VIL)	_	_	160 <sup>(4)</sup>	mA
lcc2	Standby Current ( $\overline{R}=\overline{W}=\overline{RS}=\overline{OE1}=\overline{OE2}=V_{IH}$ )			18	mA
Iccs(L)	Power Down Current (All Input = Vcc - 0.2V)	-	_	4	mA

#### NOTES:

- 1. Measurement with 0.4 ≤ Vin ≤ Vcc
- 2. OE1 and OE2 ≥ ViH, 0.4 ≤Vout ≤ Vcc
- 3. Icc measurement is made with outputs open (only capacitive loading)
- 4. Tested at f = 20MHZ.

#### **AC TEST CONDITIONS**

	Input Pulse Levels	GND to 3.0V
ı	Input Rise/Fall Times	. 3ns
ı	Input Timing Reference Levels	1.5V
	Output Reference Levels	1.5V
	Output Load	See Figure 1

2919 tbl 05


# RECOMMENDED DC OPERATING CONDITIONS(1)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0			٧
VIL	Input Low Voltage Commercial			0.8	٧

NOTE:

2919 tbl 02 1. 1.5V undershoots are allowed for 10ns once per cycle.

2919 tbl 04



or equivalent circuit

Figure 1. Output Load

\* Includes scope and jig capacitances.


# **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $VCC = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ )

		Comm 7202	ercial 5L12		nercial 5L15	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency	_	50		40	MHz
tRC	Read Cycle Time	20		25	_	ns
tA	Access Time		12		15	ns
trr	Read Recovery Time	8	_	10	_	ns
tRPW	Read Pulse Width <sup>(2)</sup>	12		15	_	ns
toelz	OE LOW to Data Bus at Low-Z(3)	2	8	_2	10	ns
toehz	OE HIGH to Data Bus at High-Z(3)	2	8	2	10	ns
<b>t</b> AOE	Output Enable LOW to Data Valid	2	10	_2	12	ns
twc	Write Cycle Time	20	_	25	_	ns
twpw	Write Pulse Width(2)	12	_	15	_	ns
twr	Write Recovery Time	8	_	10	<u> </u>	ns
tDs	Data Set-up Time	9	_	11		ns
tDH	Data Hold Time	0		0	_	ns
trsc	Reset Cycle Time	20	_	25	_	ns
tRS	Reset Pulse Width <sup>(2)</sup>	12		15	_	ns
trss	Reset Set-up Time(3)	12		15	_	ns
trsr	Reset Recovery Time	8	_	10	<u> </u>	ns
tEFL	Reset to EF LOW		12	_	15	ns
tFFH	Reset to FF HIGH		12	_	15	ns
taef	Reset to AE and AF		20	_	25	ns
thwrss	Ⅺ/HW to Reset Setup Time	12	_	15	_	ns
thwrsh	XI/HW to Reset Hold Time	0		0		ns
tREF	Read LOW to EF LOW		12	_	15	ns
trff	Read HIGH to FF HIGH		12	_	15	ns
<b>t</b> RPE	Read Pulse Width after EF HIGH	12		15	_	ns
twer	Write HIGH to EF HIGH		12		15	ns
twff	Write LOW to FF LOW	_	12	_	15	ns
tWAEF	Write HIGH to AF LOW, AE HIGH	_	20	_	25	ns
twuw	Write to UW		12		15	ns
traef	Read HIGH to AE LOW, AF HIGH	_	20	_	25	ns
twpf	Write Pulse Width after FF HIGH	12	_	15	_	ns
txoL	Read/Write to XO LOW	_	12		15	ns
tхон	Read/Write to XO HIGH	_	12		15	ns
txı	XI Pulse Width <sup>(2)</sup>	12		15	_	ns
txir	XI Recovery Time	8		10		ns
txis	XI Set-up Time	8		10		ns
thws	XI/HW to write Setup time	8		10	_	ns
thwh	XI/HW to write Hold time	8		10	_	ns

- 1. Timings referenced as in AC Test Conditions.
- 2. Pulse widths less than minimum value are not allowed.

  3. Values guaranteed by design, not currently tested.



#### NOTES:

- 1. EF, FF, HF may change status during Reset, but flags will be valid at tasc.
- 2.  $\overline{W}$  and  $\overline{R}$  = V<sub>IH</sub> around the rising edge of  $\overline{RS}$ .
- 3. For single device mode only. For expansion mode,  $\overline{XI}$  is connected to  $\overline{XO}$ .




Figure 3. Asynchronous Write and Read Operation

#### NOTES:

- 1. For single device mode only. For expansion mode,  $\overline{XI}$  is connected to  $\overline{XO}$ .
- 2. Outputs Qn are always active, unless disabled by  $\overline{\text{OE}}$ , or  $\overline{\text{OE}}$ , (whichever applies).




Figure 4. Full Flag From Last Write to First Read

2919 drw 06





Figure 5. Empty Flag From Last Read to First Write

2919 drw 07






Figure 8. Almost Full Flag Timing




Figure 9. Almost Empty Flag Timing




Figure 10. Expansion Out




Figure 11. Expansion in




Figure 12. Half Width Write Timing

#### NOTE:

1. This case applies to single device mode when  $\overline{XI}/HW = HIGH$ .




Figure 13. Output Enable Timing

#### **OPERATING MODES:**

Care must be taken to insure that the appropriate flag is monitored by each system (i.e. FF is monitored on the device where Wis used; EF is monitored on the device where R is used)

#### Single Device Mode

A single IDT72025 may be used when the application requirements are for 1024 words or less. The IDT72025 is in a Single Device Configuration when the Expansion In  $(\overline{\text{XI}})$  control input is grounded during reset (see Figure 2). For the single device mode, the 72025 supports 18-to-18, 18-to-9, 9-to-18, and 9-to-9 bit bus-matching. With multiple devices in a width-expansion scheme, conversion between data path widths of any multiple of 9 bits is possible.

#### Depth Expansion

The IDT72025 can easily be adapted to applications that require more than 1024 words capacity. Figure 16 demonstrates Depth Expansion using three IDT72025s. Any depth can be attained by adding additional IDT72025s. The IDT72025 operates in the Depth Expansion mode when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the high state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device.
- External logic is needed to generate a composite full flag and empty flag. This requires an OR operation on all FF lines and another OR operation on all EF lines.

For additional information, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.




Figure 14. Block Diagram of Single 1024 x 18 FIFO




Figure 15. Block Diagram of 1024 x 36 FIFO Memory Used in Width Expansion Mode

#### TABLE I—RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

	Inputs		Internal Status		Outputs				
Mode	RS	OE2/FL	য়	Read Pointer	Write Pointer	EF	FF	ĀĒ	ĀĒ
Reset for All Devices	0	(1)	(2)	Location Zero	Location Zero	0	1	0	1
Write for All Devices	1	(1)	(2)	X	Increment <sup>(3)</sup>	(5)	(5)	(5)	(5)
Read for All Devices	1	(1)	(2)	Increment <sup>(4)</sup>	Х	(5)	(5)	(5)	(5)

#### NOTE:

- 1. Set LOW for first device; set HIGH for all other devices.
- 2. XI is connected to XO of previous device. See Figure 16. 3. Increment write pointer if FF = HIGH
- 4. Increment read pointer if EF = HIGH
- 5. Flags indicate the relative difference between the read and write pointers.




Figure 16. Block Diagram of 3072 x 18 FIFO Memory (Depth Expansion)

#### **USAGE MODES:**

#### Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{\text{EF}}$ ,  $\overline{\text{FF}}$ ,  $\overline{\text{AE}}$ , and  $\overline{\text{AF}}$ ) can be detected from any one device. Figure 15 demonstrates a 36-bit word width configuration by using two IDT72025s. Any word width can be attained by adding additional IDT72025s.

#### **Bidirectional Operation**

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT72025s as shown in Figure 20. Both Depth Expansion and Width Expansion may be used in this mode.

#### Data Flow-through

Two types of flow-through modes are permitted, a read flow-through and a write flow-through mode. For the read flow-through mode (Figure 21), the FIFO permits the reading of a single word after writing one word of data into an empty FIFO. The data appears on the bus in tweef + tans after the rising

edge of  $\overline{W}$ . At the same time, the  $\overline{EF}$  line temporarily goes HIGH, then returns to a low state.

In the write flow-through mode (Figure 22), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The  $\overline{R}$  line causes the  $\overline{FF}$  to go HIGH but the low state of the  $\overline{W}$  line causes it to return LOW in anticipation of a new data word. On the rising edge of  $\overline{W}$ , the new word is loaded in the FIFO. The  $\overline{W}$  line must be toggled when  $\overline{FF}$  is not asserted to write new data in the FIFO and to increment the write pointer.

#### **Compound Expansion**

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 17).

#### **Bus Matching Operation**

In single devide mode, IDT72025 can be used in the bus matching configuration. One IDT72025 can be configured to for 18-to-18, 18-to-9, 9-to-18, or 9-to-9-bit conversion. Multiple devices in a width expansion scheme can be configured to match bus widths of any multiple of 9-bits (see Figures 18 and 19).




Figure 17. Compound FIFO Expansion

#### NOTES:

- 1. For depth expansion block see section on Depth Expansion and Figure 16.
- 2. For Flag detection see section on Width Expansion and Figure 15.




Figure 18. Block Diagram of 9-to-18 bit Bus Matching




Figure 19. Block Diagram of 18-to-9 bit Bus Matching

12

#### NOTE:

5.4

 To avoid bus contention during 18-to-9 bit bus matching, OE1 and OE2 should not be LOW at the same time.




Figure 20. Bidirectional FIFO Mode




Figure 21. Read Data Flow-Through Mode





Figure 22. Write Data Flow-Through Mode

## **ORDERING INFORMATION**



2919 drw 25



## CMOS ASYNCHRONOUS FIFO WITH RETRANSMIT 1K x 9, 2K x 9, 4K x 9

IDT72021 IDT72031 IDT72041


#### **FEATURES:**

- First-In/First-Out Dual-Port memory
- · Bit organization
  - IDT72021—1K x 9
  - IDT72031-2K x 9
  - IDT72041-4K x 9
- Ultra high speed
  - IDT72021-25ns access time
  - IDT72031-35ns access time
  - IDT72041—35ns access time
- · Easily expandable in word depth and/or width
- · Asynchronous and simultaneous read and write
- Functionally equivalent to IDT7202/03/04 with Output Enable (OE) and Almost Empty/Almost Full Flag (AEF)
- Four status flags: Full, Empty, Half-Full (single device mode), and Almost Empty/Almost Full (7/8 empty or 7/8 full in single device mode)
- Output Enable controls the data output port
- · Auto-retransmit capability
- Available in 32-pin DIP and PLCC
- Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

IDT72021/031/041s are high-speed, low-power, dual-port memory devices commonly known as FIFOs (First-In/First-Out). Data can be written into and read from the memory at independent rates. The order of information stored and extracted does not change, but the rate of data entering the FIFO might be different than the rate leaving the FIFO. Unlike a Static RAM, no address information is required because the read and write pointers advance sequentially. The IDT72021/ 031/041s can perform asynchronous and simultaneous read and write operations. There are four status flags, (HF, FF, EF, AEF) to monitor data overflow and underflow. Output Enable (OE) is provided to control the flow of data through the output port. Additional key features are Write  $(\overline{W})$ , Read  $(\overline{R})$ , Retransmit ( $\overline{RT}$ ), First Load ( $\overline{FL}$ ), Expansion In ( $\overline{XI}$ ) and Expansion Out ( $\overline{XO}$ ). The IDT72021/031/041s are designed for those applications requiring data control flags and Output Enable (OE) in multiprocessing and rate buffer applications.

The IDT72021/031/041s are fabricated using IDT's CMOS technology. Military grade product is manufactured in compliance with the latest version of MIL-STD-883, Class B, for high reliability systems.




The IDT logo is a registered trademark of Integrated Device Technology, Inc. FAST is a trademark of Fairchild Semiconductor Co.


2677 drw 01

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

# PIN CONFIGURATIONS





## **PIN DESCRIPTIONS**

Symbol	Name	I/O	Description
Do-D8	Inputs	-	Data inputs for 9-bit wide data.
RS	Reset		When RS is set LOW, internal READ and WRITE pointers are set to the first location of the RAM array. HF and FF go HIGH, and AEF and EF go LOW. A reset is required before an initial WRITE after power-up. R and W must be HIGH during RS cycle.
W	Write	İ	When WRITE is LOW, data can be written into the RAM array sequentially, independent of READ. In order for WRITE to be active, FF must be HIGH. When the FIFO is full (FF-LOW), the internal WRITE operation is blocked.
Ħ	Read	_	When READ is LOW, data can be read from the RAM array sequentially, independent of WRITE. In order for READ to be active, EF must be HIGH. When the FIFO is empty (EF-LOW), the internal READ operation is blocked. The three-state output buffer is controlled by the read signal and the external output control (OE).
FL/RT	First Load/ Retransmit	_	This is a dual-purpose input. In the single device configuration ( $\overline{XI}$ grounded), activating retransmit ( $\overline{FL/RT}$ -LOW) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. $\overline{R}$ and $\overline{W}$ must be HIGH before setting $\overline{FL/RT}$ LOW. Retransmit is not compatible with depth expansion. In the depth expansion configuration, $\overline{FL/RT}$ -LOW indicates the first activated device.
XI	Expansion In	1	In the single device configuration, $\overline{XI}$ is grounded. In depth expansion or daisy chain expansion, $\overline{XI}$ is connected to $\overline{XO}$ (expansion out) of the previous device.
ŌĒ	Output Enable	1	When $\overline{OE}$ is set HIGH, the data flow through the three-state output buffer is inhibited regardless of an active READ operation. A read operation does increment the read pointer in this situation. When $\overline{OE}$ is set LOW, Qo-Q8 are still in a HIGH impedance condition if no READ occurs. For a complete READ operation with data appearing on Qo-Q8, both $\overline{R}$ and $\overline{OE}$ should be asserted LOW.
FF	Full Flag	0	When FF goes LOW, the device is full and further WRITE operations are inhibited. When FF is HIGH, the device is not full.
EF	Empty Flag	0	When $\overline{\text{EF}}$ goes LOW, the device is empty and further READ operations are inhibited. When $\overline{\text{EF}}$ is HIGH, the device is not empty.
AEF	Almost-Empty/ Almost-Full Flag	0	When AEF is LOW, the device is empty to 1/8 full or 7/8 to completely full. When AEF is HIGH, the device is greater than 1/8 full, but less than 7/8 full.
XO/HF	Expansion Out/ Half-Full Flag	0	This is a dual purpose output. In the single device configuration ( $\overline{XI}$ grounded), the device is more than half full when $\overline{HF}$ is LOW. In the depth expansion configuration ( $\overline{XO}$ connected to $\overline{XI}$ of the next device), a pulse is sent from $\overline{XO}$ to $\overline{XI}$ when the last location in the RAM array is filled.
Q0–Q8	Outputs	0	Data outputs for 9-bit wide data.

## 5

2677 tbl 05

3

2677 tbl 03

#### STATUS FLAG

Numb	er of Words i					
1K	2K	4K	FF	AEF	HF	EF
0	0	0	Н	L	I	١
1-127	1-255	1-511	Н	L	Н	Н
128-512	256-1024	512-2048	Н	Н	Н	Н
513-896	1025-1792	2049-3584	Н	Н	L	Н
897-1023	1793-2047	3585-4095	Н	L	L	Н
1024	2048	4096	L	L	L	Н

2677 tbl I 02

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	<b>V</b>
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +155	°C
lout	DC Output Current	50	50	mA

#### NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

## CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	10	pF
Соит	Output Capacitance	Vout = 0V	10	pF

#### NOTE:

1. These parameters are sampled and not 100% tested.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧.
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0	_		٧
ViH	Input High Voltage Military	2.2	_		٧
VIL <sup>(1)</sup>	Input Low Voltage Commercial and Military	_	-	0.8	V

NOTE:

5.5

<sup>1. 1.5</sup>V undershoots are allowed for 10ns once per cycle.

#### DC ELECTRICAL CHARACTERISTICS — IDT72021

(Commercial:  $Vcc = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		C	DT7202 ommero =25,35	ial	i i	0T72021 Military =30,40r		C	IDT72021 Commercial tA =50ns		IDT72021 Military tA =50ns			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
I⊔ <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	1	-10		10	-1	_	1	10		10	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10		10	-10	_	10	-10	_	10	μА
Vон	Output Logic "1" Voltage IOH = -2mA	2.4	_	_	2.4			2.4	_	_	2.4		_	٧
Vol	Output Logic "0" Voltage IOL = 8mA	_	_	0.4	_		0.4	_	_	0.4	_	_	0.4	V
ICC1 <sup>(3,4)</sup>	Active Power Supply Current	_		120			140		50	80	_	70	100	mA
ICC2 <sup>(3)</sup>	Standby Current $(\overline{R} = \overline{W} = \overline{RS} = \overline{FL}/\overline{RT} = V_{IH})$		_	12	1	1	20	_	5	8		8	15	mA
Icc3 <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)	_	_	500	-	_	900	_	_	500	_	_	900	μА

2677 tbl 06

## DC ELECTRICAL CHARACTERISTICS — IDT72031, IDT72041

(Commercial:  $Vcc = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

			IDT72031   IDT72031   IDT72041   IDT72041   Commercial   Military   ta =35,50ns   ta =40,50ns						
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	
ILI <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	-	1	-10	_	10	μА	
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10	_	10	μА	
Vон	Output Logic "1" Voltage IouT = -2mA	2.4	T —		2.4	_	-	٧	
Vol	Output Logic "0" Voltage IouT = 8mA		_	0.4	_		0.4	V	
ICC1 <sup>(3,5)</sup>	Active Power Supply Current		75	120	_	100	150	mA	
ICC2 <sup>(3)</sup>	Standby Current $(\overline{R} = \overline{W} = \overline{RS} = \overline{FL}/\overline{RT} = V_{IH})$	_	8	12	_	12	25	mA	
Icc3 <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)	_		2			4	mA	

#### NOTES:

2677 tbl 07

- 1. Measurements with 0.4 ≤ VIN ≤ Vcc.
- 2.  $\overline{R} \ge V_{IH}$ ,  $0.4 \le V_{OUT} \le V_{CC}$ .
- 3. Icc measurements are made with  $\overline{OE}$  = HIGH.
- Tested at f = 20MHz.
- Tested at f = 15.3 MHz.

5.5 4

## AC ELECTRICAL CHARACTERISTICS — IDT72021(1)

(Commercial:  $Vcc = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		Co	m'l	M	il.		om'l	M	il.	Com'l	& Mil.	
		7202	1L25	7202	1L30	7202	21L35	7202	1L40	7202	1L50	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency		28.5		25	-	22.2		20	_	15	MHz
trc	R Cycle Time	35	-	40	-	45	_	50		65	_	ns
tA	Access Time	_	25	_	30	_	35	_	40		50	ns
tra	R Recovery Time	10	_	10		10	_	10		15	_	ns
trpw	R Pulse Width <sup>(2)</sup>	25	_	30	_	35		40	_	50		ns
tRLZ	R Pulse LOW to Data Bus at Low-Z(3)	5		5	_	5		5		10	_	ns
twLz	W Pulse HIGH to Data Bus at Low-Z <sup>(3,4)</sup>	5	_	5		5		5		5	_	ns
tDV	Data Valid from R Pulse HIGH	5	<u> </u>	5		5		5		5		ns
trhz	R Pulse HIGH to Data Bus at High-Z <sup>(3)</sup>		18	_	20	_	20	_	25		30	ns
twc	W Cycle Time	35	_	40		45		50		65		ns
twpw	W Pulse Width <sup>(2)</sup>	25	_	30	_	35		40		50		ns
twn	W Recovery Time	10	_	10	_	10		10		15	_	ns
tos	Data Set-up Time	15		18	_	18		20		30		ns
tDH	Data Hold Time	0	_	0		0		0		5		ns
trsc	RS Cycle Time	35		40	_	45	_	50		65		ns
trs	RS Pulse Width <sup>(2)</sup>	25		30		35		40		50		ns
trss	RS Set-up Time	25	_	30		35		40	_	50	=	ns
trsr	RS Recovery Time	10	_	10	_	10	_	10	_	15		ns
trtc	RT Cycle Time	35	_	40		45	_	50	_	65	=	ns
trt	RT Pulse Width <sup>(2)</sup>	25	_	30	_	35	_	40		50	<u> </u>	ns
trtr	RT Recovery Time	10		10	_	10	_	10		15	=	ns
tRSF1	RS to EF and AEF LOW		35	_	40	_	45		50	_	65	ns
tRSF2	RS to HF and FF HIGH		35		40		45	_	50	_	65	ns
tref	R LOW to EF LOW	_	25	_	30	_	30	_	35		45	ns
trff	R HIGH to FF HIGH	_	25	_	30		30	_	35	<u> </u>	45	ns
tRPE	R Pulse Width After EF HIGH	25	_	30		35	-	40		50	_	ns
twer	W HIGH to EF HIGH		25		30		30	_	35	_	45	ns
twrF	W LOW to EF LOW		25		30		30		35	_	45	ns
twhF	W LOW to HF LOW		35	-	40		45	_	50	=	65	ns
<b>t</b> RHF	R HIGH to HF HIGH		35		40		45		50	_	65	ns
twpf	W Pulse Width after FF HIGH	25		30	_	35		40	_	50		ns
tRF	R HIGH to Transitioning AEF		35	_	40		45		50	_	65	ns
twr	W LOW to Transitioning AEF		35		40		45		50		65	ns
toehz	OE HIGH to High-Z (Disable) <sup>(3)</sup>	0	12	0	15	0	17	0	20	0	25	ns
tOELZ	OE LOW to Low-Z (Enable)(3)	0	12	0	15	0	17	0	20	0	25	ns
taoe	OE LOW Data Valid (Q0-Q8)		15		18		20		25		30	ns
OTES:	<u> </u>			·	L	L				Ь	<b>'</b>	2677 tbl 0

#### NOTES:

1. Timings referenced as in AC Test Conditions.

2677 tbl 08

<sup>2.</sup> Pulse widths less than minimum value are not allowed.

<sup>3.</sup> Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

## AC ELECTRICAL CHARACTERISTICS — IDT72031, IDT72041(1)


(Commercial:  $Vcc = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		Co	m'l	М	il	Com'l	and Mil.	
}			1L35 1L35		31L40 11L40		31L50 41L50	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency		22.2		20		15	MHz
tRC	R Cycle Time	45		50		65	_	ns
tA	Access Time		35		40	_	50	ns
trr	R Recovery Time	10		10	_	15	<u> </u>	ns
trpw	R Pulse Width <sup>(2)</sup>	35		40		50		ns
trlz	R Pulse LOW to Data Bus at Low-Z <sup>(3)</sup>	5	_	5		10		ns
twLZ	W Pulse HIGH to Data Bus at Low-Z <sup>(3,4)</sup>	5	-	5	_	5		กร
tov	Data Valid from R Pulse HIGH	5	_	5	_	5		ns
tRHZ	R Pulse HIGH to Data Bus at High-Z <sup>(3)</sup>		20		25		30	ns
twc	W Cycle Time	45		50		65	_	ns
twpw	₩ Pulse Width <sup>(2)</sup>	35		40		50		ns
twn	W Recovery Time	10		10		15		ns
tDS	Data Set-up Time	18	<u> </u>	20	_	30		ns
<b>t</b> DH	Data Hold Time	0	Γ –	0		5		ns
trsc	RS Cycle Time	45	[	50		65	[ _ [	ns
tRS	RS Pulse Width <sup>(2)</sup>	35	Γ-	40		50		ns
trss	RS Set-up Time	35		40		50		ns
trsr	RS Recovery Time	10	—	10	Γ	15	<b>—</b>	ns
trtc	RT Cycle Time	45	<del></del>	50	_	65		ns
trt	RT Pulse Width <sup>(2)</sup>	35		40	_	50	_	ns
trtr	RT Recovery Time	10	_	10		15		ns
tRSF1	RS to EF and AEF LOW		45		50		65	ns
tRSF2	RS to HF and FF HIGH		45		50		65	ns
tREF	R LOW to EF LOW		30		35		45	ns
tRFF	R HIGH to FF HIGH	<u> </u>	30	<u> </u>	35		45	ns
tRPE	R Pulse Width After EF HIGH	35		40	_	50		ns
tWEF	W HIGH to EF HIGH		30		35		45	ns
twff	W LOW to EF LOW	T =	30		35		45	ns
twif	W LOW to HF LOW	T-	45		50		65	ns
tRHF	R HIGH to HF HIGH	T = -	45		50		65	ns
tWPF	W Pulse Width after FF HIGH	35	<del></del>	40		50		ns
tRF	R HIGH to Transitioning AEF	T -	45	Γ=	50	_	65	ns
twF	W LOW to Transitioning AEF		45		50	_	65	ns
toehz	OE HIGH to High-Z (Disable) <sup>(3)</sup>	0	17	0 .	20	0	25	ns
tOELZ	OE LOW to Low-Z (Enable) <sup>(3)</sup>	0	17	0	20	0	25	ns .
tAOE	OE LOW Data Valid (Q0-Q8)		20		25		30	ns

#### NOTES:

- 1. Timings referenced as in AC Test Conditions.
- 2. Pulse widths less than minimum value are not allowed.
- 3. Values guaranteed by design, not currently tested.
- 4. Only applies to read data flow-through mode.

2677 tbl 09



or equivalent circuit
Figure 1. Output Load

\* Includes scope and jig capacitances.




Figure 2. Reset

#### NOTES:

- 1. EF, FF, HF, and AEF may change status during Reset, but flags will be valid at tRsc.
- 2.  $\overline{W}$  and  $\overline{R} = V_{IH}$  around the rising edge of  $\overline{RS}$ .




Figure 3. Asynchronous Write and Read Operation

#### NOTE:

1. Assume OE is asserted LOW.




Figure 4. Full Flag From Last Write to First Read




Figure 5. Empty Flag From Last Read to First Write

#### NOTE:

1. Assume OE is asserted LOW.




Figure 6. Retransmit




Figure 7. Empty Flag Timing
Figure 9. Almost-Empty/Almost-Full Flag and Half-Full Timings




Figure 8. Full Flag Timing




Figure 9. Almost-Empty/Almost-Full Flag and Half-Full Timings




Figure 10. Output Enable and Read Operation Timings




Figure 11. Expansion Out




Figure 12. Expansion in

#### **OPERATING CONFIGURATIONS**

#### SINGLE DEVICE CONFIGURATION

The IDT72021/031/041 is in the Single Device Configuration when the Expansion In  $(\overline{XI})$  control input is grounded (see Figure 13).




Figure 13. Block Diagram of Single 1K/2K/4K x 9 FIFO

#### WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF, HF, and AEF) can be detected from any one

device. Figure 14 demonstrates an 18-bit word width by using two IDT72021/031/041 devices. Any word width can be attained by adding additional IDT72021/031/041s.




Figure 14. Block Diagram of 1K/2K/4K x 18 FIFO Memory Used in Width Expansion Configuration

#### NOTE:

1. Flag detection is accomplished by monitoring the FF, EF, HF and AEF signals on either (any) device used in the width expansion configuration. Do not connect any output signals together.

#### **DEPTH EXPANSION (DAISY CHAIN) MODE**

The IDT72021/031/041 can easily be adapted to applications when the requirements are for greater than 1K/2K/4K words. Figure 15 demonstrates Depth Expansion using three IDT72021/031/041s. Any depth can be attained by adding additional devices. The IDT72021/031/041 operates in the Depth Expansion configuration when the following conditions are met:

- The first device must be designed by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the HIGH state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 15.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 15.
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode. For additional information refer to Tech Note 9: "Cascading FIFOs or FIFO Modules".

#### COMPOUND EXPANSION MODE

The two expansion techniques described above can be applied together in a straight forward manner to achieve large FIFO arrays (see Figure 16).

#### **BIDIRECTIONAL MODE**

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT72021/031/041s as shown in Figure 17. Care must be taken to assure that the appropriate flag is monitored by each system (i.e.,  $\overline{FF}$  is monitored on the device where  $\overline{W}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used). Both Depth Expansion and Width Expansion may be used in this mode.

#### **DATA FLOW-THROUGH MODES**

Two types of flow-through modes are permitted: a read flow-through and write flow-through mode. For the read flowthrough mode (Figure 18), the FIFO permits the reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (tWEF + tA) ns after the rising edge of  $\overline{W}$ , called the first write edge. It remains on the bus until the R line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after tRHZ ns. The EF line would have a pulse showing temporary deassertion and then would be asserted. In the interval of time that  $\overline{R}$  was LOW. more words can be written to the FIFO (the subsequent writes after the first write edge will be deassert the Empty Flag); however, the same word (written on the first write edge), presented to the output bus as the read pointer, would not be incremented when  $\overline{R}$  was LOW. On toggling  $\overline{R}$ , the other words that are written to the FIFO will appear on the output bus as in the read cycle timings.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The  $\overline{R}$  line causes the  $\overline{FF}$  to be deasserted but the  $\overline{W}$  line, being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of  $\overline{W}$ , the new word is loaded in the FIFO. The  $\overline{W}$ 

line must be toggled when FF is not asserted to write new data in the FIFO and to increment the write pointer.

For additional information refer to Tech Note 8: "Operating FIFOs on Full and Empty Boundary Conditions" and Tech Note 6: "Designing with FIFOs".

# TRUTH TABLES TABLE I—RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

		Inputs		Intern	Outputs				
Mode	RS	RT	Χī	Read Pointer	Write Pointer	EF	FF	HF	AEF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1	0
Retransmit	1	0	0	Location Zero	Unchanged	X	X	X	X
Read/Write	1	1	0	Increment <sup>(1)</sup>	Increment <sup>(1)</sup>	Х	Х	Х	Х

NOTE:

1. Pointer will increment if flag is HIGH.

2677 tbl 11

#### TABLE II—RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

Inputs				Interr	Outputs		
Mode	RS	FL	Χī	Read Pointer	Write Pointer	EF	FF
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	Х	(1)	Х	X	Х	Х

NOTE:

XI is connected to XO of previous device. See Figure 15. RS = Reset Input FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Flag Full Output, XI = Expansion Input, HF = Half-Full Flag Output, AEF = Almost Empty/Almost Full Flag.




Figure 15. Block Diagram of 3K/6K/12K x 9 FIFO Memory (Depth Expansion)

#### NOTE

1. IDT only guarantees depth expansion with identical IDT part numbers and speed.




Figure 16. Compound FIFO Expansion

#### NOTES:

- 1. For depth expansion block see section od Depth Expansion and Figure 15.
- 2. For Flag detection see section on Width Expansion and Figure 14.




Figure 17. Bidirectional FIFO Mode




Figure 18. Read Data Flow-Through Mode

#### NOTE:

1. Assume OE is asserted LOW.

5.5





Figure 19. Write Data Flow-Through Mode

#### NOTE:

1. Assume OE is asserted LOW.

## **ORDERING INFORMATION**



2677 drw 23



## CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT

IDT72401 IDT72402 IDT72403 IDT72404

#### **FEATURES:**

- First-In/First-Out Dual-Port memory
- 64 x 4 organization (IDT72401/03)
- 64 x 5 organization (IDT72402/04)
- IDT72401/02 pin and functionally compatible with MMI67401/02
- · RAM-based FIFO with low fall-through time
- Low-power consumption
  - Active: 175mW (typ.)
- Maximum shift rate 45MHz
- High data output drive capability
- · Asynchronous and simultaneous read and write
- Fully expandable by bit width
- · Fully expandable by word depth
- IDT72403/04 have Output Enable pin to enable output data
- · High-speed data communications applications
- High-performance CMOS technology
- · Available in CERDIP, plastic DIP and SOIC
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing #5962-86846 and 5962-89523 is listed on this function.

#### **DESCRIPTION:**

The IDT72401 and IDT72403 are asynchronous high-performance First-In/First-Out memories organized 64 words by 4 bits. The IDT72402 and IDT72404 are asynchronous high-performance First-In/First-Out memories organized as 64 words by 5 bits. The IDT72403 and IDT72404 also have an

Output Enable (OE) pin. The FIFOs accept 4-bit or 5-bit data at the data input (Do-D3, 4). The stored data stack up on a first-in/first-out basis.

A Shift Out (SO) signal causes the data at the next to last word to be shifted to the output while all other data shifts down one location in the stack. The Input Ready (IR) signal acts like a flag to indicate when the input is ready for new data (IR = HIGH) or to signal when the FIFO is full (IR = LOW). The Input Ready signal can also be used to cascade multiple devices together. The Output Ready (OR) signal is a flag to indicate that the output remains valid data (OR = HIGH) or to indicate that the FIFO is empty (OR = LOW). The Output Ready can also be used to cascade multiple devices together.


Width expansion is accomplished by logically ANDing the Input Ready (IR) and Output Ready (OR) signals to form composite signals.

Depth expansion is accomplished by tying the data inputs of one device to the data outputs of the previous device. The Input Ready pin of the receiving device is connected to the Shift Out pin of the sending device and the Output Ready pin of the sending device is connected to the Shift In pin of the receiving device.

Reading and writing operations are completely asynchronous allowing the FIFO to be used as a buffer between two digital machines of widely varying operating frequencies. The 45MHz speed makes these FIFOs ideal for high-speed communication and controller applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883. Class B.

#### **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is a registered trademark of Integrated Device Technology, Inc. FAST is a trademark of National Semiconductor, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**AUGUST 1993** 

#### PIN CONFIGURATIONS



- 1. Pin 1: NC No Connection IDT72401, OE IDT72403 2. Pin 1: NC - No Connection IDT72402, OE - IDT72404

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	<b>V</b>
TA	Operating Temp.	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temp.	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

#### NOTE:

2747 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Mil. Supply Voltage	4.5	5.0	5.5	V
Vcc	Com'l. Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	VIH Input High Voltage			_	٧
VIL <sup>(1)</sup>	Input High Voltage		_	0.8	٧

#### NOTE:

1.5V undershoots are allowed for 10ns once per cycle.

## **CAPACITANCE** (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	pF
Соит	Output Capacitance	Vout = 0V	7	pF

#### NOTE:

This parameter is sampled and not 100% tested.

#### DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vic <sup>(1)</sup>	Input Clamp Voltage		_	_	
VIL	Low-Level Input Current	Vcc = Max., GND ≤ Vi ≤ Vc	c –10	_	μΑ
ViH	High-Level Input Current	Vcc = Max., GND ≤ Vı ≤ Vc	с —	10	μΑ
<b>V</b> OL	Low-Level Output Current	Vcc = Min., IoL = 8mA	_	0.4	V
Vон	High-Level Output Current	VCC = Min., IOH = -4mA	2.4		
los <sup>(2)</sup>	Output Short-Circuit Current	Vcc = Max., Vo = GND	-20	-90	mA
İHZ	Off-State Output Current	Vcc = Max., Vo = 2.4V	_	20	μА
llZ	(IDT72403 and IDT72404)	Vcc = Max., Vo = 0.4V_	20		μА
Icc <sup>(3, 4)</sup>	Supply Current		om'l. — litary —	35 45	mA

#### NOTES:

1. FIFO is able to withstand a -1.5V undershoot for less than 10ns.

2. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Guaranteed but not tested.

5.6

- 3. Icc measurements are made with outputs open.  $\overline{OE}$  is HIGH for IDT72403/72404.
- 4. For frequencies greater than 10MHZ, Icc = 35mA + (1.5mA x [f 10MHz]) commercial, and Icc = 45mA + (1.5mA x [f 10MHz]) military.

2747 tbl 02

2747 tbl 03

## 5

#### **OPERATING CONDITIONS**

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

			Comr	nercial			Milit	ary and	Comme	ercial			
			IDT72 IDT72	DT72402L45   II DT72403L45   II		IDT72401L35 IDT72401L25 IDT72402L35 IDT72402L25 IDT72403L35 IDT72403L25 IDT72404L35 IDT72404L25		IDT72401L15 IDT72402L15 IDT72403L15 IDT72404L15		IDT72401L10 IDT72402L10 IDT72403L10 IDT72404L10			
Symbol	Parameters	Figure	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tsıн <sup>(1)</sup>	Shift in HIGH Time	2	9		9		11	_	11		11		ns
tsıL	Shift in LOW Time	2	11	_	17	_	24	_	25		30		ns
tips	Input Data Set-up	2	0		0	-	0	1	0		0		ns
tiDH	Input Data Hold Time	2	13	_	15		20	_	30		40	_	ns
tson <sup>(1)</sup>	Shift Out HIGH Time	5	9	_	9		11		11		11		ns
tsoL	Shift Out LOW Time	5	11		17	_	24		25		25		ns
tmrw	Master Reset Pulse	8	20		25		25		25		30		ns
tmrs	Master Reset Pulse to SI	8	10		10	_	10	-	25	<u> </u>	35	_	ns
tsia	Data Set-up to IR	4	3		3		5	_	5		5	_	ns
thir	Data Hold from IR	4	13		15	Ī	20	ı	30		30		ns
tsor(4)	Data Set-up to OR HIGH	7	0		0	_	0	_	0		0		ns

2747 tbl 05

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

			Comr	nercial			Milit	ary and	Comme	ercial			
			IDT72	0T72402L45   IC 0T72403L45   IC 0T72404L45   IC		IDT72401L35 IDT72401L25 IDT72402L35 IDT72402L25 IDT72403L35 IDT72403L25 IDT72404L35 IDT72404L25		IDT72401L15 IDT72402L15 IDT72403L15 IDT72404L15		IDT72401L10 IDT72402L10 IDT72403L10 IDT72404L10			
Symbol	Parameters	Figure	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tin	Shift In Rate	2		45		35	_	25	_	15		10	MHz
tiRL <sup>(1)</sup>	Shift In to Input Ready LOW	2	_	18		18		21		35		40	ns
tiRH <sup>(1)</sup>	Shift In to Input Ready HIGH	2	-	18	l	20	_	28		40	_	45	ns
tout	Shift Out Rate	5		45	-	35	_	25	-	15	_	10	MHz
torl(1)	Shift Out to Output Ready LOW	5		18		18	_	19	_	35	_	40	ns
torsH <sup>(1)</sup>	Shift Out to Output Ready HIGH	5		19		20		34		40		55	ns
todh	Output Data Hold (Previous Word)	5	5		5		5		5		5		ns
tons	Output Data Shift (Next Word)	5	-	19	_	20	_	34		40		55	ns
<b>t</b> PT	Data Throughput or "Fall-Through"	4, 7	-	30		34	_	40	_	65		65	ns
tmrorl	Master Reset to OR LOW	8	_	25	_	28	_	35	_	35		40	ns
tmrirh	Master Reset to IR HIGH	8	_	25	_	28	-	35	_	35	_	40	ns
tmra	Master Reset to Data Output LOW	8	_	20	_	20	_	25	_	35	_	40	ns
tooE <sup>(3)</sup>	Output Valid from OE LOW	9		12		15	_	20		30		35	ns
tHZOE <sup>(3,4)</sup>	Output High-Z from OE HIGH	9	_	12		12		15	_	25		30	ns
tiPH <sup>(2,4)</sup>	Input Ready Pulse HIGH	4	9		9		11	_	11		11		ns
topH <sup>(2,4)</sup>	Ouput Ready Pulse HIGH	7	9	_	9		11		11		11		ns

#### NOTES:

2747 thi ne


- Since the FIFO is a very high-speed device, care must be excercised in the design of the hardware and timing utilized within the design. Device grounding
  and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor
  supply decoupling and grounding. A monolithic ceramic capacitor of 0.1μF directly between Vcc and GND with very shortlead length is recommended.
- 2. This parameter applies to FIFOs communicating with each other in a cascaded mode. IDT FIFOs are guaranteed to cascade with other IDT FIFOs of like speed grades.
- 3. IDT72403 and IDT72404 only.
- 4. Guaranteed by design but not currently tested.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2747 tbl 0

#### **ALL INPUT PULSES:**






Figure 1. AC Test Load
\*Including scope and jig

#### SIGNAL DESCRIPTIONS

#### INPUTS:

#### DATA INPUT (D0-3, 4)

Data input lines. The IDT72401 and IDT72403 have a 4-bit data input. The IDT72402 and IDT72404 have a 5-bit data input.

#### **CONTROLS:**

#### SHIFT IN (SI)

Shift In controls the input of the data into the FIFO. When SI is HIGH, data can be written to the FIFO via the Do-3, 4 lines.

#### SHIFT OUT (SO)

Shift Out controls the output of data of the FIFO. When SO is HIGH, data can be read from the FIFO via the Data Output (Qo-3, 4) lines.

#### MASTER RESET (MR)

Master Reset clears the FIFO of any data stored within. Upon power up, the FIFO should be cleared with a Master Reset. Master Reset is active LOW.

#### INPUT READY (IR)

When Input Ready is HIGH, the FIFO is ready for new input data to be written to it. When IR is LOW the FIFO is unavailable for new input data. Input Ready is also used to cascade many FIFOs together, as shown in Figures 10 and 11 in the Applications section.

#### **OUTPUT READY (OR)**

When Output Ready is HIGH, the output (Qo-3, 4) contains valid data. When OR is LOW, the FIFO is unavailable for new output data. Output Ready is also used to cascade many FIFOs together, as shown in Figures 10 and 11.

#### **OUTPUT ENABLE (OE) (IDT72403 AND IDT72404 ONLY)**

Output enable is used to read FIFO data onto a bus. Output Enable is active LOW.

#### **OUTPUTS:**

### DATA OUTPUT (Q0-3, 4)

Data Output lines. The IDT72401 and IDT72403 have a 4-bit data output. The IDT72402 and IDT72404 have a 5-bit data output.

#### **FUNCTIONAL DESCRIPTION**

These 64 x 4 and 64 x 5 FIFOs are designed using a dual port RAM architecture as opposed to the traditional shift register approach. This FIFO architecture has a write pointer, a read pointer and control logic, which allow simultaneous read and write operations. The write pointer is incremented by the falling edge of the Shift In (SI) control; the read pointer is incremented by the falling edge of the Shift Out (SO). The Input Ready (IR) signals when the FIFO has an available memory location; Output Ready (OR) signals when there is valid data on the output. Output Enable  $(\overline{OE})$  provides the capability of three-stating the FIFO outputs.

#### **FIFO Reset**

The FIFO must be reset upon power up using the Master Reset ( $\overline{\text{MR}}$ ) signal. This causes the FIFO to enter an empty state, signified by Output Ready (OR) being LOW and Input Ready (IR) being HIGH. In this state, the data outputs (Qo-3, 4) will be LOW.

#### **Data Input**

Data is shifted in on the LOW-to-HIGH transition of Shift In (SI). This loads input data into the first word location of the FIFO and causes Input Ready to go LOW. On the HIGH-to-LOW transition of Shift In, the write pointer is moved to the next word position and Input Ready (IR) goes HIGH, indicating the readiness to accept new data. If the FIFO is full, Input Ready will remain LOW until a word of data is shifted out.

5.6

5

#### **Data Output**

Data is shifted out on the HIGH-to-LOW transition of Shift Out (SO). This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and Output Ready (OR) will go HIGH. If data is not present, Output Ready will stay LOW indicating the FIFO is empty. The last valid word read from the FIFO will remain at the FIFOs output when it is empty. When the FIFO is not empty, Output Ready (OR) goes LOW on the LOW-to-HIGH transition of Shift Out. Previous data remains on the output until the HIGH-to-LOW transition of Shift Out (SO).

#### Fall-Through Mode

The FIFO operates in a fall-through mode when data gets shifted into an empty FIFO. After a fall-through delay the data propagates to the output. When the data reaches the output, the Output Ready (OR) goes HIGH. Fall-through mode also occurs when the FIFO is completely full. When data is shifted out of the full FIFO, a location is available for new data. After a fall-through delay, the Input Ready goes HIGH. If Shift In is HIGH, the new data can be written to the FIFO.

Since these FIFOs are based on an internal dual-port RAM architecture with separate read and write pointers, the fall-through time (tPT) is one cycle long. A word may be written into the FIFO on a clock cycle and can be accessed on the next clock cycle.

#### **TIMING DIAGRAMS**





Figure 2. Input Timing




#### NOTES:

- 1. Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
- 2. Input Data is loaded into the first word.
- 3. Input Ready goes LOW indicating the first word is full.
- 4. The write pointer is incremented.
- The FIFO is ready for the next word.
- 6. If the FIFO is full then the Input Ready remains LOW.
- 7. Shift In pulses applied while Input Ready is LOW will be ignored (see Figure 4).

Figure 3. The Mechanism of Shifting Data Into the FIFO


## **TIMING DIAGRAMS (Continued)**



#### NOTES:

- 1. FIFO is initially full.
- 2. Shift Out pulse is applied.
- 3. Shift In is held HIGH.
- 4. As soon as Input Ready becomes HIGH the Input Data is loaded into the FIFO.
- 5. The write pointer is incremented. Shift In should not go LOW until (tpt + tlph).


Figure 4. Data is Shifted in Whenever Shift in and Input Ready are Both HIGH



#### NOTES:

- 1. This data is loaded consecutively A, B, C.
- 2. Data is shifted out when Shift Out makes a HIGH to LOW transition.

Figure 5. Output Timing




#### NOTES:

- 1. Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
- 2. Shift Out goes HIGH causing the next step.
- 3. Output Ready goes LOW.
- 4. The read pointer is incremented.
- 5. Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
- 6. If the FIFO has only one word loaded (A DATA) then Output Ready stays LOW and the A DATA remains unchanged at the outputs.
- 7. Shift Out pulses applied when Output Ready is LOW will be ignored.

Figure 6. The Mechanism of Shifting Data Out of the FIFO


## **TIMING DIAGRAMS (Continued)**



NOTE:

1. FIFO initially empty.


Figure 7. tpt and toph Specification



NOTE:

1. Worst case, FIFO initially full..

Figure 8. Master Reset Timing




NOTE:

1. High-Z transitions are referenced to the steady-state VoH -500mV and VoL +500mV levels on the output. thzoE is tested with 5pF load capacitance instead of 30pF as shown in Figure 1.

Figure 9. Output Enable Timing, IDT72403 and IDT72404 Only


#### **APPLICATIONS**



#### NOTE:

 FIFOs can be easily cascaded to any desired path. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.

Figure 10. 128 x 4 Depth Expansion




#### NOTES:

- 1. When the memory is empty, the last word will remain on the outputs until the Master Reset is strobed or a new data word falls through to the output. However, OR will remain LOW, indicating data at the output is not valid.
- 2. When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and stays LOW until the new data has appeared on the outputs. Anytime OR is HIGH, there is valid stable data on the outputs.
- 3. If SO is held HIGH while the memory is empty and a word is written into the input, that word will appear at the output after a fall-through time. OR will go HIGH for one internal cycle (at least torl) and then go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW.
- 4. When the Master Reset is brought Low, the outputs are cleared to LOW, IR goes HIGH and OR goes LOW. If SI is HIGH when the Master Reset goes HIGH, the data on the inputs will be written into the memory and IR will return to the LOW state until SI is brought LOW. If SI is LOW when the Master Reset is ended, IR will go HIGH, but the data in the inputs will not enter the memory until SI goes HIGH.
- 5. FIFOs are expandable on depth and width. However, in forming wider words, two external gates are required to generate composite Input and Output Ready flags. This is due to the variation of delays of the FIFOs.

Figure 11. 192 x 12 Depth and Width Expansion

#### ORDERING INFORMATION



## CMOS PARALLEL 64 x 5-BIT FIFO WITH FLAGS

IDT72413

#### **FEATURES:**

- · First-In/First-Out Dual-Port memory-45MHz
- 64 x 5 organization
- · Low-power consumption
  - Active: 200mW (typical)
- RAM-based internal structure allows for fast fall-through time
- Asynchronous and simultaneous read and write
- Expandable by bit width
- · Cascadable by word depth
- · Half-Full and Almost-Full/Empty status flags
- IDT72413 is pin and functionally compatible with the MMI67413
- High-speed data communications applications
- Bidirectional and rate buffer applications
- High-performance CMOS technology
- Available in plastic DIP, CERDIP and SOIC
- Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT72413 is a 64  $\times$  5, high-speed First-In/First-Out (FIFO) that loads and empties data on a first-in-first-out basis. It is expandable in bit width. All speed versions are cascadable in depth.


The FIFO has a Half-Full Flag, which signals when it has 32 or more words in memory. The Almost-Full/Empty Flag is active when there are 56 or more words in memory or when there are 8 or less words in memory.

The IDT72413 is pin and functionally compatible to the MMI67413. It operates at a shift rate of 45MHz. This makes it ideal for use in high-speed data buffering applications. The IDT72413 can be used as a rate buffer, between two digital systems of varying data rates, in high-speed tape drivers, hard disk controllers, data communications controllers and graphics controllers.

The IDT72413(is fabricated using IDTs high-performance CMOS process. This process maintains the speed and high output drive capability of TTL circuits in low-power CMOS.


Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

#### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology,Inc. FAST is a trademark of National Semiconductor, Inc.

#### PIN CONFIGURATION



CAL	PACITA	NCE	(TA = +25°C	f =	1 0MHz)
$\nabla \nabla \mathbf{I}$	70117	***	11A – TZJ U		1.01411 12/

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	5	pF
Соит	Output Capacitance	Vout = 0V	7	рF

**TOP VIEW** 

NOTE:

2748 tbl 02

- 1. This parameter is sampled and not 100% tested.
- 2. Characterized values, not currently listed.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Military Supply Voltage	4.5	5.0	5.5	٧
Vcc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
<b>V</b> ıн	Input High Voltage	2.0	_	_	٧
VIL <sup>(1)</sup>	Input Low Voltage		_	0.8	٧

2748 tbl 03

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	ů
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ŷ
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ô
lout	DC Output Current	50	50	mA

NOTE:

2748 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

NOTE: 1. 1.5V undershoots are allowed for 10ns once per cycle.

#### DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5.0V ± 10%, TA = 0°C to +70°C; Military: Vcc = 5.0V ± 10%, TA = -55°C to +125°C)

Symbol	Parameter	Test Conditi	ons		Min.	Max.	Unit
Vic <sup>(1)</sup>	Input Clamp Voltage					_	
hL	Low-Level Input Current	Vcc = Max., GND s	Vi≤ Vcc		-10	_	μА
liH	High-Level Input Current	Vcc = Max., GND ≤ Vi ≤ Vcc				10	μА
Vol	Low-Level Output Current	Vcc = Min. lot (Q	0-4) Mil.	12mA	_	0.4	V
			Com'l.	24mA			
-		Iol (IF	, OR) <sup>(2)</sup>	8mA			
		lol (H	F, AF/E)	8mA			
Vон	High-Level Output Current	Vcc = Min. IOH (C	20-4)	-4mA	2.4	_	V
		Iон (IF	R, OR)	-4mA			
		Іон (Н	F, AF/E)	-4mA			
los <sup>(3)</sup>	Output Short-Circuit Current	Vcc = Max. Vo = 0	iV		-20	-90	mA
lHZ	Off-State Output Current	Vcc = Max. Vo = 2	2.4V		_	20	μΑ
lız		Vcc = Max. Vo = 0.4V		<b>–</b> 20	_		
Icc <sup>(4)</sup>	Supply Current	Vcc = Max., OE=HIGH Mil.		_	70	mA	
		Inputs LOW, f=25M	Hz Com'l.			60	1

#### NOTES:

2748 tbl 04

- 1. FIFO is able to withstand a -1.5V undershoot for less than 10ns.
- 2. Care should be taken to minimize as much as possible the DC and capactive load on IR and OR when operating at frequencies above 25mHz.
- 3. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second. Guaranteed by design, but not currently tested.
- 4. For frequencies greater than 25MHz, Icc = 60mA + (1.5mA x [f 25MHz]) commercial and Icc = 70mA + (1.5mA x [f 25MHz]) military.

#### **OPERATING CONDITIONS**

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

			Mi	litary	Military & 0	Commercial	Comn	nercial	
			IDT72	113L45	IDT724	13L35	IDT72413L25		
Symbol	Parameters	Figure	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tsiH <sup>(1)</sup>	Shift in HIGH Time	2	9	_	9	_	16	_	ns
tsiL <sup>(1)</sup>	Shift in LOW TIme	2	11	_	17		20	_	ns
tids	Input Data Set-up	2	0		0		0	_	ns
tiDH	Input Data Hold Time	2	13	_	15	_	25	_	ns
tsoH <sup>(1)</sup>	Shift Out HIGH Time	5	9		9		16	_	ns
tsol	Shift Out LOW Time	5	11		17	_	20	_	ns
tmrw	Master Reset Pulse	8	20	_	30	_	35		ns
tmrs <sup>(3)</sup>	Master Reset Pulse to SI	8	20	_	35		35		ns

NOTE:

2748 tbl 05

<sup>1.</sup> Since the FIFO is a very high-speed device, care must be excercised in the design of the hardware and timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of 0.1 µF directly between VCC and GND with very short lead length is recommended.

### **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

			Military		Military & Commercial				
		ļ	IDT72413L45		IDT72413L35		IDT72413L25		1
Symbol	Parameters	Figure	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fin	Shift In Rate	2		45		35		25	MHz
tiRL <sup>(1)</sup>	Shift In ↑ to Input Ready LOW	2		18	<u>                                     </u>	18		28	ns
tiRH <sup>(1)</sup>	Shift In ↓ to Input Ready HIGH	2	_	18	-	20		25	ns
four	Shift Out Rate	5		45		35	_	25	MHz
torl <sup>(1)</sup>	Shift Out ↓ to Output Ready LOW	5		18	_	18	_	28	ns
torh <sup>(1)</sup>	Shift Out ↓ to Output Ready HIGH	5	_	19	_	20		25	ns
todh <sup>(1)</sup>	Output Data Hold Previous Word	5	5	_	5	_	5		ns
tods	Output Data Shift Next Word	5		19		20		20	ns
tPT	Data Throughput or "Fall-Through"	4, 7	_	25	_	28		40	ns
tMRORL	Master Reset ↓ to Output Ready LOW	8		25	_	28	_	30	ns
tmrinh <sup>(3)</sup>	Master Reset ↑ to Input Ready HIGH	8	_	25	_	28	_	30	ns
tmRIRL(2)	Master Reset ↓ to Input Ready LOW	8	_	25	-	28	_	30	ns
tMRQ	Master Reset ↓ to Outputs LOW	8	_	20	_	25	_	35	ns
tmRHF	Master Reset ↓ to Half-Full Flag	8		25	_	28		40	ns
tMRAFE	Master Reset ↓ to AF/E Flag	8	_	25	_	28	_	40	ns
tiPH <sup>(3)</sup>	Input Ready Pulse HIGH	4	5	_	5		5	_	ns
toph <sup>(3)</sup>	Ouput Ready Pulse HIGH	7	5	_	5	_	5	_	ns
tord(3)	Output Ready ↑ HIGH to Valid Data	5	_	5	_	5	_	7	ns
taeh	Shift Out ↑ to AF/E HIGH	9		28		28		40	ns
tael	Shift In ↑ to AF/E	9		28		28	_	40	ns
tAFL	Shift Out ↑ to AF/E LOW	10	_	28	_	28	_	40	ns
tafh	Shift In ↑ to AF/E HIGH	10	_	28		28	_	40	ns
tHFH	Shift In ↑ to HF HIGH	11		28	_	28	_	40	ns
tHFL	Shif Out ↑ to HF LOW	11		28	-	28	_	40	ns
tPHZ <sup>(3)</sup>	Output Disable Delay	12		12		12		15	ns
tPLZ <sup>(3)</sup>		12	_	12		12	_	15	
tPLZ <sup>(3)</sup>	Output Enable Delay	12		15	_	15	_	20	ns
tpHZ <sup>(3)</sup>		12		15	_	15		20	1

#### NOTES:

2748 tbl 06

<sup>1.</sup> Since the FIFO is a very high-speed device, care must be taken in the design of the hardware and the timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of 0.1µF directly between VCC and GND with very short lead length is recommended.


2. If the FIFO is full, (IR = HIGH), MR ↓ forces IR to go LOW, and MR ↑ causes IR to go HIGH.

<sup>3.</sup> Guaranteed by design but not currently tested.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V		
Input Rise/Fall Times	3ns		
Input Timing Reference Levels	1.5V		
Output Reference Levels	1.5V		
Output Load	See Figure 1		

2748 tbl



\*Including scope and jig

# RESISTOR VALUES FOR STANDARD TEST LOAD

İOL	R1	R2
24mA	200Ω	300Ω
12mA	390Ω	760Ω
8mA	600Ω	1200Ω

2748 th! 08

Figure 1. Output Load

#### **FUNCTIONAL DESCRIPTION:**

The IDT72413, 65 x 5 FIFO is designed using a dual-port RAM architecture as opposed to the traditional shift register approach. This FIFO architecture has a write pointer, a read pointer and control logic, which allow simultaneous read and write operations. The write pointer is incremented by the falling edge of the Shift In (SI) control; the read pointer is incremented by the falling edge of the Shift Out (SO). The Input Ready (IR) signals when the FIFO has an available memory location; Output Ready (OR) signals when there is valid data on the output. Output Enable  $(\overline{OE})$  provides the capability of three-stating the FIFO outputs.

#### FIFO RESET

The FIFO must be reset upon power up using the Master Reset ( $\overline{\text{MR}}$ ) signal. This causes the FIFO to enter an empty state signified by Output Ready (OR) being LOW and Input Ready (IR) being HIGH. In this state, the data outputs (Q0-4) will be LOW.

#### **DATA INPUT**

Data is shifted in on the LOW-to-HIGH transition of Shift In (SI). This loads input data into the first word location of the FIFO and causes the Input Ready to go LOW. On the HIGH-to-LOW transition of Shift In, the write pointer is moved to the next word position and Input Ready (IR) goes HIGH indicating the readiness to accept new data. If the FIFO is full, Input Ready will remain LOW until a word of data is shifted out.

#### **DATA OUTPUT**

Data is shifted out on the HIGH-to-LOW transition of Shift Out (SO). This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and Output Ready (OR) will go HIGH. If data is not present, Output Ready will stay LOW indicating the FIFO is empty. The last valid word read from the FIFO will remain at the FIFOs output when it is empty. When the FIFO is not empty Output Ready (OR) goes LOW on the LOW-to-HIGH transition of Shift Out.

#### **FALL-THROUGH MODE**

The FIFO operates in a Fall-Through Mode when data gets shifted into an empty FIFO. After the fall-through delay the data propagates to the output. When the data reaches the output, the Output Ready (OR) goes HIGH.

A Fall-Through Mode also occurs when the FIFO is completely full. When data is shifted out of the full FIFO a location is available for new data. After a fall-through delay, the Input Ready goes HIGH. If Shift In is HIGH, the new data can be written to the FIFO. The fall-through delay of a RAMbased FIFO (one clock cycle) is far less than the delay of a Shift register-based FIFO.

## 5

6

#### SIGNAL DESCRIPTIONS:

#### INPUTS:

#### DATA INPUT (D0-4)

Data input lines. The IDT72413 has a 5-bit data input.

## **CONTROLS:**

## SHIFT IN (SI)

Shift In controls the input of the data into the FIFO. When SI is HIGH, data can be written to the FIFO via the D0-4 lines. The data has to meet set-up and hold time requirements with respect to the rising edge of SI.

### SHIFT OUT (SO)

Shift Out controls the outputs data from the FIFO.

#### MASTER RESET (MR)

Master Reset clears the FIFO of any data stored within. Upon power up, the FIFO should be cleared with a Master Reset. Master Reset is active LOW.

#### HALF-FULL FLAG (HF)

Half-Full Flag signals when the FIFO has 32 or more words in it.

#### INPUT READY(IR)

When Input Ready is HIGH, the FIFO is ready for new input data to be written to it. When IR is LOW, the FIFO is unavailable for new input data, Input Ready is also used to cascade many FIFOs together, as shown in Figure 13 in the Applications section.

#### **OUTPUT READY (OR)**

When Output Ready is HIGH, the output (Qo-4) contains valid data. When OR is LOW, the FIFO is unavailable for new output data. Output Ready is also used to cascade many FIFOs together, as shown in Figure 13 in the Applications section.

## **OUTPUT ENABLE (OE)**

Output Enable is used to enable the FIFO outputs onto a bus. Output Enable is active LOW.

## ALMOST-FULL/EMPTY FLAG (AFE)

Almost-Full/Empty Flag signals when the FIFO is 7/8 full (56 or more words) or 1/8 from empty (8 or less words).

## **OUTPUTS:**

#### DATA OUTPUT (Q0-4)

Data output lines, three-state. The IDT72413 has a 5-bit output.

#### **TIMING DIAGRAMS**





Figure 2. Input Timing


## **TIMING DIAGRAMS (Continued)**



#### NOTES:

- Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
- 2. Input Data is loaded into the FIFO.
- 3. Input Ready goes LOW indicating the FIFO is unavailable for new data.
- 4. The write pointer is incremented.
- 5. The FIFO is ready for the next word.
- 6. If the FIFO is full, then the Input Ready remains LOW.
- 7. Shift in pulses applied while input Ready is LOW will be ignored (see Figure 4).

Figure 3. The Machanism of Shifting Data Into the FIFO



#### NOTES:


- 1. FIFO is initially full.
- 2. Shift Out pulse is applied.
- 3. Shift In is held HIGH.
- 4. As soon as Input Ready becomes HIGH the Input Data is loaded into the FIFO.
- 5. The write pointer is incremented. Shift In should not go LOW until (tPT + tIPH).

Figure 4. Data is Shifted in Whenever Shift in and input Ready are Both HIGH

5.7 7

## 5


## **TIMING DIAGRAMS (Continued)**



#### NOTES:

- 1. This data is loaded consecutively A, B, C.
- 2. Output data changes on the falling edge of SO after a valid Shift Out sequence, i.e., OR and SO are both high together.

Figure 5. Output Timing




#### NOTES:

- 1. Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
- 2. Shift Out goes HIGH causing the next step.
- 3. Output Ready goes LOW.
- 4. Read pointer is incremented.
- 5. Output Ready goes HIGH indicating that new data (B) will be available at the FIFO outputs after tono ns.
- 6. If the FIFO has only one word loaded (A DATA), Output Ready stays LOW and the A-DATA remains unchanged at the outputs.
- 7. Shift Out pulses applied when Output Ready is LOW will be ignored.

Figure 6. The Mechanism of Shifting Data Out of the FIFO


## **TIMING DIAGRAMS (Continued)**



#### NOTE:

1. FIFO initailly empty.

Figure 7. tpt and toph Specification




#### NOTE:

1. FIFO is partially full..

Figure 8. Master Reset Timing

## Ē


## **TIMING DIAGRAMS (Continued)**



NOTE:

1. FIFO contains 9 words (one more than Almost-Empty).


Figure 9. taeh and tael Specifications



NOTE:

1. FIFO contains 55 words (one short of Almost-Full).


Figure 10. tarh and tark Specifications



NOTE:

1. FIFO contains 31 words (one short of Half-Full).

Figure 11. thfL and thfH Specifications



NOTES:


2748 drw 14

- 1. Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.
- 2. Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.

Figure 12. Enable and Disable

5.7


## **APPLICATIONS**



#### NOTE:

1. FIFOs are expandable in width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This requirement is due to the different fall-through times of the FIFOs.


Figure 13. 64 x 15 FIFO with IDT72413



#### NOTE:


1. Cascading the FIFOs in word width is done by ANDing the IR and OR as shown in Figure 13.

Figure 14. Application for IDT72413 for Two Asynchronous Systems



FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the inherent timing
of the devices.
 Figure 15, 128 x 5 Depth Expansion

## ORDERING INFORMATION



2748 drw 18

# CMOS PARALLEL-SERIAL FIFO 2048 x 9, 4096 x 9

IDT72103 IDT72104

#### **FEATURES:**

- · 35ns parallel port access time, 45ns cycle time
- 50MHz serial input/output frequency
- Serial-to-parallel, parallel-to-serial, serial-to-serial, and parallel-to-parallel operations
- Expandable in both depth and width with no external components
- Flexishift™ Sets programmable serial word width from 4 bits to any width with no external components
- Multiple flags: Full, Almost-Full (Full-1/8), Full-Minus-One, Empty, Almost-Empty (Empty + 1/8), Empty-Plus One, and Half-Full
- Asynchronous and simultaneous read or write operations
- Dual-Port, zero fall-through time architecture
- · Retransmit capability in single-device mode
- Packaged in 40-pin ceramic and plastic DIP, 44-pin PLCC
- · Military product compliant to MIL-STD-883, Class B

#### **APPLICATIONS:**


- · High-speed data acquisition systems
- · Local area network (LAN) buffer
- High-speed modem data buffer
- Remote telemetry data buffer
- · FAX raster video data buffer
- Laser printer engine data buffer
- High-speed parallel bus-to-bus communications
- Magnetic media controllers
- Serial link buffer

#### **DESCRIPTION:**

The IDT72103/72104 are high-speed Parallel-Serial FIFOs to be used with high-performance systems for functions such as serial communications, laser printer engine control and local area networks.

A serial input, a serial output and two 9-bit parallel ports make four modes of data transfer possible: serial-to-parallel, parallel-to-serial, serial-to-serial, and parallel-to-parallel. The IDT72103/72104 are expandable in both depth and width for all of these operational configurations.

#### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**AUGUST 1993** 

## 5

## **DESCRIPTION (CONTINUED)**


The IDT72103/72104 may be configured to handle serial word widths of four or greater using IDT's unique Flexishift feature. Flexishift allows serial width and depth expansion without external components. For example, you may configure a 4K x 24 FIFO using three IDT72104s in a serial width expansion configuration.


Seven flags are provided to signal memory status of the FIFO. The flags are FF (Full), AF (7/8 full), FF-1 (Full-minusone), EF (Empty), AE (1/8 full), EF+1 (Empty-plus-one), and HF (Half-full).

Read  $(\overline{R})$  and Write  $(\overline{W})$  control pins are provided for asynchronous and simultaneous operations. An output enable  $(\overline{OE})$  control pin is available on the parallel output port for high-impedance control. The depth expansion control pins  $\overline{XO}$  and  $\overline{XI}$  are provided to allow cascading for deeper FIFOs.

The IDT72103/72104 are manufactured using IDT's CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883. Class B.

#### PIN CONFIGURATIONS





PLCC TOP VIEW

## **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +155	°C
lout	DC Output Current	50	50	mA

#### NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	10	pF
Соит	Output Capacitance	Vout = 0V	12	рF

#### NOTE:

1. This parameter is sampled and not 100% tested.

## 2753 tbl 02

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	<b> </b>
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0	_	1	٧
ViH	Input High Voltage Military	2.2	-	_	٧
VIL <sup>(1)</sup>	Input Low Voltage		_	0.8	٧

#### NOTE:

2753 tbl 01

1. 1.5V undershoots are allowed for 10ns once per cycle.

#### 2753 tbl 03

#### PIN DESCRIPTION

Symbol	Name	1/0	Description
Do-D8	Data Inputs Serial Input Word Width Select	1/0	In a parallel input configuration – data inputs for 9-bit wide data. In a serial input configuration – one of the nine output pins is used to select the serial input word width.
RS	Reset	_	When RS is set low, internal READ and WRITE pointers are set to the first location of the RAM array. EF, EF+1, AEF are all LOW after a reset, while FF, FF-1, HF are HIGH after a reset.
W	Write	-	A parallel word write cycle is initiated on the falling edge of $\overline{W}$ if the $\overline{FF}$ is high. When the FIFO is full, FF will go low inhibiting further write operations to prevent data overflow. In a serial input configuration, data bits are clocked into the input shift register and the write pointer does not advance until a full parallel word is assembled. One of the pins, Di, is connected to $\overline{W}$ and advances the write pointer every i-th serial input clock.
R	Read	-	A read cycle is initiated on the falling edge of R if the EF is HIGH. After all the data from the FIFO has been read EF will go LOW inhibiting further read operations. In a serial output configuration, a data word is read from memory into the output shift register. One of the pins, Qj, is connected to R and advances the read pointer every j-th serial output clock.
FL/RT	First Load/ Retransmit	1	This is a dual-purpose pin. In multiple-device mode, FL/RT is grounded to indicate the first device loaded.  In single-device mode, FL/RT acts as the retransmit input. Single-device mode is initiated by grounding the XI pin.
XI	Expansion In	ı	In single-device mode, XI is grounded. In depth expansion or daisy chain mode, XI is connected to the XO pin of the previous device.
ŌĒ	Output Enable	1	When $\overline{\text{OE}}$ is LOW, both parallel and serial outputs are enabled. When $\overline{\text{OE}}$ is HIGH, the parallel output buffers are placed in a high-impedance state.
Q0-Q8	Data Outputs / Serial Output Word Width Select	0	In a parallel output configuration - data outputs for 9-bit wide data. In a serial output configuration - one of nine output pins used to select the serial output word width.
FF	Full Flag	0	FF is asserted LOW when the FIFO is full and further write operations are inhibited. When the FF is HIGH, the FIFO is not full and data can be written into the FIFO.
FF-1	Full-1 Flag	0	FF-1 goes LOW when the FIFO memory array is one word away from being full. It will remain LOW when every memory location is filled.

## PIN DESCRIPTION (Continued)

Symbol	Name	I/O	Description
XO/HF	Expansion Out/ Half-Full Flag	0	HF is LOW when the FIFO is more than half-full in the single device or width expansion modes. The HF will remain LOW until the difference between the write and read pointers is less than or equal to one-half of the FIFO memory. In depth expansion mode, a pulse is written from XO to XI of the next device when the last location in the FIFO is filled. Another pulse is sent from XO to XI of the next device when the last FIFO location is read.
AEF	Almost-Empty/ Almost-Full Flag	0	When AEF is LOW, the FIFO is empty to 1/8 full or 7/8 full to completely full. If AEF is HIGH, then the FIFO is greater than 1/8 full, but less than 7/8 full.
EF+1	Empty+1 Flag	0	EF+ 1 is LOW when there is zero or one word word in the FIFO memory array.
EF	Empty Flag	0	EF goes LOW when the FIFO is empty and further read operations are inhibited. FF is HIGH when the FIFO is not empty and data reads are permitted.
SI	Serial Input		Data input for serial data.
so	Serial Output	0	Data output for serial data.
SICP	Serial Input Clock	Ī	This pin is the serial input clock. On the rising edge of the SICP signal, new serial data bits are read into the serial input shift register.
SOCP	Serial Output Clock	I	This pin is the serial output clock. On the rising edge of the SOCP signal, new serial data bits are read from the serial output shift register.
SIX	Serial Input Expansion	-	SIX controls the serial input expansion for word widths greater than 9 bits. In a serial input configuration, the SIX pin of the least significant device is tied HIGH. The SIX pin of all other devices is connected to the Ds pin of the previous device. In parallel input configurations or serial input configurations of 9 bits or less, SIX is tied HIGH.
SOX	Serial Output Expansion	I	SOX controls the serial output expansion for word widths greater than 9 bits. In a serial output configuration, the SOX pin of the least significant device is tied HIGH. The SOX pin of all other devices is connected to the Q8 pin of the previous device. In parallel output configurations or serial output configurations of 9 bits or less, SOX is tied HIGH.
Sī/PI	Serial/Parallel Input	I	When this pin is HIGH, the FIFO is in a parallel input configuration and accepts input data through Do-Da. When SI/PI is LOW, the FIFO is in a serial input configuration and data is input through SI.
SO/PO	Serial/Parallel Output	I	When this pin is HIGH, the FIFO is in a parallel output configuration and sends output data through Qo-Qa. When $\overline{\text{SO}}/\text{PO}$ is LOW the FIFO is in a serial output configuration and data is input through SO.
GND	Ground		One ground pin for the DIP package and five ground pins for the LCC/PLCC packages.
Vcc	Power		One + 5V power pin.

## DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		IDT72103/72104 Commercial tA = 35, 50ns		ID t				
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
lıL <sup>(1)</sup>	Input Leakage Current (Any Input)	<b>–1</b>	_	1	-10	_	10	μА
IOL <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10		10	μА
Vон	Output Logic "1" Voltage, IOUT = -2mA <sup>(4)</sup>	2.4	_	_	2.4	_	_	V
Vol	Output Logic "0" Voltage, IOUT = 8mA <sup>(5)</sup>	_	_	0.4	_	_	0.4	٧
ICC1 <sup>(3)</sup>	Average Vcc Power Supply Current	_	90	140	_	100	160	mA
Icc2 <sup>(3)</sup>	Average Standby Current $(\overline{R} = \overline{W} = \overline{RS} = \overline{FL/RT} = VIH)$ (SOCP = SICP = VIL)	_	8	12		12	25	mA
Icc3(L) <sup>(3,6)</sup>	Power Down Current			2	_	_	4	mA

NOTES:


1. Measurements with  $0.4 \le V_{IN} \le V_{CC}$ .

- $2. \ \overline{R} \geq V_{IH}, \, SOCP \leq V_{IL}, \, 0.4 \leq V_{OUT} \leq V_{CC}.$
- 3. Icc measurements are made with outputs open.
- For SO, lout = -8mA.
   For SO, lout =16mA.
- 6. SOCP = SICP ≤ 0.2V; other Inputs = Vcc -0.2V.

## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2753 tbl 07



2753 tbl 06

or equivalent circuit

Figure 1. Ouput Load

\*Including jig and scope capacitances

5.8 5

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $Ta = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $Ta = -55^{\circ}C$  to  $+125^{\circ}C$ )

`	Cial. VCC = 5.0V ± 10%, 1A = 0 C to +70 C, Mil		nercial		tary	Mil. and Com'l.			
		IDT72	103L35	IDT721	103L40	IDT72	103L50	1	
			104L35	IDT721	104L40	IDT72	104L50	J	Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
fs	Parallel Shift Frequency	_	22.2		20		15	MHz	_
fsocp	Serial-Out Shift Frequency		50		50		40	MHz	_
fsicp	Serial-In Shift Frequency		50		50		40	MHz	_
PARALL	EL-OUTPUT MODE TIMINGS							•	
tA	Access Time	T	35		40		50	ns	4
trr	Read Recovery Time	10		10		15		ns	4
trpw	Read Pulse Width	35	_	40		50		ns	4
trc	Read Cycle Time	45	_	50	_	65		ns	4
twLZ	Write Pulse LOW to Data Bus at Low-Z <sup>(1)</sup>	5	<u> </u>	5	_	15		ns	15
trlz	Read Pulse LOW to Data Bus at Low-Z <sup>(1)</sup>	5	_	5		10		ns	4
trhz	Read Pulse HIGH to Data Bus at High-Z <sup>(1)</sup>	T-	20	_	25		30	ns	4
tDV	Data Valid from Read Pulse HIGH	5	_	5		5		ns	4
PARALL	EL-INPUT MODE TIMINGS		-	<b>.</b>	·				<u>'</u>
tDS	Data Set-up Time	18	T -	.20		30	_	ns	3
tDH	Data Hold Time	0		0		5		ns	3
twc	Write Cycle Time	45		50		65		ns	3
twpw	Write Pulse Width	35		40		50		ns	3
twn	Write Recovery Time	10		10	_	15		ns	3
RESET 1	rimings		l			-			
tasc	Reset Cycle Time	45	_	50		65		ns	2,18
trs	Reset Pulse Width	35	_	40		50		ns	2,18
trss	Reset Set-up Time	35		40		50		ns	2,18
trsr	Reset Recovery Time	10		10		15		ns	2.17.18
	TO FLAG TIMINGS						L		<u> </u>
tRSF1	Reset to EF, AEF, and EF+1 LOW	T -	45		50	_	65	ns	2
tRSF2	Reset to HF, FF, and FF-1 LOW	1	45		50		65	ns	2
	O OUTPUT TIMINGS - SERIAL MODE ONLY	.1		<u> </u>					<u></u>
trsql	Reset Going LOW to Q0-8 LOW	20	_	20		35		ns	18
trsqh	Reset Going HIGH to Qo-8 HIGH	20		20		35		ns	18
trsdl	Reset Going LOW to Do-8 LOW	20	_	20		35		ns	17
	ISMIT TIMINGS				L		l	1	1
trtc	Retransmit Cycle Time	45		50		65		ns	5
trt	Retransmit Pulse Width	35		40		50		ns	5
trts	Retransmit Set-up Time	35		40	_	50		ns	5
trtr	Retransmit Recovery Time	10		10		15		ns	5
tRTF	Retransmit to Flags	<u> </u>	35		40	-	50	ns	5
	EL MODE FLAG TIMINGS					<u> </u>		1.10	L
tREF	Read LOW to EF LOW	1	30		35	_	45	ns	6
tRFF	Read HIGH to FF HIGH	+	30		35		45	ns	7
tre	Read HIGH to Transitioning HF, AEF and FF-1	+	45		50		65	ns	8,9,10
tRE	Read LOW to EF+1 LOW	+ = -	45	<del>-</del>	45		65	ns	11
tRPE	Read Pulse Width after EF HIGH	35		40		50		ns	15
twef	Write HIGH to EF HIGH		30		35		45	ns	6
twer	Write LOW to FF LOW	$+ \equiv$	30		35	<u> </u>	45	ns	7
twr	Write LOW to Fr LOW  Write LOW to Transitioning HF, AEF and FF-1	+=	45		50		65	ns	8,9,10
twe	Write HIGH to EF+1 HIGH	+	45	<u> </u>	50	<u> </u>	65		11
twe	Write Pulse Width after FF HIGH	35	40	40	30	50		ns	16
NOTE:	AAUTE 1 DIS AAIOTII SITEL L.L. LIQU	35		40		30	Щ	ns	1

Values guaranteed by design, not tested.

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

`		Commercial Military		Mil. and	d Com'l.				
. 1		IDT72103L35		IDT721	103L40	IDT72103L50			}
			IDT72104L35		104L40	IDT72	104L50		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
	EXPANSION MODE TIMINGS		,	Ţ					
txol	Read/Write to XO LOW		35		40		50	ns	13
txon	Read/Write to XO HIGH	_	35		40		50	ns	13
txı	XI Pulse Width	35		40		50		ns	14
txir	XI Recovery Time	10		10		10		ns	14
txis	XI Set-up Time	15	_	15	_	15	L —	ns	14
	INPUT MODE TIMINGS				r				·
ts2	Serial Data In Set-up Time to SICP Rising Edge	12		12		15		ns	19
tH2	Serial Data In Hold Time to SICP Rising Edge	0		0		0		ns	19
ts3	SIX Set-up Time to SICP Rising Edge	5		5		5		ns	19
ts4	W Set-up Time to SICP Rising Edge	5	_	5		5		ns	19
tH4	W Hold Time to SICP Rising Edge	7	_	7		7	_	ns	19
tsicw	Serial In Clock Width High/Low	8		8	<u> </u>	10		ns	19
tS5	SI/PI Set-up Time to SICP Rising Edge	35	_	40		50	_	ns	19
SERIAL-	OUTPUT MODE TIMINGS								
ts6	SO/PO Set-up Time to SOCP Rising Edge	35	_	40		50	-	ns	20
ts7	SOX Set-up Time to SOCP Rising Edge	5		5		5		ns	20
ts8	R Set-up Time to SOCP Rising Edge	5		5		5		ns	20
<b>t</b> H8	R Hold Time to SOCP Rising Edge	7	-	7	-	7	-	ns	20
tsocw	Serial Out Clock Width HIGH/LOW	8	_	8	_	10	-	ns	20
SERIAL	MODE RECOVERY TIMINGS								
<b>t</b> REFSO	Recovery Time SOCP after EF Goes HIGH	35	_	40	_	80	_	ns	22
tRFFSI	Recovery Time SICP after FF Goes HIGH	15		15		15		ns	23
SERIAL	MODE FLAG TIMINGS								·
tsocef	SOCP Rising Edge (Bit 0- Last Word) to EF LOW	_	20	_	25	_	25	ns	22
tsocff	SOCP Rising Edge (Bit 0- First Word) to FF HIGH	_	30		35		40	ns	24
tsocr	SOCP Rising Edge to FF-1, HF, AEF HIGH	_	30		35	_	40	ns	24,26
tsocr	SOCP Rising Edge to AEF, EF, EF+1 LOW		30	_	35	_	40	ns	22,26
tsicef	SICP Rising Edge (Last Bit-First Word) to EF HIGH	_	45	_	50	_	65	ns	21
tsicff	SICP Rising Edge (Bit 1-Last Word) to FF LOW		30	_	35	_	40	ns	23
tsicf	SICP Rising Edge to EF+1, AEF HIGH	_	45	-	50		65	ns	21,25
tsicf	SICP Rising Edge to FF-1, HF, AEF HIGH	_	45	_	50	_	65	ns	23,25
SERIAL-	INPUT MODE TIMINGS								
tPD1	SICP Rising Edge to D <sup>(1)</sup>	5	17	5	17	5	20	ns	17,19
SERIAL-	OUTPUT MODE TIMINGS							-	
tPD2	SOCP Rising Edge to Q <sup>(1)</sup>	5	17	5	17	5	20	ns	20
tsonz	SOCP Rising Edge to SO at High-Z <sup>(1)</sup>	5	16	5	16	. 5	16	ns	20
tsolz	SOCP Rising Edge to SO at Low-Z <sup>(1)</sup>	5	22	5	22	5	22	ns	20
tsopp	SOCP Rising Edge to Valid Data on SO	_	18	_	18	_	18	ns	20
OUTPUT	ENABLE/DISABLE TIMINGS		•	•				•	
		_			1.0		4.0	1	12
toehz	Output Enable to High-Z (Disable)(1)	· —	16		16	_	16	ns	1 12
toehz toelz	Output Enable to High-Z (Disable) <sup>(1)</sup> Output Enable to Low-Z (Enable) <sup>(1)</sup>	<u> </u>	16	5	16		<u> </u>	ns	12

NOTE:

<sup>1.</sup> Values guaranteed by design, not tested.

## E

8

## **GENERAL SIGNAL DESCRIPTION**

### INPUTS:

#### Data Inputs (Do-D8)

The parallel-in mode is selected by connecting the SI/PI pin to Vcc. Do-Da are the data input lines.

The serial-input mode is selected by grounding the  $\overline{SI}/PI$  pin. The Do-Da lines are control output pins used to program the serial word width.

#### Reset (RS)

Reset is accomplished whenever the  $\overline{\text{RS}}$  input is taken to a low state. Both internal read and write pointers are set to the first location during reset. A reset is required after power up before a write operation can take place. Both Read  $(\overline{\text{R}})$  and Write  $(\overline{\text{W}})$  inputs must be HIGH during reset.

#### Write (W)

A write cycle is initiated on the falling edge of  $\overline{W}$  provided the Full Flag ( $\overline{FF}$ ) is not asserted. Data set-up and hold times must be met with respect to the rising edge of  $\overline{W}$ . Data is stored in the RAM array sequentially and independently of any on going read operation.

When the FIFO is full, the FF will go LOW inhibiting further write operations to prevent data overflow. After a valid read operation is completed, the FF will go HIGH after tRFF allowing a valid write to begin.

#### Read (R)

A read cycle is initiated on the falling edge of  $\overline{R}$ , provided the  $\overline{EF}$  is not set. Data is accessed on a first-in/first out basis independent of any on going write operations. After  $\overline{R}$  goes HIGH, the Data Outputs (Qo-Qs) go to a high-impedance condition until the next read operation. When all the data has been read from the FIFO, the  $\overline{EF}$  will go LOW, and Qo-Qs will go to a high-impedance state inhibiting further read operations. After the completion of a valid write operation, the  $\overline{EF}$  will go HIGH after twef allowing a valid read to begin.

#### First Load/Retransmit (FL/RT)

In the depth-expansion mode, the FURT pin is grounded to indicate that it is the first device loaded. In the single-device mode, the FURT pin acts as the retransmit input. The single-device mode is initiated by grounding the Expansion-In (XI) pin.

The IDT72103/72104 can be made to retransmit data when the  $\overline{RT}$  input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. During retransmit,  $\overline{R}$  and  $\overline{W}$  must be set HIGH and the  $\overline{FF}$  will be affected depending on the relative locations of the read and write pointers. This feature is useful when less than 2048/4096 writes are performed between resets. The retransmit feature is not available in the depth expansion mode.

#### Expansion In $(\overline{XI})$

The  $\overline{XI}$  pin is grounded to indicate an operation in the the single-device mode. In the depth expansion or daisy-chain mode, the  $\overline{XI}$  pin is connected to the  $\overline{XO}$  pin of the previous device.

#### Output Enable (OE)

When  $\overline{OE}$  is HIGH, the parallel output buffers are tristated. When  $\overline{OE}$  is LOW, both parallel and serial outputs are enabled.

#### Serial Input (SI)

Serial data is read into the serial input register via the SI pin. In both depth and serial width expansion modes, the serial-input signals of the different FIFOs in the expansion array are connected together.

#### Serial Input Clock (SICP)

Serial data is read into the serial input register on the rising edge of the SICP signal. In both depth and serial width expansion modes, the SICP signals of the different FIFOs in the expansion array are connected together.

#### Serial Output Clock (SOCP)

New serial data bits are read from the serial output register on the rising edge of the SOCP signal. In both depth and serial width expansion modes, the SOCP signals of the different FIFOs in the expansion array are connected together.

## Serial Input Expansion (SIX)

The SIX pin is tied HIGH for single-device serial or parallel input operation. In a serial input configuration, the SIX pin of the least significant device is tied HIGH. The SIX pin of all other devices is connected to the D8 pin of the previous device.

## Serial Output Expansion (SOX)

The SOX pin is tied HIGH for single-device serial or parallel output operation. In a serial output configuration, the SOX pin of the least significant device is tied HIGH. The SOX pin of all other devices is connected to the Qs pin of the previous device.

#### Serial/Parallel Input (SI/PI)

The  $\overline{SI/PI}$  pin programs whether the IDT72103/72104 accepts parallel or serial data as input. When this pin is LOW, the FIFO expects serial data and the Do-D8 pins become output pins used to program the write signal and the serial input word width. For instance, connecting D8 to  $\overline{W}$  will program a serial word width of 9 bits; connecting D7 to  $\overline{W}$  will program a serial word width of 8 bits and so on.

#### Serial/Parallel Output (SO/PO)

The  $\overline{SO}/PO$  pin programs whether the IDT72103/72104 outputs parallel or serial data. When this pin is LOW, the FIFO expects serial data and the Qo-Qs pins output signals used to program the read signal and the serial output word width.

#### OUTPUTS:

## Data Outputs (Q0-Q8)

Data outputs for 9-bit wide data. These output lines are in a high-impedance condition whenever  $\overline{R}$  is in a high state. The serial output mode is selected by grounding the  $\overline{SO}/PO$  pin. The Qo-Qs lines are control pins used to program the serial word width.

#### Serial Output (SO)

Serial data is output on the SO pin. In both depth and serial width expansion modes the serial output signals of the different FIFOs in the expansion array are connected together. Following reset, SO is tristated until the first rising edge of the Serial Out Clock (SOCP) signal. Data is clocked out least significant bit first. In the serial width expansion mode, SO is tristated again after the ninth bit is output.

#### Full Flag (FF)

FF is asserted LOW when the FIFO is full. When the FIFO is full, the internal write pointer will not be incremented by any additional write pulses.

## Full Flag — Serial In Mode

When the FIFO is loaded serially, the Serial In Clock (SICP) asserts the FF. On the second rising edge of the SICP for the last word in the FIFO, the FF will assert LOW, and it will remain asserted until the next read operation. Note that when the FF is asserted, the last SICP for that word will have to be stretched as shown in Figure 23.

#### Full Flag - Parallel-In Mode

When the FIFO is in the Parallel-In mode, the falling edge of  $\overline{W}$  asserts the  $\overline{FF}$  (LOW). The  $\overline{FF}$  is then de-asserted (HIGH) by subsequent read operations - either serial or parallel.

#### Full-Minus — One Flag (FF-1)

The FF-1 flag is asserted low when the FIFO is one word away from being full. It will remain asserted when the FIFO is full

#### Expansion Out/Half-Full Flag (XO/HF)

In the single-device mode, the  $\overline{\text{XO/HF}}$  pin operates as a  $\overline{\text{HF}}$  pin when the  $\overline{\text{XI}}$  pin is grounded. After half of the memory is filled, the  $\overline{\text{HF}}$  will be set to LOW at the falling edge of the next write operation. It will remain set until the difference between the write pointer and read pointer is less than or equal to one-half of the FIFO total memory. The  $\overline{\text{HF}}$  is then reset by the rising edge of the read operation.

In the multiple-device mode, the  $\overline{\text{XI}}$  pin is connected to the  $\overline{\text{XO}}$  pin of the previous device. The  $\overline{\text{XO}}$  pin signals a pulse to the next device when the previous device reaches the best location of memory in the daisy chain configuration.

#### Almost-Empty or Almost-Full Flag (AEF)

The  $\overline{AEF}$  asserts LOW if there are 0-255 or 1793-2048 bytes in the IDT72103, 2K x 9 FIFO. The  $\overline{AEF}$  asserts LOW if there are 0-511 or 3585-4096 bytes in the IDT72104, 4K x 9 FIFO.

## Empty-Plus-One Flag (EF+1)

In the parallel-output mode, the  $\overline{EF+1}$  flag is asserted LOW when there is one word or less in the FIFO. It will remain LOW when the FIFO is empty.

In the serial-output mode, the EF+1 flag operates as an EF+2 flag. It goes LOW when the second to the last word is read from the RAM array and is ready to be shifted out.

### Empty Flag (EF) — Parallel-Out Mode

When the FIFO is in the parallel out mode and there is only one word in the FIFO, the falling edge of the  $\overline{R}$  line will cause the  $\overline{EF}$  line to be asserted LOW. This is shown in Figure 6. The  $\overline{EF}$  is then de-asserted HIGH by either the rising edge of  $\overline{W}$  or the rising edge of SICP, as shown in Figure 6.

#### Empty Flag — Serial-Out Mode

The use of the EF is important for proper serial-out operation when the FIFO is almost empty. The EF flag is asserted LOW after the first bit of the last word is shifted out. This is shown in Figure 22.

#### TABLE 1 — STATUS FLAGS

Num Words IDT72103	FF	FF-1	AEF	HF	(1) EF+1	EF	
0	0	Н	Н	L	Н	L	_
1	1	Н	Н	L	Н	L	Н
2-255	2-511	Н	Н	L	Н	Н	Н
256-1024	512-2048	Н	Н	Н	Н	Н	Н
1025-1792	2049-3584	Н	Н	Н	L	H	Н
1793-2046	3585-4094	Н	Н	L,	L	Н	H
2047	4095	·H	L	L	L	Н	Н
2048	4096	L	L	L	L	Н	Н

NOTE:

1. EF+1 acts as EF+2 in the serial out mode.

## **PARALLEL TIMINGS:**




Figure 2. Reset




Figure 3. Write Operation in Parallel Data In Mode

Figure 4. Read Operation in Parallel Data Out Mode






Figure 5. Retransmit



- 1. Data is valid on this edge.
- 2. The Empty Flag is asserted by R in the Parallel-Out mode and is specified by ther. The EF flag is deasserted by the rising edge of W.
- 3. First rising edge of Write after EF is set.

Figure 6. Empty Flag Timings in Parallel Out Mode



#### NOTE:

1. For the assertion time, twrF is used when data is written in the Parallel mode. The FF is de-asserted by the rising edge of R.

Figure 7. Full Flag Timings in Parallel-In Mode




Figure 8. Almost-Empty Flag Region

Figure 9. Almost-Full Flag Region




Figure 10. Half-Full and Full-minus-1 Flag Timings




Figure 11. Empty+1 Flag Timings




Figure 12. Output Enable Timings




Figure 13. Expansion-Out




Figure 14. Expansion-In




Figure 15. Read Data Flow-Through Mode





Figure 16. Write Data Flow-Through Mode


## **SERIAL TIMINGS:**



#### NOTE:

1. SICP should be in the steady LOW or HIGH during trass. The first LOW-HIGH (or HIGH-LOW) transition can begin after trass.


Figure 17. Reset Timings for Serial-In Mode



#### NOTE:

1. SOCP should be in the steady LOW or HIGH during tass. The first LOW-HIGH (or HIGH-LOW) transition can begin after tass.

Figure 18. Reset Timings for Serial-Out Mode



- 1. For the stand alone mode,  $n \ge 4$  and the input bits are numbered 0 to n-1.
- 2. For the recommended interconnections, Di is to be directly tied to W and the ts4 and tr4 requirements will be satisfied. For users that modify W externally, ts4 and tr4 requirements have to be met.
- 3. After SI/PI has been set up, it cannot be dynamically changed; it can only be changed after a reset operation.





Figure 19. Write Operation In Serial-In Mode

## NOTES:

- 1. After SO/PO has been set up, it cannot be dynamically changed; it can only be changed after a reset operation.
- 2. For single device: Read out the last bit after EF is asserted.
  - For Serial Width Expansion mode: Read out the last bit of the current memory location from the active device.
- 3. 'For single device: The operation starts after Reset.
  - For Serial Width Expansion mode: Read the first bit of the current memory location from the active device.


Figure 20. Read Operation In Serial-Out Mode

5.8



- 1. Parallel Read shown for reference only. Can also use serial output mode.
- 2. The Empty Flag is de-asserted after the N-1 rising edge of SICP of the first serial-in word. In the Serial-Out mode, a new read operation can begin trees after EF goes HIGH. In the Parallel-Out mode, a new read operation can occur immedately after FF goes HIGH.
- 3. The EF+1 Flag is de-asserted after the N-1 rising edge of SICP of the second serial-in word.


Figure 21. Empty Flag and Empty+1 Flag De-assertion in the Serial-In Mode



#### NOTES:

- 1. Parallel write shown for reference only. Can also use serial input mode.
- The Empty Flag (EF) is asserted in Serial-Out mode by using the tsocer parameter. This parameter is measured in the worst case condition from the
  rising edge of the SOCP used to clock data bit 0. Whenever EF goes LOW, there is only one word to be shifted out. In the Parallel-In mode, the EF
  flag is de-asserted by the rising edge of W. In the Serial-In mode, the EF flag is de-asserted by the rising edge of W.
- 3. First Write rising edge after EF is set.
- 4. Once EF has gone LOW and the last bit of the final word has been shifted out, SOCP should not be clocked until EF goes HIGH.


Figure 22. Empty Flag and Empty+1 Flag Assertion in the Serial-Out Mode (FIFO Being Emptied)



2753 drw 26

- 1. The Full Flag is asserted in the Serial-In mode by using the tsicff parameter. This parameter is measured in the worst case condition from the rising edge of SICP following a (tPD1+twff) delay from the first SICP rising edge of the last word.
- 2. First Read rising edge after FF is set.
- 3. After FF goes LOW and the last bit of the final word has been clocked in, SICP should not be clocked until FF goes HIGH.

Figure 23. Full Flag and Full-1 Flag Assertion in the Serial-In Mode (FIFO Being Filled)



#### NOTES:

- 1. The FIFO is full and a new read sequence is started.
- On the first rising edge of SOCP, the FF is de-asserted. In the Serial-In mode, a new write operation can begin following the FF, goes HIGH.
   In the Parallel-In mode, a new write operation can occur immediately after FF goes HIGH.
- 3. The FF-1 flag is de-asserted after the first SOCP of the second serial word.

Figure 24. Full Flag and Full-1 Flag De-assertion in the Serial-Out Mode




Figure 25. Half-Full, Almost-Full and Almost-Empty Timings for Serial-in Mode




Figure 26. Half-Full, Almost-Full and Almost-Empty Timings for Serial-Out Mode

#### OPERATING DESCRIPTION

## **PARALLEL OPERATING MODES:**

#### Parallel Data Input

By setting SI/PI HIGH, data is written into the FIFO in parallel through the Do-Ds input data lines.

#### **Parallel Data Output**

By setting  $\overline{SO/PO}$  HIGH, the parallel-out mode is chosen. In the parallel-out mode, as shown in Figure 4, data is available that the falling edge of  $\overline{R}$  and the output bus Q goes into high-impedance after  $\overline{R}$  goes HIGH.

Alternately, the user can access the FIFO by keeping  $\overline{R}$  LOW and enabling data on the bus by asserting  $\overline{OE}$ . When  $\overline{R}$  is LOW, the  $\overline{OE}$  is HIGH and the output bus is tri-stated. When  $\overline{R}$  is HIGH, the output bus is disabled irrespective of  $\overline{OE}$ . The enable and disable timings for  $\overline{OE}$  are shown in Figure 12.

### Single Device Mode

A single IDT172103/72104 may be used when application requirements are for 2048/4096 words or less. The IDT72103/72104 is in the Single Device Configuration when the Expansion In  $(\overline{XI})$  control input is grounded (See Figure 27). In this mode, the  $\overline{HF/XO}$  is used as a Half-Full flag.

#### Width Expansion Mode

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags can be detected from any one of the connected devices. Figure 28 demonstrates an 18-bit word width by using two IDT72103/72104s. Any word width can be attained by adding additional IDT72103/72104.




Figure 27. Block Diagram of Single 2048 x 9/4096 x 9 FIFO in Parallel Mode

## INPUT CONFIGURATION TABLE

	1 L		Serial Input						
	1			Width Expansion					
Pin	Parallel Input	Single Device	Least Significant Device	All Other Devices	Most Significant Device				
SI/PI	HIGH	LOW	LOW	LOW	LOW				
SI	HIGH or LOW	Input Data	Input Data	Input Data	Input Data				
SICP	HIGH or LOW	Input Clock	Input Clock	Input Clock	Input Clock				
SIX	HIGH	HIGH	HIGH	Da of next least significant device	Ds of next least significant device				
W	Write Control	Di	Di of most significant device	Di of most significant device	Di of most significant device				
Do-D8	Input Data	No connect except Di	No connect except D <sub>8</sub>	No connect except Ds	No connect except Di				
Di <sup>(1)</sup>		W			W of all devices				
Dв	_	_	SIX of next most significant device	SIX of next most significant device					

## NOTE:

2753 tbl 11

## **OUTPUT CONFIGURATION TABLE**

			Serial Output					
	[	Width Expansion						
Pin	Parallel Output	Single Device	Least Significant Device	All Other Devices	Most Significant Device			
SO/PO	HIGH	LOW	LOW	LOW	LOW			
so		Output Data	Output Data	Output Data	Output Data			
SOCP	HIGH or LOW	Output Clock	Output Clock	Output Clock	Output Clock			
SOX	HIGH	HIGH	HIGH	Qs of next least significant device	Qa of next least significant device			
R	Read Control	Qi	Qi of most significant device	Qi of most significant device	Qi of most significant device			
Q0-Q8	Output Data	No connect except Di	No connect except Q8	No connect except Qs	No connect except Qi			
Qi <sup>(1)</sup>	_	R	_	_	R of all devices			
Q8	_	_	SOX of next most significant device	SOX of next most significant device	_			

#### NOTE:

<sup>1.</sup> Di refers to the most significant bit of the serial word. If multiple devices are width cascaded, Di is the most significant bit from the most significant device.

<sup>1.</sup> Qi refers to the most significant bit of the serial word. If multiple devices are width cascaded, Qi is the most significant bit from the most significant device.




Figure 28. Block Diagram of 2048 x 18/4096 x 18 FIFO Memory Used in Width Expansion in Parallel Mode

## **TRUTH TABLES**

## TABLE 2: RESET AND RETRANSMIT ---SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION IN PARALLEL MODE

	Inputs <sup>(2)</sup>			Interna	Outputs			
Mode	RS FL		Χī	Read Pointer	Write Pointer	AEF, EF	FF	HF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	Х	Х	Х
Read/Write	1	1	0	Increment <sup>(1)</sup>	Increment <sup>(1)</sup>	X	Х	Х

## NOTES:

Pointer will increment if appropriate flag is HIGH.
 RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input.

<sup>1.</sup> Flag detection is accomplished by monitoring all the flag signals of either (any) device used in the width expansion configuration. Do not connect any flag signals together.


## 5

### Depth Expansion (Daisy Chain) Mode

The IDT72103/4 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 29 demonstrates Depth Expansion using three IDT72103/4s. Any memory depth can be attained by adding additional IDT72103/4s. The IDT72103/4 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load (FL) control input pin.

- 2. All other devices must have the FL pin in the high state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 29.
- External logic is needed to generate a composite
  Full Flag (FF) and Empty Flag (EF). This requires the
  OR-ing of all EFs and OR-ing of all FFs (i.e., all must be
  set to generate the correct composite FF or EF). See
  Figure 29.
- 5. The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion mode.



#### NOTE:


1. SI/PI and SO/PO pins are tied to Vcc.

Figure 29. Block Diagram of 6,144 x 9/12,288 x 9-FIFO Memory, Depth Expansion in Parallel Mode

#### **Bidirectional Mode**

Applications requiring data buffering between two systems (each system capable of Read and Write operations) can be

achieved by pairing IDT72103/4 as shown in Figure 30. Both Depth Expansion and Width Expansion may be used in this mode.




#### NOTE:

1. SI/PI and SO/PO pins are tied to Vcc.

Figure 30. Bidirectional FIFO Mode

#### **Compound Expansion Mode**

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 31).



#### NOTE:

- 1. SI/PI and SO/PO pins are tied to Vcc.
- 2. For depth expansion block see DEPTH EXPANSION Section and Figure 29.
- 3. For Flag Detection see WIDTH EXPANSION SECTION and Figure 28.

Figure 31. Compound FIFO Expansion

2753 tbl 14

## TABLE 3: RESET AND FIRST LOAD TRUTH TABLE — DEPTH EXPANSION/COMPOUND EXPANSION MODE

	Inputs <sup>(2)</sup>			Interna	al Status	Outputs	
Mode	RS	FC	ΧI	Read Pointer	Write Pointer	EF	FF
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1
Retransmit all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	Х	(1)	Х	Х	Х	X

NOTES:

1. XI is connected to XO of previous device.

2. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Ouput, FF = Full Flag Output, XI = Expansion Input.

#### SERIAL OPERATING MODES:

### Serial Data Input

The Serial Input mode is selected by grounding the SI/PI line. The Do-8 lines are then outputs which are used to program the width of the serial word. They are taps off a digital delay line which are meant for connection to the  $\overline{W}$  input. For instance, connecting D<sub>6</sub> to W will program a serial word width of 7 bits, connecting D7 to W will program a serial word width of 8 bits and so on.

By programming the serial word width, an economy of clock cycles is achieved. As an example, if the word width is 6 bits, then on every 6th clock cycle the serial data register is written in parallel into the FIFO RAM array. Thus, the possible clock cycles for an extra 3 bits of width in the RAM array are not required.

The SIX signal is used for Serial-In Expansion. When the serial word width is 9 or less, the SIX input must be tied HIGH. When more than 9 bits of serial word width is required, more than one device is required. The SIX input of the least significant device must be tied HIGH. The Ds pin of the least significant device must be tied to SIX of the next significant device. In other words, the SIX input of the most significant and intermediate devices must always be connected to the D8 of the next least significant device.

Figure 32 shows the relationship of the SIX, SICP and Do-8 lines. In the stand alone case (Figure 32), on the first LOW-to-HIGH of SICP, the D1-8 lines go LOW and the Do line remains HIGH. On the next SICP clock edge, the D1 goes HIGH, then D2 and so on. This continues until the D line, which is

connected to  $\overline{W}$ , goes HIGH. On the next clock cycle, after  $\overline{W}$ is HIGH, all of the D lines go LOW again and a new serial word input starts.

In the cascaded case, the first LOW-to-HIGH SICP clock edge for a serial word will cause all timed outputs (D) to go LOW except for Do of the least significant device. The D outputs of the least significant device will go high on consecutive clock cycles until Ds. When Ds goes HIGH, the SIX of the next device goes HIGH. On the next cycle after the SIX input is brought HIGH, the Do goes HIGH; then on the next cycle D1 and so on. A Di output from the most significant device is issued to create the  $\overline{W}$  for all cascaded devices.

The minimum serial word width is 4 bits and the maximum. is virtually unlimited.

When in the Serial mode, the Least Significant Bit of a serial stream is shifted in first. If the FIFO output is in the Parallel mode, the first serial bit will come out on Qo. The second bit shifted in is on Q1 and so on.

In the Serial Cascade mode, the serial input (SI) pins must be connected together. Each of the devices then receives serial information together and uses the SIX and Do-8 lines to determine whether to store it or not.

The example shown in Figure 34 shows the interconnections for a serializing FIFO that transfers data to the internal RAM in 16-bit quantities (i.e. every 16 SICP cycles). This corresponds to incrementing the write pointer every 16 SICP cycles.

Once  $\overline{W}$  goes HIGH with the last serial bit in, SICP should not be clocked again until FF goes HIGH.

## SINGLE DEVICE SERIAL INPUT CONFIGURATION




Figure 32. Serial-In Mode Where 8-Bit Parallel Output Data is Read




Figure 33. Serial-Input Circuitry

## SERIAL INPUT WIDTH EXPANSION





Figure 34. Serial-In Configuration for Serial-In to Parallel-Out Data of 16 bits

## SERIAL INPUT WITH DEPTH EXPANSION




#### NOTE:

1. All SI/PI pins are tied to GND and SO/PO pins are tied to Vcc. OE is tied LOW. For FF and EF connections see Figure 29.

Figure 35. An 8K x 8 Serial-In, Parallel-Out FIFO

5.8

## SERIAL INPUT WITH WIDTH AND DEPTH EXPANSION



#### NOTE:

1. All SI/PI pins are tied to GND. SO/PO pins are tied to Vcc. For FL/RT, FF and EF connections see Figure 29.

Figure 36. An 8K x 24 Serial-In, Parallel-Out FIFO Using Six IDT72104s

#### Serial Data Output

The Serial Output mode is selected by setting the  $\overline{SO}/PO$  line LOW. When in the Serial-Out mode, one of the Q1-8 lines should be used to control the  $\overline{R}$  signal. In the Serial-Out mode, the Q0-8 are taps off a digital delay line. By selecting one of these taps and connecting it to  $\overline{R}$ , the width of the serial word to be read and shifted is programmed. For instance, if the Q5 line is connected to the  $\overline{R}$  input, on every sixth clock cycle a new word is read from the FIFO RAM array and begins to be shifted out. The serial word is shifted out Least Significant Bit first. If the input mode of the FIFO is parallel, the information that was written into the D0 bit will come out as the first bit of the serial word. The second bit of the serial stream will be the D1 bit and so on.

In the stand alone case, the SOX line is tied HIGH and not used. On the first LOW-to-HIGH of the SOCP clock, all of the Q outputs except for Qo go LOW and a new serial word is started. On the next clock cycle, Q1 will go HIGH, Q2 on the next clock cycle and so on, as shown in Figure 37. This continues until the Q line, which is connected to  $\overline{\rm R}$ , goes HIGH at which point all of the Q lines go LOW on the next clock and a new word is started.


In the cascaded case, word width of more than 9 bits can be achieved by using more than one device. By tying the SOX line of the least significant device HIGH and the SOX of the subsequent devices to Qs of the previous device, a cascaded serial word is achieved. On the first LOW-to-HIGH clock edge of SOCP, all the Q lines go low except for Qo. Just as in the stand alone case, on each consecutive clock cycle, each Q line goes HIGH in the order of least to most significant. When Q8 (which is connected to the SOX input of the next device) goes HIGH, the Do of that device goes HIGH, thus cascading from one device to the next. The Q line of the most significant device, which programs the serial word width, is connected to all  $\overline{\rm R}$  inputs.

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is tri-stated, only the device which is currently shifting out is enabled and driving the 1-bit bus.

Figure 39 shows an example of the interconnections for a 16-bit serialized FIFO.

Once  $\overline{R}$  goes HIGH with the last serial bit out, SOCP should not be clocked again until  $\overline{EF}$  goes HIGH.

## SINGLE DEVICE SERIAL OUTPUT CONFIGURATION



#### NOTE:

Figure 37. Serial-Out Configuration

<sup>1.</sup> Input data is loaded in 8-bit quantities and read out serially.






Figure 38. Serial-Output Circuitry



1. The parallel Data In is tied to Do-8 of FIFO #1 and Do-6 of FIFO #2.

Figure 39. Serial-Output for 16-Bit Parallel Data In

## SERIAL OUTPUT WITH DEPTH EXPANSION




#### NOTE:

1. All SI/PI pins are tied to Vcc and SO/PO pins are tied to GND. OE is tied LOW. For FF and EF connections see Figure 17.

Figure 40. An 8K x 8 Parallel-In Serial-Out FIFO

## SERIAL IN AND SERIAL OUT WITH WIDTH AND DEPTH EXPANSION




#### NOTE:

1. All RS pins are connected together. All OE pins are connected LOW. All SI/PI and SO/PO pins are grounded.

Figure 41. 128K x 1 Serial-In Serial-Out FIFO

## **ORDERING INFORMATION**



2753 drw 45



# CMOS PARALLEL-TO-SERIAL FIFO 256 x 16, 512 x 16, 1024 x 16

IDT72105 IDT72115 IDT72125

### **FEATURES:**

- 25ns parallel port access time, 35ns cycle time
- · 45MHz serial output shift rate
- · Wide x16 organization offering easy expansion
- Low power consumption (50mA typical)
- Least/Most Significant Bit first read selected by asserting the FL/DIR pin
- Four memory status flags: Empty, Full, Half-Full, and Almost-Empty/Almost-Full
- · Dual-Port zero fall-through architecture
- Available in 28-pin 300 mil plastic DIP, 28-pin SOIC, and 32-pin PLCC

#### **DESCRIPTION:**

The IDT72105/72115/72125s are very high-speed, low-power, dedicated, parallel-to-serial FIFOs. These FIFOs possess a 16-bit parallel input port and a serial output port with 256, 512 and 1K word depths, respectively.

The ability to buffer wide word widths (x16) make these FIFOs ideal for laser printers, FAX machines, local area networks (LANs), video storage and disk/tape controller applications.


Expansion in width and depth can be achieved using multiple chips. IDT's unique serial expansion logic makes this possible using a minimum of pins.

The unique serial output port is driven by one data pin (SO) and one clock pin (SOCP). The Least Significant or Most Significant Bit can be read first by programming the DIR pin after a reset.

Monitoring the FIFO is eased by the availability of four status flags: Empty, Full, Half-Full and Almost-Empty/Almost-Full. The Full and Empty flags prevent any FIFO data overflow or underflow conditions. The Half-Full Flag is available in both single and expansion mode configurations. The Almost-Empty/Almost-Full Flag is available only in a single device mode.


The IDT72105/15/25 are fabricated using IDT's leading edge, submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of Mil-STD-883. Class B.

## **FUNCTIONAL BLOCK DIAGRAM**



COMMERCIAL TEMPERATURE RANGE

**AUGUST 1993** 



## PIN DESCRIPTIONS

Symbol	Name	1/0	Description
D0-D15	Inputs	ı	Data inputs for 16-bit wide data.
RS	Reset	_	When $\overline{\rm RS}$ is set low, internal READ and WRITE pointers are set to the first location of the RAM array. $\overline{\rm FF}$ and $\overline{\rm HF}$ go HIGH. $\overline{\rm EF}$ and $\overline{\rm AEF}$ go LOW. A reset is required before an initial WRITE after power-up. $\overline{\rm W}$ must be high during the $\overline{\rm RS}$ cycle. Also the First Load pin ( $\overline{\rm FL}$ ) is programmed only during Reset.
W	Write	_	A write cycle is initiated on the falling edge of WRITE if the Full Flag(FF) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation.
SOCP	Serial Output Clock	1	A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag (EF) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together.
FL/DIR	First Load/ Direction	I	This is a dual purpose input used in the width and depth expansion configurations. The First Load (FL) function is programmed only during Reset (RS) and a LOW on FL indicates the first device to be loaded with a byte of data. All other devices should be programmed HIGH. The Direction (DIR) pin controls shift direction after Reset and tells the device whether to read out the Least Significant or Most Significant bit first.
RSIX	Read Serial In Expansion	_	In the single device configuration, RSIX is set HIGH. In depth expansion or daisy chain expansion, RSIX is connected to RSOX (expansion out) of the previous device.
so	Serial Output	0	Serial data is output on the Serial Output (SO) pin. Data is clocked out LSB or MSB depending on the Direction pin programming. During Expansion the SO pins are tied together.
FF	Full Flag	0	When FF goes LOW, the device is full and further WRITE operations are inhibited. When FF is HIGH, the device is not full.
EF	Empty Flag	0	When $\overline{\text{EF}}$ goes LOW, the device is empty and further READ operations are inhibited. When $\overline{\text{EF}}$ is HIGH, the device is not empty.
HF	Half-Full Flag	0	When $\overline{HF}$ is LOW, the device is more than half-full. When $\overline{HF}$ is HIGH, the device is empty to half-full.
RSOXÆF	Read Serial Out Expansion Almost-Empty, Almost-Full Flag	0	This is a dual purpose output. In the single device configuration (RSIX HIGH), this is an AEF output pin. When AEF is LOW, the device is empty-to-(1/8 full -1) or (7/8 full +1)-to-full. When AEF is HIGH, the device is 1/8-full up to 7/8-full. In the Expansion configuration (RSOX connected to RSIX of the next device) a pulse is sent from RSOX to RSIX to coordinate the width, depth or daisy chain expansion.
Vcc	Power Supply		Single power supply of 5V.
GND	Ground		Single ground of 0V.

## STATUS FLAGS

Nu	mber of Words in Fl	FO				
IDT72105	IDT72105 IDT72115		) FF	AEF	HF	ĒĒ
0	0	0	Н	L	Н	L
1–31	1–63	1–127	Н	L	Н	Н
32-128	64–256	128–512	н	Н	Н	Н
129-224	257-448	513-896	Н	Н	L	Н
225-255	449–511	897-1023	Н	L	L	Н
256	512	1024	L	L	L	Н

#### 2665 tbl 02

2665 tbl 04

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to + 7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	55 to + 125	°C
lout	DC Output Current	50	mA

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0	_	_	٧
VIL <sup>(1)</sup>	Input Low Voltage	_	_	0.8	٧

#### NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

NOTE:

2665 tbl 03 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### DC ELECTRICAL CHARACTERISTICS

(Commercial Vcc =  $5.0V \pm 10\%$ , TA =  $0^{\circ}$ C to  $\pm 70^{\circ}$ C)

		IDT721			
Symbol	Parameter	Min.	Тур.	Max.	Unit
<sub> L</sub> (1)	Input Leakage Current (Any Input)	-1		1	μА
loL <sup>(2)</sup>	Output Leakage Current	-10		10	μА
Vон	Output Logic "1" Voltage IOUT = -2mA <sup>(5)</sup>	2.4	_	<del></del>	V
Vol	Output Logic "0" Voltage IOUT = 8mA(6)	_	_	0.4	V
Icc1 <sup>(3)</sup>	Power Supply Current		50	100	mA
ICC2 <sup>(3)</sup>	Average Standby Current $(\overline{W} = \overline{RS} = \overline{FL}/DIR = VIH)(SOCP = VIL)$	_	4	8	mA
ICC3 (3,4,7)	Power Down Current		1	6	mA

#### NOTES:

- 1. Measurements with  $0.4V \le Vin \le Vcc$ .
- 2. SOCP = VIL,  $0.4 \le VOUT \le VCC$ .
- Icc measurements are made with outputs open.
- $\overline{RS} = \overline{FL/D} = \overline{W} = Vcc 0.2V$ ; SOCP = 0.2V; all other inputs  $\geq Vcc 0.2$  or  $\leq 0.2V$ .
- For SO, lout = -4mA.
- 6. For SO, lout = 16mA.
- 7. Measurements are made after reset.

2665 tbl 05

5.9

# **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ )

			COM'L					
Symbol	Parameter	Figure	721	05L25 15L25 25L25 Max.	7211	5L50 5L50 5L50 Max.	Unit	
ts	Parallel Shift Frequency			28.5		15	MHz	
tsocp	Serial Shift Frequency	_		50		40	MHz	
	L INPUT TIMINGS							
twc	Write Cycle Time	2	35	_	65		ns	
twpw	Write Pulse Width	2	25		50		ns	
twn	Write Recovery Time	2	10	_	15		ns	
tos	Data Set-up Time	2	12	_	15	<del>-</del>	ns	
tDH	Data Hold Time	2	0	_	2		ns	
twer	Write High to EF HIGH	5, 6		35	_	45	ns	
twff	Write Low to FF LOW	4, 7		35	_	45	ns	
twF	Write Low to Transitioning HF, AEF	8		35	_	45	ns	
twpf	Write Pulse Width After FF HIGH	7	25	<del>-</del>	50	_	ns	
SERIAL C	UTPUT TIMINGS	<u> </u>						
tsocp	Serial Clock Cycle Time	3	20	_	25		ns	
tsocw	Serial Clock Width HIGH/LOW	3	8		10	_	ns	
tSOPD	SOCP Rising Edge to SO Valid Data	3	_	14		15	ns	
tsonz	SOCP Rising Edge to SO at High-Z <sup>(1)</sup>	3	3	14	3	15	ns	
tsolz	SOCP Rising Edge to SO at Low-Z <sup>(1)</sup>	3	3	14	3	15	ns	
tsocef	SOCP Rising Edge to EF LOW	5, 6		35	_	45	ns	
tsocff	SOCP Rising Edge to FF HIGH	4, 7		35		45	ns	
tsocr	SOCP Rising Edge to Transitioning HF, AEF	8	_	35	<del>-</del>	45	ns	
tREFSO	SOCP Delay After EF HIGH	6	35		65	_	ns	
RESET TI	MINGS							
trsc	Reset Cycle Time	1	35		65		ns	
trs	Reset Pulse Width	1	25	_	50		ns	
trss	Reset Set-up Time	1	25	_	50		ns	
trsr	Reset Recovery Time	1	10		15		ns	
EXPANSI	ON MODE TIMINGS							
tFLS	FL Set-up Time to RS Rising Edge	9	7		88		ns	
tFLH	FL Hold Time to RS Rising Edge	9	0		2		ns	
tDIRS	DIR Set-up Time to SOCP Rising Edge	9	10	_	12	_	ns	
tDIRH	DIR Hold Time from SOCP Rising Edge	9	5		5		ns	
tsoxD1	SOCP Rising Edge to RSOX Rising Edge	9		15		17	ns	
tsOXD2	SOCP Rising Edge to RSOX Falling Edge	9		15	_	17	ns	
tsixs	RSIX Set-up Time to SOCP Rising Edge	9	5	_	8	••••	ns	
tsixpw	RSIX Pulse Width	9	10		15		ns	

NOTE:

<sup>1.</sup> Values guaranteed by design.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure A

2665 tbl 07

#### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	10	pF
Соит	Output Capacitance	Vout = 0V	12	pF

NOTE:

2665 tbl 08

# 5V 1.1KΩ OUTPUT PIN 680Ω 30pF 2665 drw 03

or equivalent circuit

Figure A. Output Load

#### **FUNCTIONAL DESCRIPTION**

#### **Parallel Data Input**

The device must be reset before beginning operation so that all flags are set to their initial state. In width or depth expansion the First Load pin (FL) must be programmed to indicate the first device.

The data is written into the FIFO in parallel through the Do- 15 input data lines. A write cycle is initiated on the falling edge of the Write ( $\overline{W}$ ) signal provided the Full Flag ( $\overline{FF}$ ) is not asserted. If the  $\overline{W}$  signal changes from HIGH-to-LOW and the Full Flag ( $\overline{FF}$ ) is already set, the write line is internally inhibited internally from incrementing the write pointer and no write operation occurs.


Data set-up and hold times must be met with respect to the

rising edge of Write. On the rising edge of  $\overline{W}$ , the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.

#### **Serial Data Output**

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag ( $\overline{\text{EF}}$ ) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP.

The serial word is shifted out Least Significant Bit or Most Significant Bit first, depending on the FL/DIR level during operation. A LOW on DIR will cause the Least Significant Bit to be read out first. A HIGH on DIR will cause the Most Significant Bit to be read out first.




#### NOTES:

- 1. EF, FF, HF and AEF may change status during Reset, but flags will be valid at tasc.
- 2. SOCP should be in the steady LOW or HIGH during tRSS. The first LOW-HIGH (or HIGH-LOW) transition can begin after tRSR.

Figure 1. Reset

<sup>1.</sup> This parameter is sampled and not 100% tested.

<sup>\*</sup>Includes jig and scope capacitances.



1. In Single Device Mode, SO will not tri-state except after reset.

Figure 3. Read Operation






Figure 4. Full Flag from Last Write to First Read




Once EF has gone LOW and the last bit of the final word has been shifted out, SOCP should not be clocked until EF goes HIGH.

Figure 5. Empty Flag from Last Read to First Write



- NOTE:
- 1. Once EF has gone LOW and the last bit of the final word has been shifted out, SOCP should not be clocked until EF goes HIGH.
- 2. In Single Device Mode, SO will not tri-state except after Reset. It will retain the last valid data.

Figure 6. Empty Boundary Condition Timing



NOTE:

1. Single Device Mode will not tri-state but will retain the last valid data.

Figure 7. Full Boundary Condition Timing




Figure 8. Half-Full, Almost-Full and Almost-Empty Timings

5.9




Figure 9. Serial Read Expansion


#### **OPERATING CONFIGURATIONS**

#### Single Device Mode

The device must be reset before beginning operation so that all flags are set to location zero. In the standalone case, the RSIX line is tied HIGH and indicates single device operation to the device. The RSOX/AEF pin defaults to AEF and outputs the Almost-Empty and Almost-Full Flag.

#### Width Expansion Mode

In the cascaded case, word widths of more than 16 bits can be achieved by using more than one device. By tying the RSOX and RSIX pins together, as shown in Figure 11, and programming which is the Least Significant Device, a cascaded serial word is achieved. The Least Significant Device is programmed by a LOW on the FL/DIR pin during reset. All other devices should be programmed HIGH on the FL/DIR pin at reset.



5.9

		Inputs		Interna	l Status		Outputs	
Mode	RS	FL	DIR	Read Pointer	Write Pointer	ĀĒF, ĒF	ŦŦ	HF
Reset	0	Х	X	Location Zero	Location Zero	0	1	1
Read/Write	1	Х	0,1	Increment <sup>(1)</sup>	Increment <sup>(1)</sup>	Х	Х	Х

NOTE:

2665 tbl 09

Table 1. Reset and First Load Truth Table-Single Device Configuration

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1-bit bus. NOTE: After reset, the level on the FL/DIR pin decides if the Least Significant or Most Significant

Bit is read first out of each device.

The three flag outputs, Empty (EF), Half-Full (HF) and Full (FF), should be taken from the Most Significant Device (in the example, FIFO#2). The Almost-Empty/Almost-Full flag is not available. The RSOX pin is used for expansion.




Figure 11. Width Expansion for 32-bit Parallel Data In

2665 drw 14

#### Depth Expansion (Daisy Chain) Mode

The IDT72105/15/25 can easily be adapted to applications requiring greater than 1024 words. Figure 12 demonstrates Depth Expansion using three IDT72105/15/25s and an IDT74FCT138 Address Decoder. Any depth can be attained by adding additional devices. The Address Decoder is necessary to determine which FIFO is being written. A word of data must be written sequentially into each FIFO so that the data will be read in the correct sequence. The IDT72105/15/25 operates in the Depth Expansion Mode when the following conditions are met:

- The first device must be programmed by holding FL LOW at Reset. All other devices must be programmed by holding FL HIGH at reset.
- The Read Serial Out Expansion pin (RSOX) of each device must be tied to the Read Serial In Expansion pin (RSIX) of the next device (see Figure 12).

- External logic is needed to generate composite Empty, Half-Full and Full Flags. This requires the OR-ing of all EF, HF and FF Flags.
- The Almost-Empty and Almost-Full Flag is not available due to using the RSOX pin for expansion.

### Compound Expansion (Daisy Chain) Mode

The IDT72105/15/25 can be expanded in both depth and width as Figure 13 indicates:

- 1. The RSOX-to-RSIX expansion signals are wrapped around sequentially.
- 2. The write  $(\overline{W})$  signal is expanded in width.
- Flag signals are only taken from the Most Significant Devices.
- The Least Significant Device in the array must be programmed with a LOW on FL/DIR during reset.

<sup>1.</sup> Pointer will increment if appropriate flag is HIGH.




Figure 12. A 3K x 16 Parallel-to-Serial FIFO using the IDT72125

	Inputs			Interna	l Status	Outputs		
Mode	RS	FL	DIR	Read Pointer	Write Pointer	ĒF	HF, FF	
Reset-First Device	0	0	Х	Location Zero	Location Zero	0	1	
Reset All Other Devices	0	1	Х	Location Zero	Location Zero	0	1	
Read/Write	1	Х	0,1	Х	X	Х	Х	

NOTE:

1.  $\overline{RS}$  = Reset Input,  $\overline{FL}$ /FIR = First Load/Direction,  $\overline{EF}$  = Empty Flag Output,  $\overline{HF}$  = Half- Full Flag Output,  $\overline{FF}$  = Full Flag Output.

Table 2. Reset and First Load Truth Table-Width/Depth Compound Expansion Mode

5.9

2665 tbi 10





Figure 13. A 3K x 32 Parallel-to-Serial FIFO using the IDT72125

#### ORDERING INFORMATION





# CMOS PARALLEL-TO-SERIAL FIFO

2048 x 9 4096 x 9

IDT72131 IDT72141

#### **FEATURES:**

- 35ns parallel port access time, 45ns cycle time
- · 50MHz serial port shift rate
- Expandable in depth and width with no external components
- Programmable word lengths including 7-9, 16-18, 32-36 bit using Flexishift™ serial output without using any additional components
- Multiple status flags: Full, Almost-Full (1/8 from full), Half-Full, Almost Emoty (1/8 from emoty), and Empty
- Asynchronous and simultaneous read and write operations
- · Dual-Port zero fall-through architecture
- · Retransmit capability in single device mode
- Produced with high-performance, low power CMOS technology
- · Available in 28-pin ceramic and plastic DIP.
- Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT72131/72141 are high-speed, low power parallel-to-serial FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). The IDT72131/72141 can be configured with the IDTs serial-to-parallel FIFOs (IDT72132/72142) for bidirectional serial data buffering.


The FIFO has a 9-bit parallel input port and a serial output port. Wider and deeper parallel-to-serial data buffers can be built using multiple IDT72131/72141 chips. IDTs unique Flexishift serial expansion logic (SOX,  $\overline{\text{NR}}$ ) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including 8, 9, 16, and 32 bits. The IDT72131/141 can also be directly connected for depth expansion.


Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow conditions. The almost-full (7/8), half-full, and almost empty (1/8) flags signal memory utilization within the FIFO.

The IDT72131/72141 is fabricated using IDTs high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883. Class B.

#### **FUNCTIONAL BLOCK DIAGRAM**

#### PIN CONFIGURATION





The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

**AUGUST 1993** 

# **PIN DESCRIPTIONS**

Symbol	Name	1/0	Description
Do-D8	Inputs	1	Data inputs for 9-bit wide data.
RS	Reset	l	When RS is set LOW, internal READ and WRITE pointers are set to the first location of the RAM array. HF and FF go HIGH, and AEF and EF go LOW. A reset is required before an initial WRITE after power-up. W must be HIGH and SOCP must be LOW during RS cycle.
₩	Write	l	A write cycle is initiated on the falling edge of WRITE if the Full Flag (FF) is not set. Data set- up and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation.
SOCP	Serial Output Clock	1	A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag (EF) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together.
NR	Next Read	1	To program the Serial Out data word width , connect $\overline{NR}$ with one of the Data Set pins (Q4, Q6, Q7 and Q8). For example, $\overline{NR}$ - Q7 programs for a 8-bit Serial Out word width.
FL/RT	First Load/ Retransmit		This is a dual purpose input. In the single device configuration (XI grounded), activating retransmit (FL/RT-LOW) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. W must be high and SOCP must be low before setting FL/RT LOW. Retransmit is not compatible with depth expansion. In the depth expansion configuration, FL/RT grounded indicates the first activated device.
য়	Expansion In		In the single device configuration, $\overline{X}$ is grounded. In depth expansion or daisy chain expansion, $\overline{X}$ is connected to $\overline{XO}$ (expansion out) of the previous device.
SOX	Serial Output Expansion	_	In the Serial Output Expansion mode, the SOX pin of the least significant device is tied HIGH. The SOX pin of all other devices is connected to the Qa pin of the previous device. Data is then clocked out least significant bit first. For single device operation, SOX is tied HIGH.
SO	Serial Output	0	Serial data is output on the Serial Output (SO) pin. Data is clocked out Least Significant Bit first. In the Serial Width Expansion mode the SO pins are tied together and each SO pin is tristated at the end of the byte.
FF	Full Flag	0	When $\overline{FF}$ goes LOW, the device is full and further WRITE operations are inhibited. When $\overline{FF}$ is HIGH, the device is not full.
哥	Empty Flag	0	When EF goes LOW, the device is empty and further READ operations are inhibited. When EF is HIGH, the device is not empty. See the description on page 6 for more details.
ĀĒF	Almost-Empty/ Almost-Full Flag	0	When AEF is LOW, the device is empty to 1/8 full or 7/8 to completely full. When AEF is HIGH, the device is greater than 1/8 full, but less than 7/8 full.
XO/HF	Expansion Out/ Half-Full Flag	0	This is a dual-purpose output. In the single device configuration ( $\overline{XI}$ grounded), the device is more than half full when HF is LOW. In the depth expansion configuration ( $\overline{XO}$ connected to $\overline{XI}$ of the next device), a pulse is sent from $\overline{XO}$ to $\overline{XI}$ when the last location in the RAM array is filled.
Q4, Q6, Q7 and Q8	Data Set	0	The appropriate Data Set pin (Q4, Q6, Q7 and Q8) is connected to $\overline{NR}$ to program the Serial Out data word width. For example: Q6 - $\overline{NR}$ programs a 7-bit word width, Q8 - $\overline{NR}$ programs a 9-bit word width, etc.
Vcc	Power Supply		Single Power Supply of 5V.
GND	Ground		Single ground at 0V.

2751 tbl 01

# **STATUS FLAGS**

Number of Words in FIFO				
IDT72141	FF	ĀĒF	HF	EF
0	Н	L	Н	L
1-511	Н	L	Н	Н
512-2048	Н	Н	Ή	Н
2049-3584	Н	Н	L	Н
3585-4095	Н	L	L	Н
4096	L	L	L	Н
	1DT72141 0 1-511 512-2048 2049-3584 3585-4095	IDT72141 FF 0 H 1-511 H 512-2048 H 2049-3584 H 3585-4095 H	IDT72141         FF         AEF           0         H         L           1-511         H         L           512-2048         H         H           2049-3584         H         H           3585-4095         H         L	IDT72141         FF         AEF         HF           0         H         L         H           1-511         H         L         H           512-2048         H         H         H           2049-3584         H         H         L           3585-4095         H         L         L

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

#### NOTE:

2751 tbl 03 1. Stresses greater than those listed under ABSOLUTE MAXIMUM

RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vcc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage Commercial	2.0	_	_	٧
Vih	Input High Voltage Military	2.2		-	٧
VIL <sup>(1)</sup>	Input Low Voltage		_	0.8	٧

### NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

2751 tbl 04

# CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit	
CIN	Input Capacitance	VIN = 0V	10	pF	
Cout	Output Capacitance	Vout = 0V	12	рF	

#### NOTE:

1. This parameter is sampled and not 100% tested.

2751 tbl 05

# DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		L.	IDT72131/IDT72141 Commercial			IDT72131/IDT72141 Military			
Symbol	Parameter	Min.	Typ.	Max.	Min.	Тур.	Max.	Unit	
lıL <sup>(1)</sup>	Input Leakage Current (Any Input)	1	_	1	-10	_	10	μА	
IOL <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10	_	10	μА	
Vон	Output Logic "1" Voltage,	2.4	_	_	2.4	_	_	V	
Vol	Output Logic "0" Voltage		_	0.4	<del></del>	_	0.4	V	
ICC1 <sup>(3)</sup>	Power Supply Current	_	90	140		100	160	mA	
ICC2 <sup>(3)</sup>	Average Standby Current (W = RS = FL/RT = VIH) (SOCP = VIL)		8	12	_	12	25	mA	
ICC3(L) <sup>(3,4)</sup>	Power Down Current			2	_	T -	4	mA	

#### NOTES:

- 1. Measurements with 0.4 ≤ ViN ≤ Vcc.
- 2.  $SOCP \le VIL$ ,  $0.4 \le VOUT \le VCC$ .
- 3. Icc measurements are made with outputs open.
- RS = FL/RT = W = Vcc -0.2V; SOCP ≤ 0.2V; all other inputs ≥ Vcc -0.2V or ≤ 0.2V.

2751 tb1 06

# **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		Comm	nercial	Mil	itary	Mil. and	d Com'l.	
			131L35 141L35	IDT721 IDT721			131L50 141L50	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
ts	Parallel Shift Frequency	<b>-</b>	22.2		20	_	15	MHz
tsocp	Serial-Out Shift Frequency	† <u> </u>	50		50	_	40	MHz
PARALL	EL INPUT TIMINGS	· · · · · · · · · · · · · · · · · · ·		·			1	
tDS	Data Set-up Time	18		20	<u> </u>	30		ns
tDH	Data Hold Time	0		0		5 .		ns
twc	Write Cycle Time	45	T —	50		65		ns
twpw	Write Pulse Width	35		40	[	50		ns
twn	Write Recovery Time	10	_	10	_	15		ns
twer	Write High to EF HIGH	T -	30		35		45	ns
twff	Write Low to FF LOW		30		35	_	45	ns
twr	Write Low to Transitioning HF, AEF	T -	45	_	50		65	пѕ
twpf	Write Pulse Width After FF HIGH	35		40		50		ns
SERIAL	OUTPUT TIMINGS		-	·	•		<u> </u>	
tsonz	SOCP Rising Edge to SO at High-Z <sup>(1)</sup>	5	16	5	16	5	26	ns
tsolz	SOCP Rising Edge to SO at Low-Z <sup>(1)</sup>	5	22	5	22	5	22	ns
tsopd	SOCP Rising Edge to Valid Data on SO	_	18		18		18	ns
tsox	SOX Set-up Time to SOCP Rising Edge	5		5		5		ns
tsocw	Serial In Clock Width HIGH/LOW	8	<del></del>	8		10	<del> </del>	ns
tsocef	SOCP Rising Edge (Bit 0 - Last Word) to EF LOW	† <u> </u>	20		25		25	ns
tsocff	SOCP Rising Edge to FF HIGH	<del> </del>	30		35		40	ns
tsocr	SOCP Rising Edge to HF, AEF, HIGH	T	30		35		40	ns
tREFSO	Recovery Time SOCP After EF HIGH	35		40		50		ns
RESET 1		1						1 110
trsc	Reset Cycle Time	45		50	l	65		ns
trs	Reset Pulse Width	35		40		50		ns
trss	Reset Set-up Time	35		40		50		ns
trsr	Reset Recovery Time	10		10		15		ns
tRSF1	Reset to EF and AEF LOW	<del>                                     </del>	45	<u> </u>	50		65	ns
tRSF2	Reset to HF and FF HIGH	† <u> </u>	45		50		65	ns
trisqu	Reset to Q LOW	20		20		35		ns
trisqu	Reset to Q HIGH	20		20		35		ns
	ISMIT TIMINGS	1	L		L		L	1113
trtc	Retransmit Cycle Time	45	Γ_	50	Γ	65		ns
tRT	Retransmit Pulse Width	35		40	<del> </del>	50	<del> </del>	ns
trts	Retransmit Set-up Time	35		40		50	<del></del>	ns
tris	Retransmit Recovery Time	10	<del> </del>	10		15	<del></del>	ns
	EXPANSION MODE TIMINGS	1 10					· · · · · ·	1 113
txoL	Read/Write to XO LOW	Γ	35		40	Γ_	50	ns
txoH	Read/Write to XO HIGH		35		40	<del>                                     </del>	50	ns
txı	XI Pulse Width	35		40		50		ns
txiR	XI Recovery Time	10	<del>  _</del> -	10		10		ns
txis	XI Set-up Time	15	<u> </u>	15		15	<del></del>	ns
NOTE:	VI Oct ob tillio	13	<u> </u>	10			L	113

NOTE:

<sup>1.</sup> Guaranteed by design minimum times, not tested.

#### **AC TEST CONDITIONS**

GND to 3.0V
5ns
1.5V
1.5V
See Figure A

2751 tbl 08




Figure A. Ouput Load
\*Including jig and scope capacitances

#### **FUNCTIONAL DESCRIPTION**

### **Parallel Data Input**

The data is written into the FIFO in parallel through the Do-8 input data lines. A write cycle is initiated on the falling edge of the Write  $(\overline{W})$  signal provided the Full Flag  $(\overline{FF})$  is not asserted. If the  $\overline{W}$  signal changes from HIGH-to-LOW and the Full-Flag  $(\overline{FF})$  is already set, the write line is inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the rising edge of Write. The data is written to the RAM at the write pointer. On the rising edge of  $\overline{W}$ , the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.

### **Serial Data Output**

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag ( $\overline{EF}$ ) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP. NOTE: SOCP should not be clocked once the last bit of the last word has been clocked out. If it is, then two things will occur. One, the SO pin will go High-Z and two, SOCP will be out of sync with Next Read ( $\overline{NR}$ ).

The serial word is shifted out Least Significant Bit first, that is the first bit will be D0, then D1 and so on up to the serial word width. The serial word width must be programmed by connecting the appropriate Data Set line (Q4, Q6, Q7 or Q8) to the  $\overline{\text{NR}}$  input. The Data Set lines are taps off a digital delay line. Selecting one of these taps, programs the width of the serial word to be read and shifted out.




Figure 1. Reset




Figure 2. Write Operation




Figure 3. Read Operation

#### NOTES:

- 1. This timing applies to the Active Device in Width Expansion Mode.
- 2. This timing applies to Single Device Mode at Empty Boundary (EF = LOW) and the Next Active Device in Width Expansion Mode.






Figure 4. Full Flag from Last Write to First Read

2751 drw 07



1. Once EF has gone LOW and the last bit of the final word has been shifted out, SOCP should not be clocked until EF goes HIGH.

Figure 5. Empty Flag from Last Read to First Write



#### NOTE:

1. Once EF has gone LOW and the last bit of the final word has been shifted out, SOCP should not be clocked until EF goes HIGH.

Figure 6. Empty Boundary Condition Timing




Figure 7. Full Boundry Condition Timing





Figure 8. Half Full, Almost Full and Almost Empty Timings



NOTE:

1. EF, AEF, HF and FF may change status during Retransmit, but flags will be valid at tatc.

Figure 9. Retransmit




Figure 10. Expansion-Out




Figure 11. Expansion-In

# **OPERATING CONFIGURATIONS**

#### **Single Device Configuration**

In the standalone case, the SOX line is tied HIGH and not used. On the first LOW-to-HIGH of the SOCP clock, all of the

Data Set lines (Q4, Q6, Q7, Q8) go LOW and a new serial word is started. The Data Set lines then go HIGH on the equivalent SOCP clock pulse. This continues until the Q line connected to  $\overline{NR}$  goes HIGH completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SOCP.




Figure 12. Eight-Bit Word Single Device Configuration

#### **TRUTH TABLES**

# TABLE 1: RESET AND RETRANSMIT --

#### SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

	Inputs			interna		Outputs		
Mode	RS	FL/RT	XI	Read Pointer	Read Pointer Write Pointer		FF	HF
Reset	0	X	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	Х	Х	X
Read/Write	1	1	0	Increment <sup>(1)</sup>	Increment <sup>(1)</sup>	Х	Х	X

NOTE:

1. Pointer will increment if appropriate flag is HIGH.

# 5

#### Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SOX line of the least significant device HIGH and the SOX of the subsequent devices to the appropriate Data Set lines of the previous devices, a cascaded serial word is achieved.

On the first LOW-to-HIGH clock edge of SOCP, all lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to most significant. When the Data Set line which is

connected to the SOX input of the next device goes HIGH, the Do of that device goes HIGH, the cascading from one device to the next. The Data Set line of the most significant bit programs the serial word width by being connected to all NR inputs.

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1-bit-bus.




Figure 13. Width Wxpansion for 16-bit Parallel Data In. The Parallel Data In is tied to Do-8 of FIFO #1 and Do-6 of FIFO #2.

5.10

#### Depth Expansion (Daisy Chain) Mode

The IDT72131/41 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 14 demonstrates Depth Expansion using three IDT72131/41. Any depth can be attained by adding additional IDT72131/41 operates in the Depth Expansion configuration when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the HIGH state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device.
- 4. External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the OR-ing of all EFs and OR-ing of all FFs (i.e., all must be set to generate the correct composite FF or EF).
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion mode.




Figure 14. A 12K x 8 Parallel-In Serial-Out FIFO


# TABLE 2: RESET AND FIRST LOAD TRUTH TABLE — DEPTH EXPANSION/COMPOUND EXPANSION MODE

		Inputs		Internal Status		Ou_	utputs	
Mode	RS	FL	XI	Read Pointer	Write Pointer	EF	FF	
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Reset-All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	Х	(1)	Х	Х	X	Х	

1. XI is connected to XO of previous device.

<sup>2.</sup> RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Ouput, FF = Full Flag Output, XI = Expansion Input.

# **ORDERING INFORMATION**





# CMOS SERIAL-TO-PARALLEL FIFO 2048 x 9 4096 x 9

IDT72132 IDT72142

#### **FEATURES:**

- · 35ns parallel-port access time, 45ns cycle time
- 50MHz serial port shift rate
- Expandable in depth and width with no external components
- Programmable word lengths including 8, 9, 16-18, and 32-36 bit using Flexshift™ serial input without using any additional components
- Multiple status flags: Full, Almost-Full (1/8 from full), Half-Full, Almost Empty (1/8 from empty), and Empty
- Asynchronous and simultaneous read and write operations
- · Dual-Port zero fall-through architecture
- · Retransmit capability in single device mode
- Produced with high-performance, low-power CMOS technology
- Available in the 28-pin ceramic and plastic DIPs
- Military product compliant to MIL-STD-883, Class B

#### DESCRIPTION:

The IDT72132/72142 are high-speed, low-power serial-to-parallel FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). The IDT72132/72142 can be configured with the IDTs parallel-to-serial FIFOs (IDT72131/72141) for bidirectional serial data buffering.


The FIFO has a serial input port and a 9-bit parallel output port. Wider and deeper serial-to-parallel data buffers can be built using multiple IDT72132/72142 chips. IDTs unique Flexshift serial expansion logic (SIX,  $\overline{\text{NW}}$ ) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including 8, 9, 16, and 32 bits. The IDT72132/142 can also be directly connected for depth expansion.

Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow conditions. The Almost-Full (7/8), Half-Full, and Almost Empty (1/8) flags signal memory utilization within the FIFO.

The IDT72132/72142 is fabricated using IDTs high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

#### **FUNCTIONAL BLOCK DIAGRAM**

#### PIN CONFIGURATION



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

**AUGUST 1993** 

# **PIN DESCRIPTIONS**

Symbol	Name	1/0	Description
SI	Serial Input	1	Serial data is shifted in least significant bit first. In the serial cascade mode, the Serial Input (SI) pins are tied together and SIX plus D7, D8 determine which device stores the data.
RS	Reset	1	When RS is set LOW, internal READ and WRITE pointers are set to the first location of the RAM array. HF and FF go HIGH, and AEF, and EF go LOW. A reset is required before an initial WRITE after power-up. R must be HIGH during an RS cycle.
NW _	Next Write		To program the Serial In word width, connect NW with one of the Data Set pins (D7, D8).
SICP	Serial Input Clock	1	Serial data is read into the serial input register on the rising edge of SICP. In both Depth and Serial Word Width Expansion modes, all of the SICP pins are tied together.
R	Read	1	When READ is LOW, data can be read from the RAM array sequentially, independent of SICP. In order for READ to be active, EF must be HIGH. When the FIFO is empty (EF-LOW), the internal READ operation is blocked and Qo-Qa are in a high impedance condition.
FL/RT	First Load/ Retransmit	_	This is a dual-purpose input. In the single device configuration (XI grounded), activating retransmit (FL/RT-LOW) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. R must be HIGH and SICP must be LOW before setting FL/RT LOW. Retransmit is not possible in depth expansion. In the depth expansion configuration, FL/RT grounded indicates the first activated device.
য়া	Expansion In	1	In the single device configuration, $\overline{X}$ is grounded. In depth expansion or daisy chain expansion, $\overline{X}$ is connected to $\overline{XO}$ (expansion out) of the previous device.
SIX	Serial Input Expansion	1	In the Expansion mode, the SIX pin of the least significant device is tied HIGH. The SIX pin of all other devices is connected to the D7 or D8 pin of the previous device. For single device operation, SIX is tied HIGH.
ŌĒ	Output Enable	!	When $\overline{OE}$ is set LOW, the parallel output buffers receive data from the RAM array. When $\overline{OE}$ is set HIGH, parallel three state buffers inhibit data flow.
Q0-Q8	Output Data	0	Data outputs for 9-bit wide data.
FF	Full Flag	0	When FF goes LOW, the device is full and data must not be clocked by SICP. When FF is HIGH, the device is not full. See the diagram on page 7 for more details.
EF	Empty Flag	0	When EF goes LOW, the device is empty and further READ operations are inhibited. When EF is HIGH, the device is not empty.
AEF	Almost-Empty/ Almost-Full Flag	0	When AEF is LOW, the device is empty to 1/8 full or 7/8 to completely full. When AEF is HIGH, the device is greater than 1/8 full, but less than 7/8 full.
XO/HF	Expansion Out/ Half-Full Flag	0	This is a dual-purpose output. In the single device configuration (XI grounded), the device is more than half full when HF is LOW. In the depth expansion configuration (XO connected to XI of the next device), a pulse is sent from XO to XI when the last location in the RAM array is filled.
D7, D8	Data Set	0	The appropriate Data Set pin (D7, D8) is connected to $\overline{\text{NW}}$ to program the Serial In data word width. For example: D7 - $\overline{\text{NW}}$ programs a 8-bit word width, D8 - $\overline{\text{NW}}$ programs a 9-bit word width, etc.
Vcc	Power Supply		Single Power Supply of 5V.
GND	Ground		Three grounds at 0V.

2752 tbl 01

# STATUS FLAGS

Number of W	ords in FIFO				
IDT72132	IDT72142	FF	AEF	HF	EF
0	0	Н	L	Н	L
1-255	1-511	Н	L	Н	Н
256-1024	512-2048	H	Н	Н	Н
1025-1792	2049-3584	Н	Н	L	H
1793-2047	3585-4095	Н	L	L	Н
2048	4096	L	L	L	Н

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Іоит	DC Output Current	50	50	mA

# NOTE:

2752 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	10	pF
Соит	Output Capacitance	Vout = 0V	12	рF

#### NOTE:

1. This parameter is sampled and not 100% tested.

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vcc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	·V
VIH	Input High Voltage Commercial	2.0	_	_	٧
ViH	Input High Voltage Military	2.2	_		٧
VIL <sup>(1)</sup>	Input Low Voltage	_		0.8	٧

#### NOTE:

2752 tbl 04

1. 1.5V undershoots are allowed for 10ns once per cycle.

#### DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

2752 tbl 05

		IDT72132/IDT72142 Commercial			IDT			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
lıL <sup>(1)</sup>	Input Leakage Current (Any Input)	1	_	1	-10	_	10	μА
lol <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10	_	10	μА
Vон	Output Logic "1" Voltage, IOUT = -2mA	2.4	_	_	2.4	_	_	٧
Vol	Output Logic "0" Voltage,	_	_	0.4	_	_	0.4	٧
ICC1 <sup>(3)</sup>	Power Supply Current	_	90	140		100	160	mA
ICC2 <sup>(3)</sup>	Average Standby Current (R = RS = FL/RT = VIH) (SICP = VIL)	_	8	12	_	12	25	mA
ICC3(L) <sup>(3,4)</sup>	Power Down Current	_	-	2	_		4	mA

#### NOTES:

- Measurements with  $0.4 \le Vin \le Vcc$ .
- $R \le V_{IL}$ ,  $0.4 \le V_{OUT} \le V_{CC}$ .
- lcc measurements are made with outputs open.
   RS = FURT = R = Vcc -0.2V; SICP ≤ 0.2V; all other inputs ≥ Vcc -0.2V or ≤ 0.2V.

# **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )


(00	Ciai: VCC = 5.0V ± 10%, 1A = 0°C (0 +70°C; Milita		nercial		itary		l Com'l.	7
		<del></del>	132L35	IDT721			132L50	1
			142L35	IDT721			142L50	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
ts	Parallel Shift Frequency		22.2		20		15	MHz
tsicp	Serial-InShift Frequency		50		50		40	MHz
PARALL	EL OUTPUT TIMINGS							
tA	Access Time		35		40		50	ns
trr	Read Recovery Time	10		10		15		ns
trpw	Read Pulse Width	35		40		50		ns
trc	Read Cycle Time	45		50		65		ns
tRLZ	Read Pulse LOW to Data Bus at Low-Z <sup>(1)</sup>	5		5_		10		ns
trhz	Read Pulse HIGH to Data Bus at High-Z <sup>(1)</sup>	_	20	T —	25	I -	30	ns
tov	Data Valid from Read Pulse HIGH	5		5		5	_	ns
toehz	Output Enable to High-Z (Disable) <sup>(1)</sup>		15		15		15	ns
toelz	Output Enable to Low-Z (Enable) <sup>(1)</sup>	5		5	"	5	_	ns
taoe	Output Enable to Data Valid (Q0-8)	T -	20		20		22	ns
SERIAL	INPUT TIMINGS							
tsis	Serial Data in Set-Up Time to SICP Rising Edge	12	-	12	_	15	-	ns
tsıн	Serial Data in Hold Time to SICP Rising Edge	0		0		0		ns
tsıx	SIX Set-Up Time to SICP Rising Edge	5		5		5	_	ns
tsicw	Serial-In Clock Width HIGH/LOW	8		8	_	10		ns
FLAG TI								
tsicef	SICP Rising Edge (Last Bit - First Word) to EF HIGH		45	_	50	_	65	ns
tsicff	SICP Rising Edge (Bit 1 - Last Word) to FF LOW		30		35		40	ns
tsicF	SICP Rising Edge to HF, AEF		45		50	_	65	ns
trffsi	Recovery Time SICP After FF Goes HIGH	15		15		15		ns
tref	Read LOW to EF LOW		30		35	_	45	ns
tRFF	Read HIGH to FF HIGH		30		35		45	ns
trF	Read HIGH to Transitioning HF and AEF		45		50		65	ns
trpe	Read Pulse Width After EF HIGH	35	_	40		50	_	ns
RESET 1	TIMINGS							
trsc	Reset Cycle Time	45	I	50	_	65	_	ns
trs	Reset Pulse Width	35		40		50	_	ns
trss	Reset Set-up Time	35	_	40	_	50		ns
trsr	Reset Recovery Time	10	_	10	_	15	_	ns
tRSF1	Reset to EF and AEF LOW	_	45		50		65	ns
tRSF2	Reset to HF and FF HIGH		45		50		65	ns
trsdl	Reset to D LOW	20		20		35		ns
tpoi	SICP Rising Edge to D	5	17	5	17	5	20	ns
RETRAN	ISMIT TIMINGS							
trtc	Retransmit Cycle Time	45		50		65		ns
trt	Retransmit Pulse Width	35	l	40	_	50	_	ns
trts	Retransmit Set-up Time	35	_	40		50		ns
trtr	Retransmit Recovery Time	10		10		15		ns
DEPTH B	EXPANSION MODE TIMINGS							
tXOL	Read/Write to XO LOW		40		45		50	ns
txoн	Read/Write to XO HIGH		40		45		50	ns
txı	XI Pulse Width	35		40		50		ns
txir	XI Recovery Time	10		10		10		ns
txis	XI Set-up Time	16	-	15		15	_	ns
NOTE:								2752 tbl

<sup>1.</sup> Guaranteed by design minimum times, not tested

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure A

2752 tbl 08



or equivalent circuit

Figure A. Output Load
\*Includies jig and scope capacitances

#### **FUNCTIONAL DESCRIPTION**

#### Serial Data Input


The serial data is input on the SI pin. The data is clocked in on the rising edge of SICP providing the Full Flag ( $\overline{FF}$ ) is not asserted. If the Full Flag is asserted then the next parallel data word is inhibited from moving into the RAM array. NOTE: SICP should not be clocked once the last bit of the last word has been shifted in, as indicated by  $\overline{NW}$  HIGH and  $\overline{FF}$  LOW. If it is, then the input data will be lost.

The serial word is shifted in Least Significant Bit first. Thus, when the FIFO is read, the Least Significant Bit will come out on Qo and the second bit is on Q1 and so on. The serial word width must be programmed by connecting the appropriate Data Set line (D7, D8) to the  $\overline{\text{NW}}$  input. The data set lines are taps off a digital delay line. Selecting one of these taps programs the width of the serial word to be written in.

#### Parallel Data Output

A read cycle is initiated on the falling edge of Read  $(\overline{R})$  provided the Empty Flag is not set. The output data is accessed on a first-in/first-out basis, independent of the ongoing write operations. The data is available that after the falling edge of  $\overline{R}$  and the output bus Q goes into high impedance after  $\overline{R}$  goes HIGH.

Alternately, the user can access the FIFO by keeping  $\overline{R}$  LOW and enabling data on the bus by asserting Output Enable  $(\overline{OE})$ . When  $\overline{R}$  is LOW, the  $\overline{OE}$  signal enables data on the output bus. When  $\overline{R}$  is LOW and  $\overline{OE}$  is HIGH, the output bus is three-stated. When  $\overline{R}$  is HIGH, the output bus is disabled irrespective of  $\overline{OE}$ .



#### NOTE:

1. Input bits are numbered 0 to n-1. D7 and D8 correspond to n=8 and n=9 respectively

Figure 1. Reset




Figure 2. Write Operation

#### NOTE:

1. Input bits are numbered 0 to n-1.




Figure 3. Read Operation





Figure 4. Output Enable Timings



1. After FF goes LOW and the last bit of the final word has been clocked in, SICP should not be clocked until FF goes HIGH.

Figure 5. Full Flag from Last Write to First Read




Figure 6. Empty Flag from Last Read to First Write





Figure 7. Empty Boundry Condition Timing

5.11 7



1. After FF goes LOW and the last bit of the final word has been clocked in, SICP should not be clocked until FF goes HIGH.

2752 drw 11

Figure 8. Full Boundry Condition Timing





Figure 9. Half Full, Almost Full and Almost Empty Timings



NOTE:
1. EF, AEF, HF and FF may change status during Retransmit, but flags will be valid at tatc.

Figure 10. Retransmit

2752 drw 13

5.11




Figure 11. Expansion-Out




Figure 12. Expansion-In

#### **OPERATING CONFIGURATIONS**

#### Single Device Configuration

In the standalone case, the SIX line is tied HIGH and not used. On the first LOW-to-HIGH of the SICP clock, both of the

Data Set lines (D7, D8) go LOW and a new serial word is started. The Data Set lines then go HIGH on the equivalent SICP clock pulse. This continues until the D line connected to NW goes HIGH completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SICP.




Figure 13. Nine-Bit Word Single Device Configuration

## **TRUTH TABLES**

#### TABLE 1: RESET AND RETRANSMIT

### SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

	Inputs			Inputs Internal Status			Outputs			
Mode	RS	FL/RT	Χī	Read Pointer	Write Pointer	AEF, EF	FF	HF		
Reset	0	X	0	Location Zero	Location Zero	0	1	1		
Retransmit	1	0	0	Location Zero	Unchanged	х	Х	Х		
Read/Write	1	1	0	Increment <sup>(1)</sup>	Increment <sup>(1)</sup>	Х	Х	х		

NOTE:
1. Pointer will increment if appropriate flag is HIGH.

#### Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SIX line of the least significant device HIGH and the SIX of the subsequent devices to the appropriate Data Set lines of the

previous devices, a cascaded serial word is achieved.

On the first LOW-to-HIGH clock edge of SICP, both the Data Set lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to most significant.




Figure 14. Serial-In to Parallel-Out Data of 16 Bits

### Depth Expansion (Daisy Chain) Mode

The IDT72132/42 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 15 demonstrates Depth Expansion using three IDT72132/42. Any depth can be attained by adding additional IDT72132/42 operates in the Depth Expansion configuration when the following conditions are met:

- 1. The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the high state.
- 3. The Expansion Out (XO) pin and Expansion In (XI) pin of each device must be tied together.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the OR-ing of all EFs and OR-ing of all FFs (i.e., all must be set to generate the correct composite (FF) or (EF).
- 5. The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion mode.




Figure 15. An 8K x 8 Serial-In Parallel-Out FIFO

# TABLE 2: RESET AND FIRST LOAD TRUTH TABLE — DEPTH EXPANSION/COMPOUND EXPANSION MODE

Mode	Inputs			Internal Status		Outputs	
	RS	FL/RT	Χï	Read Pointer	Write Pointer	EF	FF
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	X	(1)	X	Х	Х	Х

NOTES:

1.  $\overline{\text{XI}}$  is connected to  $\overline{\text{XO}}$  of the previous device.

2. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input.

5.11

### SERIAL INPUT WITH WIDTH AND DEPTH EXPANSION





Figure 16. An 8K x 24 Serial-In, Parallel-Out FIFO Using Six IDT72142s

#### ORDERING INFORMATION





CMOS SyncFIFO™ 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8 IDT72420 IDT72200 IDT72210 IDT72220 IDT72230 IDT72240

#### **FEATURES:**

- 64 x 8-bit organization (IDT72420)
- · 256 x 8-bit organization (IDT72200)
- 512 x 8-bit organization (IDT72210)
- 1024 x 8-bit organization (IDT72220)
- 2048 x 8-bit organization (IDT72230)
- 4096 x 8-bit organization (IDT72240)
- 12 ns read/write cycle time (IDT72420/72200/72210)
- 15 ns read/write cycle time (IDT72220/72230/72240)
- Read and write clocks can be asynchronous or coincidental
- · Dual-Ported zero fall-through time architecture
- · Empty and Full flags signal FIFO status
- Almost-empty and almost-full flags set to Empty+7 and Full-7, respectively
- Output enable puts output data bus in high-impedance state
- Produced with advanced submicron CMOS technology
- Available in 28-pin 300 mil plastic DIP and 300 mil ceramic DIP
- For surface mount product please see the IDT72421/ 72201/72211/72221/72231/72241 data sheet
- · Military product compliant to MIL-STD-883, Class B

### **DESCRIPTION:**


The IDT72420/72200/72210/72220/72230/72240

SyncFIFO™ are very high-speed, low-power First-In, First-Out (FIFO) memories with clocked read and write controls. The IDT72420/72200/72210/72220/72230/72240 have a 64, 256, 512, 1024, 2048, and 4096 x 8-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs, such as graphics, Local Area Networks (LANs), and interprocessor communication.

These FIFOs have 8-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a write enable pin ( $\overline{WEN}$ ). Data is written into the Synchronous FIFO on every clock when  $\overline{WEN}$  is asserted. The output port is controlled by another clock pin (RCLK) and a read enable pin ( $\overline{REN}$ ). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin ( $\overline{OE}$ ) is provided on the read port for three-state control of the output.

These Synchronous FIFOs have two end-point flags, Empty (EF) and Full (FF). Two partial flags, Almost-Empty (AE) and Almost-Full (AF), are provided for improved system control. The partial (AE) flags are set to Empty+7 and Full-7 for AE and AF respectively.


The IDT72420/72200/72210/72220/72230/72240 are fabricated using IDT's high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.



**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**AUGUST 1993** 

## **PIN CONFIGURATION**



## PIN DESCRIPTIONS

Symbol	Name	I/O	Description
Do - D7	Data Inputs		Data inputs for a 8-bit bus.
RS	Reset	1	When $\overline{\text{RS}}$ is set LOW, internal read and write pointers are set to the first location of the RAM array, $\overline{\text{FF}}$ and $\overline{\text{AF}}$ go HIGH, and $\overline{\text{AE}}$ and $\overline{\text{EF}}$ go LOW. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock		Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when WEN is asserted.
WEN	Write Enable	Ī	When WEN is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. Data will not be written into the FIFO if the FF is LOW.
Q0 - Q7	Data Outputs	0	Data outputs for a 8-bit bus.
RCLK	Read Clock		Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when REN is asserted.
REN	Read Enable	1	When REN is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK.  Data will not be read from the FIFO if the EF is LOW.
ŌĒ	Output Enable	1	When $\overline{OE}$ is LOW, the data output bus is active. If $\overline{OE}$ is HIGH, the output data bus will be in a high-impedance state.
EF	Empty Flag	0	When $\overline{\text{EF}}$ is LOW, the FIFO is empty and further data reads from the output are inhibited. When $\overline{\text{EF}}$ is HIGH, the FIFO is not empty. $\overline{\text{EF}}$ is synchronized to RCLK.
ĀĒ	Almost-Empty Flag	0	When $\overline{AE}$ is LOW, the FIFO is almost empty based on the offset Empty+7. $\overline{AE}$ is synchronized to RCLK.
ĀF	Almost-Full Flag	0	When $\overline{AF}$ is LOW, the FIFO is almost full based on the offset Full-7. $\overline{AF}$ is synchronized to WCLK.
FF	Full Flag	0	When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to WCLK.
Vcc	Power	П	One +5 volt power supply pin.
GND	Ground		One 0 volt ground pin.

2680 tbl 01

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to + 7.0	-0.5 to + 7.0	٧
TA	Operating Temperature	0 to + 70	-55 to + 125	°C
TBIAS	Temperature Under Bias	-55 to + 125	-65 to + 135	°C
Tstg	Storage Temperature	-55 to + 125	-65 to + 135	°C
lout	DC Output Current	50	50	mA

#### NOTE:

2680 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage Commercial	2.0			٧
ViH	Input High Voltage Military	2.2	_	_	٧
VIL	Input Low Voltage Commercial & Military	_	_	0.8	V

2680 tbl 03

2680 tbl 04

## **CAPACITANCE** (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN (2)	Input Capacitance	VIN = OV	10	pF
Cout(1, 2)	Output Capacitance	Vout = 0V	10	pF

- NOTES:
- 1. With output deselected. (OE = HIGH)
- 2. Characterized values, not currently tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V + 10% Ta = 0°C to +70°C: Military: Vcc = 5V + 10% Ta = -55°C to +125°C)

Symbol	Parameter		IDT72420 IDT72200 IDT72210 Commercia 2, 15, 20, 25, Typ.	al	tcLK : Min.	Units		
ILI <sup>(1)</sup>	Input Leakage Current (any input)	-1		1	-10		10	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10		10	-10	_	10	μА
Vон	Output Logic "1" Voltage, loн = -2 mA	2.4			2.4	_	_	V
Vol	Output Logic "0" Voltage, IOL = 8 mA	_		0.4	_		0.4	٧
ICC1 <sup>(3)</sup>	Active Power Supply Current			140			160	mA

2680 tbl 05

Symbol	Parameter	IDT72230 ID IDT72240 ID Commercial N				IDT72220 IDT72230 IDT72240 Military ( = 25, 35, 5 Typ.	IDT72230 IDT72240 Military = 25, 35, 50 ns			
1LI <sup>(1)</sup>	Input Leakage Current (any input)	-1		1	-10		10	μА		
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10		10	μА		
Vон	Output Logic "1" Voltage, IOH = -2 mA	2.4		_	2.4	_	_	V		
Vol	Output Logic "0" Voltage, IoL = 8 mA	_		0.4	ı		0.4	V		
ICC1 <sup>(4)</sup>	Active Power Supply Current	<u> </u>			-		180	mA		
NOTES:								2680 tbl 06		

#### NOTES:

- 1. Measurements with 0.4 ≤ V<sub>IN</sub> ≤ V<sub>CC</sub>.
- 2.  $\overline{OE} \ge V_{IH}$ ,  $0.4 \le V_{OUT} \le V_{CC}$ .
- 3 & 4. Measurements are made with outputs open. Tested at fcLK = 20 MHz.
  - (3) Typical Icc1 = 65 + (fcLK \* 1.1/MHz) + (fcLK \* CL \* 0.03/MHz-pF) mA(4) Typical Icc1 = 80 + (fcLK \* 2.1/MHz) + (fcLK \* CL \* 0.03/MHz-pF) mA

  - fclk = 1 / tclk

CL = external capacitive load (30 pF typical)

5.12

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to +  $70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to +125°C)

		Commercial								ilitary			
		72200L12	2 722	00L15	7220	00L20	7220	0L25	722	00L35	7220	0L50	1
		72210L12				10L20	7221	0L25	722	10L35	7221	0L50	l
		72420L1	2 724	20L15	7242	20L20	7242	0L25	724	20L35	724	20L50	
Symbol	Parameter	Min. Max	. Min	. Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min	Max.	Unit
fS	Clock Cycle Frequency	— 83.3	<u> </u>	66.7	_	50	_	40	_	28.6	Γ=	20	MHz
tA	Data Access Time	2 8	2	10	2	12	3	15	3	20	3	25	ns
tCLK	Clock Cycle Time	12 —	15	_	20	_	25		35		50		ns
tCLKH	Clock High Time	5 —	6		8		10		14		20		ns
tCLKL	Clock Low Time	5 —	6		8	_	10	_	14	_	20	_	ns
tDS	Data Set-up Time	3 —	4		5		6	_	8		10		ns
tDH	Data Hold Time	0.5	1		1	_	1.	_	2	_	2	_	ns
tENS	Enable Set-up Time	3	4		5		6	_	8		10		ns
tENH	Enable Hold Time	0.5	1		1	_	1	_	2	_	2	_	ns
tRS	Reset Pulse Width(1)	12 💝	15		20		25	_	35		50	_	ns
tRSS	Reset Set-up Time	12 —	15	_	20	_	25		35	_	50	_	ns
tRSR	Reset Recovery Time	12 —	15	_	20	_	25	_	35		50		ns
tRSF	Reset to Flag and Output Time	<b>—</b> 12	_	15	_	20	_	25	_	35	<u> </u>	50	ns
tOLZ	Output Enable to Output in Low-Z(2)	0 —	0		0		0	_	0		0	_	ns
tOE	Output Enable to Output Valid	3 7	3	8	3	10	3	13	3	15	3	28	ns
tOHZ	Output Enable to Output in High-Z <sup>(2)</sup>	3 7	3	8	3	10	3	13	3	15	3	28	ns
tWFF	Write Clock to Full Flag	- 8	7-	10	_	12	_	15	_	20	_	30	ns
tREF	Read Clock to Empty Flag	- 8	T =	10	_	12	_	15	_	20	_	30	ns
tAF	Write Clock to Almost-Full Flag	- 8	T -	10		12	_	15	_	20		30	ns
tAE	Read Clock to Almost-Empty Flag	- 8	T —	10	_	12	_	15	_	20	$\vdash$	30	ns
tSKEW1	Skew time between Read Clock & Write Clock for Empty Flag & Full Flag	5 —	6		8		10	_	12		15	_	ns
tSKEW2	Skew time between Read Clock & Write Clock for Almost-Empty Flag &	22 —	28		35		40	_	42		45	_	ns
	Almost-Full Flag										<u> </u>		

## NOTES:

2680 tbl 07

<sup>1.</sup> Pulse widths less than minimum values are not allowed.

<sup>2.</sup> Values guaranteed by design, not currently tested.

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $Ta = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $Ta = -55^{\circ}C$  to  $+125^{\circ}C$ )

<u> </u>			Comm					mercia	al & Mi	litary		Г
				7223	0L20 0L20	7223	20L25 30L25	72220L35 72230L35		72220L50 72230L50		
Symbol	Parameter	7224 Min.	0L15 Max.		0L20 Max.		IOL25 Max.		OL35 Max.	7224 Min.	0L50 Max.	Unit
fs	Clock Cycle Frequency	Ι=-	66.7	_	50		40	_	28.6	_	20	MHz
tA	Data Access Time	2	10	2	12	3	15	3	20	3	25	ns
tclk	Clock Cycle Time	15	_	20		25	_	35	_	50		ns
tclkh	Clock High Time	6	_	8		10	_	14		20	_	ns
tclkl	Clock Low Time	6	_	8		10	_	14		20		ns
tos	Data Set-up Time	4	_	5		6		8	_	10		ns
tDH	Data Hold Time	1		1		1		2	_	2		ns
tENS	Enable Set-up Time	4	_	5	_	6		8		10	_	ns
tenh	Enable Hold Time	1		1		1		2	_	2		ns
trs	Reset Pulse Width <sup>(1)</sup>	15		20		25	_	35		50		ns
trss	Reset Set-up Time	15		20		25		35		50	_	ns
trsr	Reset Recovery Time	15	_	20		25	_	35		50		ns
trsf	Reset to Flag and Output Time	_	15	_	20		25		35		50	ns
tolz	Output Enable to Output in Low-Z <sup>(2)</sup>	0	_	0		0		0		0	_	ns
tOE	Output Enable to Output Valid	3	8	3	10	3	13	3	15	3	23	ns
tonz	Output Enable to Output in High-Z <sup>(2)</sup>	3	8	3	10	3	13	3	15	3	23	ns
twff	Write Clock to Full Flag	<u> </u>	10	_	12		15		20	_	30	ns
tref	Read Clock to Empty Flag	T-	10		12	_	15		20	_	30	ns
tAF	Write Clock to Almost-Full Flag	_	10		12	_	15	_	20	_	30	ns
tAE	Read Clock to Almost-Empty Flag	_	10		12		15	_	20		30	ns
tskew1	Skew time between Read Clock & Write Clock for Empty Flag & Full Flag	6		8	_	10	_	12	_	15	_	ns
tskew2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag	28	-	35	_	40	_	42	_	45	_	ns

#### NOTES:

- 1. Pulse widths less than minimum values are not allowed.
- 2. Values guaranteed by design, not currently tested.

## **AC TEST CONDITIONS**

	2680 tbl 09
Output Load	See Figure 1
Output Reference Levels	1.5V
Input Timing Reference Levels	1.5V
Input Rise/Fall Times	3ns
Input Pulse Levels	GND to 3.0V

D.U.T.  $\begin{array}{c|c} & & & & \\ & & & \\ & & & \\ \hline & & & \\ & & & \\ \hline & & & \\ & & & \\ \hline & & & \\ & & & \\ \hline & & & \\ & & & \\ \hline & & & \\ & & & \\ \hline & & & \\ & & & \\ \hline & & & \\ & & & \\ \end{array}$ 

2680 drw 03

or equivalent circuit

Figure 1. Output Load
\*Includes jig and scope capacitances.

5.12

2680 tbl 08

#### SIGNAL DESCRIPTIONS

#### INPUTS:

Data In (Do-D7) - Data inputs for 8-bit wide data.

#### CONTROLS:

**Reset** ( $\overline{\text{RS}}$ ) — Reset is accomplished whenever the Reset ( $\overline{\text{RS}}$ ) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The Full Flag ( $\overline{\text{FF}}$ ) and Almost Full Flag ( $\overline{\text{AF}}$ ) will be reset to HIGH after tRSF. The Empty Flag ( $\overline{\text{EF}}$ ) and Almost Empty Flag ( $\overline{\text{AE}}$ ) will be reset to LOW after tRSF. During reset, the output register is initialized to all zeros.

Write Clock (WCLK) — A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data set-up and hold times must be met in respect to the LOW-to-HIGH transition of the write clock (WCLK). The Full Flag ( $\overline{\text{FF}}$ ) and Almost Full Flag ( $\overline{\text{AF}}$ ) are synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

Write Enable ( $\overline{\text{WEN}}$ ) — When Write Enable ( $\overline{\text{WEN}}$ ) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

When Write Enable ( $\overline{WEN}$ ) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag (FF) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (FF) will go HIGH after tWFF, allowing a valid write to begin. Write Enable (WEN) is ignored when the FIFO is full.

**Read Clock (RCLK)** — Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK). The Empty Flag ( $\overline{\text{EF}}$ ) and Almost-Empty Flag ( $\overline{\text{AE}}$ ) are synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

The write and read clocks can be asynchronous or coincident.

**Read Enable** (REN) — When Read Enable (REN) is LOW, data is read from the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When Read Enable (REN) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag (EF) will go HIGH after tREF and a valid read can begin. Read Enable (REN) is ignored when the FIFO is empty.

Output Enable ( $\overline{OE}$ ) — When Output Enable ( $\overline{OE}$ ) is enabled (LOW), the parallel output buffers receive data from the output register. When Output Enable ( $\overline{OE}$ ) is disabled (HIGH), the Q output data bus is in a high-impedance state.

#### **OUTPUTS:**

**Full Flag (FF)** — The Full Flag (FF) will go LOW, inhibiting further write operation, when the device is full. If no reads are performed after Reset (RS), the Full Flag (FF) will go LOW after 64 writes for the IDT72420, 256 writes for the IDT72200, 512 writes for the IDT72210, 1024 writes for the IDT72220, 2048 writes for the IDT72230, and 4096 writes for the IDT72240.

The Full Flag (FF) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

**Empty Flag (EF)** — The Empty Flag (EF) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag (EF) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

**Almost Full Flag (\overline{AF})** — The Almost Full Flag ( $\overline{AF}$ ) will go LOW when the FIFO reaches the Almost-Full condition. If no reads are performed after Reset ( $\overline{RS}$ ), the Almost Full Flag ( $\overline{AF}$ ) will go LOW after 57 writes for the IDT72420, 249 writes for the IDT72200, 505 writes for the IDT72210, 1017 writes for the IDT72220, 2041 writes for the IDT72230 and 4089 writes for the IDT72240.

The Almost Full Flag ( $\overline{AF}$ ) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Almost Empty Flag  $(\overline{AE})$  — The Almost Empty Flag  $(\overline{AE})$  will go LOW when the FIFO reaches the Almost-Empty condition. If no reads are performed after Reset  $(\overline{RS})$ , the Almost Empty Flag  $(\overline{AE})$  will go HIGH after 8 writes for the IDT72420, IDT72200, IDT72210, IDT72220, IDT72230 and IDT72240.


The Almost Empty Flag ( $\overline{AE}$ ) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Data Outputs (Q0-Q7) — Data outputs for a 8-bit wide data.

## **TABLE 1: STATUS FLAGS**

	Number of Words in FIFO								
IDT72420	IDT72200	IDT72210	IDT72220	IDT72230	IDT72240	FF	ĀĒ	ĀĒ	ĒĒ
0	0	0	0	0	0	Н	Н	L	L
1 to 7	1 to 7	1 to 7	1 to 7	1 to 7	1 to 7	Н	Н	L	Н
8 to 56	8 to 248	8 to 504	8 to 1016	8 to 2040	8 to 4088	Н	Н	Н	Н
57 to 63	249 to 255	505 to 511	1017 to 1023	2041 to 2047	4089 to 4095	Н	L	Н	Н
64	256	512	1024	2048	4096	L	L	Н	Н


2680 tbl 10



#### NOTE:

- After reset, the outputs will be LOW if OE = 0 and tri-state if OE = 1.
   The clocks (RCLK, WCLK) can be free-running during reset.

Figure 2. Reset Timing




2680 drw 05

#### NOTE:


1. tskewn is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change during the curent clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewn, then FF may not change state until the next WCLK edge.

Figure 3. Write Cycle Timing



1. tskew1 is the minimum time between a rising WCLK edge and a rising RCLK edge for EF to change during the curent clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskew1, then EF may not change state until the next RCLK edge.

Figure 4. Read Cycle Timing



When tskew₁ ≥ minimum specification, tral maximum = tclk + tskew₁
 tskew₁ < minimum specification, tral maximum = 2tclk + tskew₁ or tclk + tskew₁</li>
 The Latency Timing apply only at the Empty Boundry (EF = LOW).

Figure 5. First Data Word Latency Timing

5.12

10

2680 drw 07





Figure 6. Full Flag Timing

2680 drw 09




NOTE:

When tskew₁ ≥ minimum specification, tral maximum = tclk + tskew₁
tskew₁ < minimum specification, tral maximum = 2tclk + tskew₁ or tclk + tskew₁
The Latency Timing apply only at the Empty Boundry (EF = LOW).</li>


Figure 7. Empty Flag Timing

5.12



- tskewz is the minimum time between a rising RCLK edge and a rising WCLK edge for AF to change during the curent clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewz, then AF may not change state until the next WCLK edge.
   If a write is performed on this rising edge of the write clock, there will be Full 6 words in the FIFO when AF goes LOW.

Figure 8. Almost Full Flag Timing



- 1. tskewz is the minimum time between a rising WCLK edge and a rising RCLK edge for  $\overline{AE}$  to change during the curent clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewz, then  $\overline{AE}$  may not change state until the next RCLK edge.
- 2. If a read is performed on this rising edge of the read clock, there will be Empty 6 words in the FIFO when AE goes LOW.

Figure 9. Almost Empty Flag Timing

15

#### OPERATING CONFIGURATIONS

**SINGLE DEVICE CONFIGURATION -** A single IDT72420/72200/72210/72220/72230/72240 may be used when the

application requirements are for 64/256/512/1024/2048/4096 words or less. See Figure 10.




Figure 10. Block Diagram of Single 64 x 8/256 x 8/512 x 8/1024 x 8/2048 x 8/4096 x 8 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION - Word width may be increased simply by connecting the corresponding input control signals of multiple devices. A composite flag should be created for each of the end-point status flags (EF and FF) The partial status flags (AE and AF) can be detected from any one

device. Figure 11 demonstrates a 16-bit word width by using two IDT72420/72200/72210/72220/72230/72240s. Any word width can be attained by adding additional IDT72420/72200/72210/72220/72230/72240s.





Figure 11. Block Diagram of 64 x 16/256 x 16/512 x 16/1024 x 16/2048 x 16/4096 x 16 Synchronous FIFO Used in a Width Expansion Configuration

**DEPTH EXPANSION -** The IDT72420/72200/72210/72220/72230/72240 can be adapted to applications when the requirements are for greater than 64/256/512/1024/2048/4096 words. Depth expansion is possible by using expansion logic to direct the flow of data. A typical application would have the

expansion logic alternate data accesses from one device to the next in a sequential manner.

Please see the Application Note "DEPTH EXPANSION IDT'S SYNCHRONOUS FIFOS USING RING COUNTER APPROACH" for details of this configuration.

## **ORDERING INFORMATION**





CMOS SyncFIFO<sup>™</sup> 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9

IDT72421 IDT72201 IDT72211 IDT72221 IDT72231 IDT72241

#### **FEATURES:**

- 64 x 9-bit organization (IDT72421)
- 256 x 9-bit organization (IDT72201)
- 512 x 9-bit organization (IDT72211)
- 1024 x 9-bit organization (IDT72221)
- 2048 x 9-bit organization (IDT72231)
- 4096 x 9-bit organization (IDT72241)
- 12 ns read/write cycle time (IDT72421/72201/72211)
- 15 ns read/write cycle time (IDT72221/72231/72241)
- · Read and write clocks can be independent
- · Dual-Ported zero fall-through time architecture
- Empty and Full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags can be set to any depth
- Programmable Almost-Empty and Almost-Full flags default to Empty+7, and Full-7, respectively
- Output enable puts output data bus in high-impedance state
- Advanced submicron CMOS technology
- Available in 32-pin plastic leaded chip carrier (PLCC) and ceramic leadless chip carrier (LCC)
- For Through-Hole product please see the IDT72420/ 72200/72210/72220/72230/72240 data sheet
- Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**


The IDT72421/72201/72211/72221/72231/72241 SyncFIFO™ are very high-speed, low-power First-In, First-

Out (FIFO) memories with clocked read and write controls. The IDT72421/72201/72211/72221/72231/72241 have a 64, 256, 512, 1024, 2048, and 4096 x 9-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication.

These FIFOs have 9-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and two write enable pins ( $\overline{WEN1}$ , WEN2). Data is written into the Synchronous FIFO on every rising clock edge when the write enable pins are asserted. The output port is controlled by another clock pin (RCLK) and two read enable pins ( $\overline{REN1}$ ,  $\overline{REN2}$ ). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An output enable pin ( $\overline{OE}$ ) is provided on the read port for three-state control of the output.

The Synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF). Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are provided for improved system control. The programmable flags default to Empty+7 and Full-7 for PAE and PAF, respectively. The programmable flag offset loading is controlled by a simple state machine and is initiated by asserting the load pin (LD).


The IDT72421/72201/72211/72221/72231/72241 are fabricated using IDT's high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.



MILITARY AND COMMERCIAL TEMPERATURE RANGES

**AUGUST 1993** 

## PIN CONFIGURATION



2655 drw 02

## PIN DESCRIPTIONS

Symbol	Name	1/0	Description
Do-D8	Data Inputs		Data inputs for a 9-bit bus.
RS	Reset	_	When RS is set LOW, internal read and write pointers are set to the first location of the RAM array, FF and PAF go HIGH, and PAE and EF go LOW. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock	-	Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable(s) are asserted.
WEN1	Write Enable 1	-	If the FIFO is configured to have programmable flags, WEN1 is the only write enable pin.  When WEN1 is LOW, data is written into the FIFO on every LOW-to-HIGH transition WCLK. If the FIFO is configured to have two write enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW.
WEN2/LD	Write Enable 2/ Load		The FIFO is configured at reset to have either two write enables or programmable flags. If WEN2/\overline{\text{LD}} is HIGH at reset, this pin operates as a second write enable. If WEN2/\overline{\text{LD}} is LOW at reset, this pin operates as a control to load and read the programmable flag offsets. If the FIFO is configured to have two write enables, \overline{\text{WEN1}} must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the \overline{\text{FF}} is LOW. If the FIFO is configured to have programmable flags, \overline{\text{WEN2}/\overline{\text{LD}}} is held LOW to write or read the programmable flag offsets.
Q0-Q8	Data Outputs	0	Data outputs for a 9-bit bus.
RCLK	Read Clock	_	Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when REN1 and REN2 are asserted.
REN1	Read Enable 1	_	When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW.
REN2	Read Enable 2	_	When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW.
ŌĒ	Output Enable	_	When $\overline{\text{OE}}$ is LOW, the data output bus is active. If $\overline{\text{OE}}$ is HIGH, the output data bus will be in a high-impedance state.
F	Empty Flag	0	When EF is LOW, the FIFO is empty and further data reads from the output are inhibited. When EF is HIGH, the FIFO is not empty. EF is synchronized to RCLK.
PAE	Programmable Almost-Empty Flag	0	When PAE is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is Empty+7. PAE is synchronized to RCLK.
PAF	Programmable Almost-Full Flag	0	When PAF is LOW, the FIFO is almost full based on the offset programmed into the FIFO. The default offset at reset is Full-7. PAF is synchronized to WCLK.
FF	Full Flag	0	When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to WCLK.
Vcc	Power		One +5 volt power supply pin.
GND	Ground		One 0 volt ground pin.

2655 tbl 01

# 5

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +135	ç
lout	DC Output Current	50	50	mA

#### NOTE:

2655 tbl 02

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of the specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcсм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0			٧
ViH	Input High Voltage Military	2.2	_	_	٧
VIL	Input Low Voltage Commercial & Military	1	_	0.8	٧

2655 tbl 03

2655 tbl 04

**CAPACITANCE** ( $TA = +25^{\circ}C$ , f = 1.0MHz)

Symbol			Max.	Unit
CIN <sup>(2)</sup>	Input Capacitance	VIN = 0V	10	рF
Cout <sup>(1,2)</sup>	Output Capacitance	Vout = 0V	10	рF

#### NOTES:

- With output deselected (OE = HIGH).
- 2. Characterized values, not currently tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V ± 10%, Ta = 0°C to +70°C; Military: Vcc = 5V ± 10%, Ta = -55°C to +125°C)

Symbol	Parameter	IDT72421 IDT72201 IDT72211 Commercial tCLK = 12, 15, 20, 25,35, 50ns Min. Typ. Max.					Unit	
I⊔ <sup>(1)</sup>	Input Leakage Current (Any Input)	-1		-1	-10	_	10	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10	_	10	μА
Vон	Output Logic "1" Voltage, юн = -2mA	2.4		_	2.4	_	_	٧
Vol	Output Logic "0" Voltage, IoL = 8mA	_	J	0.4	_		0.4	٧
Icc <sup>(3)</sup>	Active Power Supply Current	_	_	140			160	mA

2655 tbl 05

Symbol	Parameter		IDT72221 IDT72231 IDT72231 Commercial tcLK = 15, 20, 25, 35, 50ns Min. Typ. Max.		IDT72221 IDT72231 IDT72241 Military tcLK = 25, 35, 50ns Min. Typ. Max.			Unit
lLI <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	-1	-10	_	10	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10		10	μА
Vон	Output Logic "1" Voltage, Iон = -2mA	2.4	_	_	2.4			٧
Vol	Output Logic "0" Voltage, loL = 8mA	_	_	0.4	_	_	0.4	٧
lcc1 <sup>(4)</sup>	Active Power Supply Current	T-	_	160	_	_	180	mA

## NOTES:

1. Measurements with 0.4 ≤ ViN ≤ Vcc.

2.  $\overline{\text{OE}} \ge \text{ViH}$ ,  $0.4 \le \text{Vout} \le \text{Vcc}$ .

3 & 4. Measurements are made with outputs open. Tested at fCLK = 20MHz.
(3) Typical Icc1 = 65 + (fcLK \* 1.1/MHz) + (fcLK \* CL \* 0.02/MHz-pF) mA
(4) Typical Icc1 = 80 + (fcLK \* 1.2/MHz) + (fcLK \* CL \* 0.02/MHz-pF) mA

fclk = 1/tclk

CL = external capacitive load (30pF typical)

2655 tbl 06

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

<u> </u>	Ciai. VCC = 3V ± 10%, 1A = 0 0 to		Coi			Commercial & Military								
		72	72201L12 7		72201L15		72421L20 72201L20 72211L20		21L25 201L25 211L25	72201L35		72421L50 72201L50 72211L50		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fS	Clock Cycle Frequency		83.3	_	66.7	_	50	_	40		28.6	_	20	MHz
tA	Data Access Time	2	8	2	10	2	12	3	15	3	20	3	25	ns
tCLK	Clock Cycle Time	12 <sup>(1)</sup>		15 <sup>(2)</sup>		20		25	_	35		50	_	ns
tCLKH	Clock High Time	5		6		8	_	10	_	14		20		ns
tCLKL	Clock Low Time	5		6		8		10	_	14	_	20	_	ns
tDS	Data Set-up Time	3	_	4		5	_	6	_	8	_	10		ns
tDH	Data Hold Time	0.5	_	1	_	1	_	1	_	2	_	2	_	ns
tENS	Enable Set-up Time	3		4		5	_	6		8		10	_	ns
tENH	Enable Hold Time	0.5	_	1		1	_	1	_	2	_	2		ns
tRS	Reset Pulse Width(3)	12		15		20		25		35		50	_	ns
tRSS	Reset Set-up Time	12	_	15		20		25	_	35	_	50		ns
tRSR	Reset Recovery Time	12	_	15	_	20		25	_	35	_	50	_	ns
tRSF	Reset to Flag and Output Time	_	12		15		20	Γ=-	25	_	35	_	50	ns
tOLZ	Output Enable to Output in Low-Z(4)	0	_	0	_	0	_	0		0	_	0	_	ns
tOE	Output Enable to Output Valid	3	7	3	8	3	10	3	13	3	15	3	28	ns
tOHZ	Output Enable to Output in High-Z <sup>(4)</sup>	3	7	3	8	3	10	3	13	3	15	3	28	ns
tWFF	Write Clock to Full Flag	_	8	_	10		12		15		20		30	ns
tREF	Read Clock to Empty Flag	_	8	_	10	_	12		15	_	20		30	ns
tAF	Write Clock to Almost-Full Flag	_	8	_	10	_	12	_	15	_	20	_	30	ns
tAE	Read Clock to Almost-Empty Flag	_	8	_	10	_	12	_	15	_	20	_	30	ns
tSKEW1	Skew time between Read Clock & Write Clock for Empty Flag &Full Flag	5	_	6	_	8	_	10	_	12	_	15		ns
tskew2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag	22	_	28	-	35		40		42	_	45		ns

#### NOTES:

2655 tbl 07 1. Valid for programmable PAE or PAF offset values ≤ 7 bytes from respective boundary. With programmable PAE or PAF offset values such that

- 7 bytes < offset ≤ 63 bytes, tcl.k = 15ns. With programmable PAE or PAF offset values > 63 bytes, tcl.k = 20ns.

  2. Valid for programmable PAE or PAF values ≤ 63 bytes from respective boundary. With programmable PAE or PAF values > 63 bytes, tcl.k = 20ns.
- 3. Pulse widths less than minimum values are not allowed.
- 4. Values guaranteed by design, not currently tested.

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )


		Commercial			Commercial and Military							
								21L35			1	
					72231L20 72231L25 72241L20 72241L25		72231L35 72241L35				1	
Symbol	Parameter	Min.			Max.	Min.	Max.		Max.		Max.	
		Willi.	66.7	IVIIII.	50	wiin.	40	win.	28.6			Uni
fS	Clock Cycle Frequency  Data Access Time	1-						_		_	20	MHz
tA		2	10	2	12	3	15	3	20	3	25	ns
tCLK	Clock Cycle Time	15(1)		20		25		35		50		ns
tCLKH	Clock HIGH Time	6		8		10		14		20		ns
tCLKL	Clock LOW Time	6		8		10		14		20		ns
tDS	Data Set-up Time	4		5		6	_	8		10	_	ns
tDH	Data Hold Time	1		1		1		2		2		ns
tENS	Enable Set-up Time	4		5		6		8		10		ns
tENH	Enable Hold Time	1		1		1		2		2		ns
tRS	Reset Pulse Width <sup>(2)</sup>	15		20		25	]	35		50		ns
tRSS	Reset Set-up Time	15		20		25		35		50		ns
tRSR	Reset Recovery Time	15		20	_	25		35		50	_	ns
tRSF	Reset to Flag Time and Output Time		15		20	_	25	-	35	_	50	ns
tOLZ	Output Enable to Output in Low-Z(3)	0		0		0	-	0	_	0	_	ns
tOE	Output Enable to Output Valid	3	8	3	10	3	13	3	15	3	28	ns
tOHZ	Output Enable to Output in High-Z <sup>(3)</sup>	3	8	3	10	3	13	3	15	3	28	ns
tWFF	Write Clock to Full Flag	T-	10	_	12	_	15	_	20	_	30	ns
tREF	Read Clock to Empty Flag	<b>—</b>	10		12	_	15		20	_	30	ns
tPAF	Write Clock to Programmable Almost-Full Flag	_	10		12	_	15	_	20	_	30	ns
tPAE	Read Clock to Programmable Almost-Empty Flag		10		12		15	_	20	-	30	ns
tSKEW1	Skew Time Between Read Clock and Write Clock for Empty Flag and Full Flag	6		8	_	10	-	12	_	15	_	ns
tSKEW2	Skew Time Between Read Clock and Write Clock for Programmable Almost-Empty Flag and Programmable Almost-Full Flag	28	_	35	_	40	-	42	_	45	_	ns

#### NOTES:

- Valid for programmable PAE or PAF offset values ≤ 511 bytes from respective boundary. With programmable PAE or PAF offset values > 511 bytes, tclk = 20ns.
- 2. Pulse widths less than minimum values are not allowed.
- 3. Values guaranteed by design, not currently tested.

## AC TEST CONDITIONS

AC 1E31 CONDITIONS	
In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1
Output Load	2655 tb



or equivalent circuit Figure 1. Output Load

\*Includes jig and scope capacitances.

#### SIGNAL DESCRIPTIONS

#### **INPUTS:**

Data In (Do - Da) - Data inputs for 9-bit wide data.

#### CONTROLS:

**Reset** ( $\overline{\text{RS}}$ ) — Reset is accomplished whenever the Reset ( $\overline{\text{RS}}$ ) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag ( $\overline{\text{FF}}$ ) and Programmable Almost-Full Flag ( $\overline{\text{PAF}}$ ) will be reset to HIGH after trss. The Empty Flag ( $\overline{\text{EF}}$ ) and Programmable Almost-Empty Flag ( $\overline{\text{PAE}}$ ) will be reset to LOW after trss. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

Write Clock (WCLK) — A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data set-up and hold times must be met in respect to the LOW-to-HIGH transition of the write clock (WCLK). The Full Flag (FF) and Programmable Almost-Full Flag (PAF) are synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

Write Enable 1 (WEN1) — If the FIFO is configured for programmable flags, Write Enable 1 (WEN1) is the only enable control pin. In this configuration, when Write Enable 1 (WEN1) is low, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable 1 (WEN1) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

If the FIFO is configured to have two write enables, which allows for depth expansion, there are two enable control pins. See Write Enable 2 paragraph below for operation in this configuration.

To prevent data overflow, the Full Flag (FF) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (FF) will go HIGH after tWFF, allowing a valid write to begin. Write Enable 1 (WEN1) is ignored when the FIFO is full.

**Read Clock (RCLK)** — Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK). The Empty Flag (EF) and Programmable Almost-Empty Flag (PAE) are synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

The write and read clocks can be asynchronous or coincident.

Read Enables (REN1, REN2) — When both Read Enables (REN1, REN2) are LOW, data is read from the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When either Read Enable (REN1, REN2) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag (EF) will go HIGH after tree and a valid read can begin. The Read Enables (REN1, REN2) are ignored when the FIFO is empty.

Output Enable  $(\overline{OE})$  — When Output Enable  $(\overline{OE})$  is enabled (LOW), the parallel output buffers receive data from the output register. When Output Enable  $(\overline{OE})$  is disabled (HIGH), the Q output data bus is in a high-impedance state.

Write Enable 2/Load (WEN2/\(\bar{LD}\)) — This is a dual-purpose pin. The FIFO is configured at Reset to have programmable flags or to have two write enables, which allows depth expansion. If Write Enable 2/Load (WEN2/\(\bar{LD}\)) is set high at Reset (\(\bar{RS} = LOW\)), this pin operates as a second write enable pin.

If the FIFO is configured to have two write enables, when Write Enable (WEN1) is LOW and Write Enable 2/Load (WEN2/LD) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable (WEN1) is HIGH and/or Write Enable 2/Load (WEN2/LD) is LOW, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag (FF) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (FF) will go HIGH after tWFF, allowing a valid write to begin. Write Enable 1 (WEN1) and Write Enable 2/Load (WEN2/LD) are ignored when the FIFO is full.

The FIFO is configured to have programmable flags when the Write Enable 2/Load (WEN2/LD) is set LOW at Reset (RS=low). The IDT72421/72201/72211/72221/72231/72241 devices contain four 8-bit offset registers which can be loaded with data on the inputs, or read on the outputs. See Figure 3 for details of the size of the registers and the default values.

If the FIFO is configured to have programmable flags when the Write Enable 1 (WENT) and Write Enable 2/Load (WEN2/LD) are set low, data on the inputs D is written into the Empty (Least Significant Bit) offset register on the first LOW-to-HIGH transition of the write clock (WCLK). Data is written into the Empty (Most Significant Bit) offset register on the second LOW-to-HIGH transition of the write clock (WCLK), into the Full (Least Significant Bit) offset register on the third transition, and into the Full (Most Significant Bit) offset register on the fourth transition. The fifth transition of the write clock (WCLK) again writes to the Empty (Least Significant Bit) offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$ ) pin HIGH, the FIFO is returned to normal read/write operation. When the Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$ ) pin is set LOW, and Write Enable 1 ( $\overline{\text{WEN1}}$ ) is LOW, the next offset register in sequence is written.

The contents of the offset registers can be read on the output lines when the Write Enable 2/Load (WEN2/LD) pin is set low and both Read Enables (REN1, REN2) are set LOW. Data can be read on the LOW-to-HIGH transition of the read clock (RCLK).

A read and write should not be performed simultaneously to the offset registers.

LD	WEN1	WCLK <sup>(1)</sup>	Selection
0	0		Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB)
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

NOTE:

2655 drw 04

The same selection sequence applies to reading from the registers. REN1
and REN2 are enabled and read is performed on the LOW-to-HIGH
transition of RCLK.

Figure 2. Write Offset Register




Figure 3. Offset Register Location and Default Values

2655 drw 05

#### **OUTPUTS:**

Full Flag (FF) — The Full Flag (FF) will go LOW, inhibiting further write operation, when the device is full. If no reads are performed after Reset (RS), the Full Flag (FF) will go LOW after 64 writes for the IDT72421, 256 writes for the IDT72201, 512 writes for the IDT72211, 1024 writes for the IDT72221, 2048 writes for the IDT72231, and 4096 writes for the IDT72241.

The Full Flag (FF) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

**Empty Flag (EF)** — The Empty Flag (EF) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag (EF) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Programmable Almost-Full Flag (PAF) — The Programmable Almost-Full Flag (PAF) will go LOW when the FIFO reaches the Almost-Full condition. If no reads are performed after Reset (RS), the Programmable Almost-Full Flag (PAF) will go LOW after (64-m) writes for the IDT72421, (256-m) writes for the IDT72201, (512-m) writes for the IDT72211, (1024-m) writes for the IDT72221, (2048-m) writes

for the IDT72231, and (4096-m) writes for the IDT72241. The offset "m" is defined in the Full offset registers.

If there is no Full offset specified, the Programmable Almost-Full Flag (PAF) will go LOW at Full-7 words.

The Programmable Almost-Full Flag (PAF) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Programmable Almost-Empty Flag (PAE) — The Programmable Almost-Empty Flag (PAE) will go LOW when the read pointer is "n+1" locations less than the write pointer. The offset "n" is defined in the Empty offset registers. If no reads are performed after Reset the Programmable Almost-Empty Flag (PAE) will go HIGH after "n+1" for the IDT72421/72201/72211/72221/72231/72241.

If there is no Empty offset specified, the Programmable Almost-Empty Flag (PAE) will go LOW at Empty+7 words.

The Programmable Almost-Empty Flag (PAE) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Data Outputs (Qo - Qst) — Data outputs for a 9-bit wide data.

**TABLE 1: STATUS FLAGS** 

NUMBER OF WORDS IN FIFO						
72421	72201	72211	FF	PAF	PAE	ĒF
0	0	0	H	Н	Ľ	L
1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	Н	Н	L	Н
(n+1) to (64-(m+1))	(n+1) to (256-(m+1))	(n+1) to (512-(m+1))	Н	Н	Н	Н
(64-m) <sup>(2)</sup> to 63	(256-m) <sup>(2)</sup> to 255	(512-m) <sup>2)</sup> to 511	Н	L	Н	Н
64	256	512	L	L	Н	Н

2655 tbl 10


N	UMBER OF WORDS IN FIFO					
72221	72231	72241	FF	PAF	PAE	ĒĒ
0	0	0	Н	Н	L	L
1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	Н	Н	L	Н
(n+1) to (1024-(m+1))	(n+1) to (2048-(m+1))	(n+1) to (4096-(m+1))	Н	Н	Н	Н
(1024-m) <sup>(2)</sup> to 1023	(2048-m) <sup>(2)</sup> to 2047	(4096-m) <sup>(2)</sup> to 4095	Н	L	Н	Н
1024	2048	4096	L	L	Н	Н

NOTES:

1. n = Empty Offset (n = 7 default value)

2. m = Full Offset (m = 7 default value)


2655 tbl 11



- 1. Holding WEN2/LD HIGH during reset will make the pin act as a second write enable pin. Holding WEN2/LD LOW during reset will make the pin act as a load enable for the programmable flag offset registers.


  2. After reset, the outputs will be LOW if  $\overrightarrow{OE} = 0$  and tri-state if  $\overrightarrow{OE} = 1$ .
- 3. The clocks (RCLK, WCLK) can be free-running during reset.

Figure 4. Reset Timing




1. tskewi is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewi, then EF may not change state until the next RCLK edge.

Figure 5. Write Cycle Timing



1. tskew is the minimum time between a rising WCLK edge and a rising RCLK edge for EF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew, then EF may not change state until the next RCLK edge. Figure 6. Read Cycle Timing

Figure 6. Read Cycle Timing



 'When tskew₁ ≥ minimum specification, tfrL = tclk + tskew₁ tskew₁ < minimum specification, tfrL = 2tclk + tskew₁ or tclk + tskew₁ The Latency Timings apply only at the Empty Boundary (EF = LOW).

Figure 7. First Data Word Latency Timing





Figure 8. Full Flag Timing




#### 2655 drw 11

14

## NOTE:


 When tskewi ≥ minimum specification, tral maximum = tclk + tskewi tskewi < minimum specification, tral maximum = 2tclk + tskewi or tclk + tskewi The Latency Timings apply only at at the Empty Boundary (EF = LOW).

Figure 9. Empty Flag Timing



- 1. PAF offset = m.
- 1. 13 oilset III. 2 oilset -
- tskewz is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewz, then PAF may not change state until the next WCLK rising edge.
   If a write is performed on this rising edge of the write clock, there will be Full (m-1) words in the FIFO when PAF goes LOW.

Figure 10. Programmable Full Flag Timing



- 1. PAE offset = n.
- 2. tskewz is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to change during that clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewz, then PAE may not change state until the next RCLK rising edge.
- 3. If a read is performed on this rising edge of the read clock, there will be Empty + (n-1) words in the FIFO when PAE goes LOW.

Figure 11. Programmable Empty Flag Timing




Figure 12. Write Offset Registers Timing




Figure 13. Read Offset Registers Timing

5.13

#### **OPERATING CONFIGURATIONS**

**SINGLE DEVICE CONFIGURATION** - A single IDT72421/72201/72211/72221/72231/72241 may be used when the application requirements are for 64/256/512/1024/2048/4096 words or less. When the IDT72421/72201/72211/72221/

72231/72241 are in a Single Device Configuration, the Read Enable 2 (REN2) control input can be grounded (see Figure 14). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 14. Block Diagram of Single 64 x 9/256 x 9/512 x 9/1024 x 9/2048 x 9/4096 x 9 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION - Word width may be increased simply by connecting the corresponding input controls signals of multiple devices. A composite flag should be created for each of the end-point status flags (EF and FF). The partial status flags (ĀE and ĀF) can be detected from any one device. Figure 15 demonstrates a 18-bit word width by using two IDT72421/72201/72211/72221/72231/72241s. Any word width can be attained by adding additional IDT72421/72201/72211/72221/72231/72241s.

When the IDT72421/72201/72211/72221/72231/72241 are in a Width Expansion Configuration, the Read Enable 2 (REN2) control input can be grounded (see Figure 15). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 15. Block Diagram of 64 x 18/256 x 18/512 x 18/1024 x 18/2048 x 18/4096 x 18 Synchronous FIFO Used in a Width Expansion Configuration


**DEPTH EXPANSION -** The IDT72421/7221/72211/72221/72231/72241 can be adapted to applications when the requirements are for greater than 64/256/512/1024/2048/4096 words. The existence of two enable pins on the read and write port allow depth expansion. The Write Enable 2/Load pin is used as a second write enable in a depth expansion configuration thus the Programmable flags are set to the default values. Depth expansion is possible by using one enable input for system control while the other enable input is controlled by expansion logic to direct the flow of data. A typical application would have the expansion logic alternate data

access from one device to the next in a sequential manner. The IDT72421/7221/72211/72221/72231/72241 operates in the Depth Expansion configuration when the following conditions are met:

- 1. The WEN2/LD pin is held HIGH during Reset so that this pin operates a second Write Enable.
- 2. External logic is used to control the flow of data.

Please see the Application Note" DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOS USING THE RING COUNTER APPROACH" for details of this configuration.

#### ORDERING INFORMATION





CMOS SyncFIFO™ 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18 IDT72205LB IDT72215LB IDT72225LB IDT72235LB IDT72245LB

#### **FEATURES:**

- 256 x 18-bit organization array (72205LB)
- 512 x 18-bit organization array (72215LB)
- 1024 x 18-bit organization array (72225LB)
- 2048 x 18-bit organization array (72235LB)
- 4096 x 18-bit organization array (72245LB)
- · 15 ns read/write cycle time
- · Easily expandable in depth and width
- · Read and write clocks can be asynchronous or coincident
- · Dual-Port zero fall-through time architecture
- · Programmable almost-empty and almost-full flags
- · Empty and Full flags signal FIFO status
- · Half-Full flag capability in a single device configuration
- Output enable puts output data bus in high-impedance state
- High-performance submicron CMOS technology
- Available in a 64-lead thin quad flatpack (TQFP), pin grid array (PGA), and plastic leaded chip carrier (PLCC)
- · Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT72205LB/72215LB/72225LB/72235LB/72245LB are very high-speed, low-power First-In, First-Out (FIFO) memories with clocked read and write controls. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication.


Both FIFOs have 18-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a data input enable pin (WEN). Data is read into the synchronous FIFO on every clock when  $\overline{\text{WEN}}$  is asserted. The output port is controlled by another clock pin (RCLK) and another enable pin (REN). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An Output Enable pin ( $\overline{\text{OE}}$ ) is provided on the read port for three-state control of the output.

The synchronous FIFOs have two fixed flags, Empty  $(\overline{EF})$  and Full  $(\overline{FF})$ , and two programmable flags, Almost-Empty  $(\overline{PAE})$  and Almost-Full  $(\overline{PAF})$ . The offset loading of the programmable flags is controlled by a simple state machine, and is initiated by asserting the Load pin  $(\overline{LD})$ . A Half-Full flag  $(\overline{HF})$  is available when the FIFO is used in a single device configuration.

The IDT72205LB/72215LB/72225LB/72235LB/72245LB are depth expandable using a daisy-chain technique. The XI and  $\overline{\text{XO}}$  pins are used to expand the FIFOs. In depth expansion configuration, FL is grounded on the first device and set to HIGH for all other devices in the daisy chain.

The IDT72205LB/72215LB/72225LB/72235LB/72245LB is fabricated using IDT's high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

#### **FUNCTIONAL BLOCK DIAGRAM**




SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.


**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**AUGUST 1993** 

## 5

#### PIN CONFIGURATIONS






5.14

TOP VIEW

## PIN CONFIGURATIONS



#### NOTE:

1. For information on the flatpack (F68-1), contact factory.

## PIN DESCRIPTION

Symbol	Name	1/0	Description
D0-D17	Data Inputs	1	Data inputs for a 18-bit bus.
RS	Reset	1	When $\overline{\text{RS}}$ is set LOW, internal read and write pointers are set to the first location of the RAM array, $\overline{\text{FF}}$ and $\overline{\text{PAF}}$ go HIGH, and $\overline{\text{PAE}}$ and $\overline{\text{EF}}$ go LOW. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock	١	When $\overline{\text{WEN}}$ is LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full.
WEN	Write Enable	-	When WEN is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. When WEN is HIGH, the FIFO holds the previous data. Data will not be written into the FIFO if the FF is LOW.
RCLK	Read Clock	1	When $\overline{\text{REN}}$ is LOW, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the FIFO is not empty.
REN	Read Enable	1	When REN is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. When REN is HIGH, the output register holds the previous data. Data will not be read from the FIFO if the EF is LOW.
ŌĒ	Output Enable	-	When $\overline{\text{OE}}$ is LOW, the data output bus is active. If $\overline{\text{OE}}$ is HIGH, the output data bus will be in a high-impedance state.
<u>LO</u>	Load	1	When $\overline{\text{LD}}$ is LOW, data on the inputs D0–D11 is written to the offset and depth registers on the LOW-to-HIGH transition of the WCLK, when $\overline{\text{WEN}}$ is LOW. When $\overline{\text{LD}}$ is LOW, data on the outputs Q0–Q11 is read from the offset and depth registers on the LOW-to-HIGH transition of the RCLK, when $\overline{\text{REN}}$ is LOW.
瓦	First Load	1	In the single device or width expansion configuration, FL is grounded. In the depth expansion configuration, FL is grounded on the first device (first load device) and set to HIGH for all other devices in the daisy chain.
WXI	Write Expansion Input	_	In the single device or width expansion configuration, $\overline{WXI}$ is grounded. In the depth expansion configuration, $\overline{WXI}$ is connected to $\overline{WXO}$ (Write Expansion Out) of the previous device.
RXI	Read Expansion Input	1	In the single device or width expansion configuration, RXI is grounded. In the depth expansion configuration, RXI is connected to RXO (Read Expansion Out) of the previous device.
EF	Empty Flag	0	When $\overline{\text{EF}}$ is LOW, the FIFO is empty and further data reads from the output are inhibited. When $\overline{\text{EF}}$ is HIGH, the FIFO is not empty. $\overline{\text{EF}}$ is synchronized to RCLK.
PAE	Programmable Almost-Empty Flag	0	When $\overline{PAE}$ is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is 31 from empty for 72205LB, 63 from empty for 72215LB, and 127 from empty for 72225LB/72235LB/72245LB.
PAF	Programmable	0	When PAF is LOW, the FIFO is almost full based on the offset programmed into the FIFO The default offset at reset is 31 from full for 72205LB, 63 from full for 72215LB, and 127 from full for 72225LB/72235LB/72245LB.
FF	Full Flag	0	When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to WCLK.
WXO/HF	Write Expansion Out/Half-Full Flag	0	In the single device or width expansion configuration, the device is more than half full when $\overline{HF}$ is LOW. In the depth expansion configuration, a pulse is sent from $\overline{WXO}$ to $\overline{WXI}$ of the next device when the last location in the FIFO is written.
RXO	Read Expansion Out	0	In the depth expansion configuration, a pulse is sent from $\overline{\text{RXO}}$ to $\overline{\text{RXI}}$ of the next device when the last location in the FIFO is read.
Q0–Q17	Data Outputs	0	Data outputs for a 18-bit bus.
VCC	Power		Eight +5V power supply pins for the PLCC and PGA, five pins for the TQFP.
GND	Ground	[	Eight ground pins for the PLCC and PGA, seven pins for the TQFP.

2766 tbl 01

## **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Commercial	Mlilitary	Unit
VTERM	Terminal Voltage with respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +155	°C
lout	DC Output Current	50	50	mA

## NOTE: 2766 tbl 02

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maimum rating conditions for extended

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcсм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0	_	_	٧
ViH	Input High Voltage Military	2.2	_		٧
ViL <sup>(1)</sup>	Input Low Voltage Commercial & Military	_	_	0.8	V

#### NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

2766 tbl 03

## DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

			OT72205L OT72215L OT72225L OT72235L OT72245L Commercia 5, 20, 25,	B B B B	IC IC IC IC			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI <sup>(1)</sup>	Input Leakage Current (any input)	-1		1	-10	_	10	μΑ
ILO <sup>(2)</sup>	Output Leakage Current	-10		10	-10	_	10	μА
Vон	Output Logic "1" Voltage, IOH = -2 mA	2.4			2.4	_	_	٧
Vol	Output Logic "0" Voltage, IOL = 8 mA	_	_	0.4			0.4	٧
icc1 <sup>(3)</sup>	Active Power Supply Current	_	_	200			250	mA
ICC2 <sup>(3)</sup>	Average Standby Current (All Input = VCC - 0.2V, except RCLK and WCLK which are free-running)	_	_	70	_		85	mA

#### NOTES:

- 1. Measurements with 0.4 ≤ ViN ≤ Vcc.
- 2.  $\overline{OE} \ge VIH$ ,  $0.4 \le VOUT \le VCC$ .
- 3. Tested at f = 20MHz with outputs open.

## **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN <sup>(2)</sup>	Input Capacitance	VIN = 0V	10	pF
COUT <sup>(1,2)</sup>	Output Capacitance	VOUT = 0V	10	pF

#### NOTES:

- 1. With output deselected,  $(\overline{OE} = HIGH)$ .
- 2. Characterized values, not currently tested.

2766 tbl 04

2766 tbl 05

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )


		Commercial Commercial and Military										
			72205LB15 72215LB15 72225LB15 72235LB15 72245LB15		72215LB20 72225LB20 72235LB20		5LB25 5LB25 5LB25 5LB25 5LB25	72205LB35 72215LB35 72225LB35 72235LB35 72245LB35		72205LB50 72215LB50 72225LB50 72235LB50 72245LB50		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fS	Clock Cycle Frequency		66.7		50	<u> </u>	40		28.6	<u>L-</u>	20	MHz
tA	Data Access Time	2	10	2	12	3	15	3	20	3	25	ns
tCLK	Clock Cycle Time	15		20		25		35		50	<u>L</u>	ns
tCLKH	Clock HIGH Time	6.5		8		10		14	_	20		ns
tCLKL	Clock LOW Time	6.5		8		10		14		20		ns
tDS	Data Set-up Time	4		5		6		7		10		ns
tDH	Data Hold Time	1		1		1	_	2		2		ns
tENS	Enable Set-up Time	4		5		6		7	_	10		ns
tENH	Enable Hold Time	1	_	1		1	-	2	_	2		ns
tRS	Reset Pulse Width(1)	15	_	20	_	25	-	35	<b>—</b> .	50	_	ns
tRSS	Reset Set-up Time	10		12	ı	15	1	20	1	30	_	ns
tRSR	Reset Recovery Time	10	_	12	_	15	-	20	1	30		ns
tRSF	Reset to Flag and Output Time		35	-	35		40		45	_	50	ns
tOLZ	Output Enable to Output in Low-Z(2)	0		0		0	_	0		0		ns
tOE	Output Enable to Output Valid		8	1	9		12	ı	15		20	ns
tOHZ	Output Enable to Output in High-Z(2)	1	8	1	9	1	12	1	15	1	20	ns
tWFF	Write Clock to Full Flag		10	_	12		15		20		30	ns
tREF	Read Clock to Empty Flag		10	-	12	-	15	_	20	_	30	ns
tPAF	Clock to Programmable Almost-Full Flag	_	28	_	30	_	35	_	40	_	40	ns
tPAE	Clock to Programmable Almost-Empty Flag	-	28	1	30	-	35	-	40	_	40	ns
tHF	Clock to Half-Full Flag		28	_	30		35		40	<u> </u>	40	ns
tXO	Clock to Expansion Out		10	_	12		15	_	20		30	ns
tXI	Expansion In Pulse Width	6.5	_	8	_	10	_	14	_	20	_	ns
tXIS	Expansion In Set-Up Time	5		8	_	10	_	15		20	_	ns
tSKEW1	Skew time between Read Clock & Write Clock for Full Flag	10	_	14	=	16		18	_	20	_	ns
tSKEW2	Skew time between Read Clock & Write Clock for Empty Flag	10	_	14	_	16	_	18	_	20	_	ns

#### NOTES:

- Pulse widths less than minimum values are not allowed.
- 2. Values guaranteed by design, not currently tested.

## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1
<del> </del>	2766 thi 0



\* Includes jig and scope capacitances.

## SIGNAL DESCRIPTIONS:

INPUTS:

#### **DATA IN (Do - D17)**

Data inputs for 18-bit wide data.

#### CONTROLS:

#### RESET (RS)

Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag (\overline{FF}, Half-Full Flag (\overline{HF}), and Programmable Almost-Full Flag (\overline{PAF}) will be reset to HIGH after tRSF. The Empty Flag (\overline{FPAE}) will be reset to LOW after tRSF. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

#### WRITE CLOCK (WCLK)

A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data set-up and hold times must be met with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

## WRITE ENABLE (WEN)

When Write Enable (WEN) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

When WEN is HIGH, the input register holds the previous data and no new data is loaded into the FIFO.

To prevent data overflow, the Full Flag (FF) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the FF will go HIGH after tWFF allowing a write to begin. WEN is ignored when the FIFO is full.

## **READ CLOCK (RCLK)**

Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK), when Output Enable ( $\overline{OE}$ ) is set LOW.

The write and read clocks can be asynchronous or coincident.

#### READ ENABLE (REN)

When Read Enable (REN) is LOW, data is loaded into the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When REN is HIGH, the output register holds the previous data and no new data is loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, inhibiting further read operations. Once

a write is performed, the EF will go HIGH after tREF and a read can begin. REN is ignored when the FIFO is empty.

## **OUTPUT ENABLE (OE)**

When Output Enable  $(\overline{OE})$  is enabled (LOW), the parallel output buffers receive data from the output register. When  $\overline{OE}$  is disabled (HIGH), the Q output data bus is in a high-impedance state.

## LOAD (LD)

The IDT72205LB/72215LB/72225LB/72235LB/72245LB devices contain two 12-bit offset registers with data on the inputs, or read on the outputs. When the Load ( $\overline{\text{LD}}$ ) pin is set LOW and  $\overline{\text{WEN}}$  is set LOW, data on the inputs D0-D11 is written into the Empty offset register on the first LOW-to-HIGH transition of the write clock (WCLK). When the  $\overline{\text{LD}}$  pin and ( $\overline{\text{WEN}}$ ) are held LOW then data is written into the Full offset register on the second LOW-to-HIGH transition of the write clock (WCLK). The third transition of the write clock (WCLK) again writes to the Empty offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the  $\overline{\text{LD}}$  pin HIGH, the FIFO is returned to normal read/write operation. When the LD pin is set LOW, and  $\overline{\text{WEN}}$  is LOW, the next offset register in sequence is written.

When the  $\overline{LD}$  pin is LOW and  $\overline{WEN}$  is HIGH, the WCLK input is disabled; then a signal at this input can neither increment the write offset register pointer, nor execute a write.

The contents of the offset registers can be read on the output lines when the LD pin is set LOW and REN is set LOW; then, data can be read on the LOW-to-HIGH transition of the read clock (RCLK). The act of reading the control registers employs a dedicated read offset register pointer. (The read and write pointers operate independently).

A read and a write should not be performed simultaneously to the offset registers.

LD	WEN	WCLK <sup>(1)</sup>	Selection
0	0		Writing to offset registers: Empty Offset Full Offset
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

The same selection sequence applies to reading from the registers. REN is enabled and read is performed on the LOW-to-HIGH transition of RCLK.

Figure 2. Write Offset Register

## 5

#### First Load (FL)

First Load ( $\overline{\text{FL}}$ ) is grounded to indicate operation in the Single Device or Width Expansion mode. In the Depth Expansion configuration,  $\overline{\text{FL}}$  is grounded to indicate it is the first device loaded and is set to HIGH for all other devices in the daisy chain. (See Operating Configurations for further details.)

## WRITE EXPANSION INPUT (WXI)

This is a dual purpose pin. Write Expansion In  $(\overline{WXI})$  is grounded to indicate operation in the Single Device or Width Expansion mode.  $\overline{WXI}$  is connected to Write Expansion Out  $(\overline{WXO})$  of the previous device in the Depth Expansion or Daisy Chain mode.

#### **READ EXPANSION INPUT (RXI)**

This is a dual purpose pin. Read Expansion In  $(\overline{RXI})$  is grounded to indicate operation in the Single Device or Width Expansion mode.  $\overline{RXI}$  is connected to Read Expansion Out  $(\overline{RXO})$  of the previous device in the Depth Expansion or Daisy Chain mode.

## **OUTPUTS:**

#### FULL FLAG (FF)


The Full Flag (FF) will go LOW, inhibiting further write operation, indicating that the device is full. If no reads are performed after Reset (RS), the Full Flag (FF) will go LOW after 256 writes for the IDT72205LB, 512 writes for the IDT72215LB, 1024 writes for the IDT72225LB, 2048 writes for the IDT72235LB and 4096 writes for the IDT72245LB.


The Full Flag (FF) is updated on the LOW-to-HIGH transition of the write clock (WCLK).

## **EMPTY FLAG (EF)**

The Empty Flag (EF) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The  $\overline{\text{EF}}$  is updated on the LOW-to-HIGH transition the read clock (RCLK).





NOTE: 2766 drw 06

1. Any bits of the offset register not being programmed should be set to zero.

Figure 3. Offset Register Location and Default Values

## TABLE I — STATUS FLAGS

	Nun	nber of Words in FIF	0						
72205	72215	72225	72235	72245	FF	PAF	HF	PAE	EF
0	0	0	0	0	Н	Ξ	Ι	Г	L
1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	Н	Ι	Ι	L	Н
(n + 1) to 128	(n + 1) to 256	(n + 1) to 512	(n + 1) to 1024	(n + 1) to 2048	H	Η	I	Ι	Н
129 to (256-(m+1))	257 to (512-(m+1))	513 to (1024-(m+1))	1025 to (2048-(m+1))	2049 to (4096-(m+1))	Н	Η	г	Τ	Н
(256-m) <sup>(2)</sup> to 255	(512-m) <sup>(2)</sup> to 511	(1024-m) <sup>(2)</sup> to 1023	(2048-m) <sup>(2)</sup> to 2047	(4096-m) <sup>(2)</sup> to 4095	Н	L	L	Н	Н
256	512	1024	2048	4096	L	L	L	Н	Н

1. n = Empty Offset (Default Values: 72205 n=31, 72215 n = 63, 72225/72235/72245 n = 127)

2. m = Full Offset (Default Values : 72205 n=31, 72215 n = 63, 72225/72235/72245 n = 127)

## PROGRAMMABLE ALMOST-FULL FLAG (PAF)

The Programmable Almost-Full Flag ( $\overline{PAF}$ ) will go LOW when FIFO reaches the Almost-Full condition. If no reads are performed after Reset ( $\overline{RS}$ ), the  $\overline{PAF}$  will go LOW after (256-m) writes for the IDT72205LB, (512-m) writes for the IDT72215LB, (1024-m) writes for the IDT72225LB, (2048-m) writes for the IDT72235LB and (4096-m) writes for the IDT72245LB. The offset "m" is defined in the FULL offset register.

If there is no Full offset specified, the PAF will be LOW when the device is 31 away from completely full for 72205LB, 63 away from completely full for 72215LB, and 127 away from completely full for 72225LB/72235LB/72245LB.

The  $\overline{\text{PAF}}$  is asserted LOW on the LOW-to-HIGH transition of the write clock (WCLK).  $\overline{\text{PAF}}$  is reset to HIGH on the LOW-to-HIGH transition of the read clock (RCLK). Thus  $\overline{\text{PAF}}$  is asychronous.

#### PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)

The Programmable Almost-Empty Flag (PAE) will go LOW when the read pointer is "n+1" locations less than the write pointer. The offset "n" is defined in the EMPTY offset register.

If there is no Empty offset specified, the Programmable Almost Empty Flag (PAE) will be LOW when the device is 31 away from completely empty for 72205LB, 63 away from completely empty for 72215LB, and 127 away from completely empty for 72225LB/72235LB/72245LB.

The  $\overline{PAE}$  is asserted LOW on the LOW-to-HIGH transition of the read clock (RCLK).  $\overline{PAE}$  is reset to HIGH on the LOW-to-HIGH transition of the write clock (WCLK). Thus  $\overline{PAF}$  is asychronous.

#### WRITE EXPANSION OUT/HALF-FULL FLAG (WXO/HF)

This is a dual-purpose output. In the Single Device and Width Expansion mode, when Write Expansion In  $(\overline{WXI})$  is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the LOW-to-HIGH transition of the next write cycle, the Half-Full Flag goes LOW

and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{HF}$ ) is then reset to HIGH by the LOW-to-HIGH transition of the read clock (RCLK). The  $\overline{HF}$  is asychronous.


In the Depth Expansion or Daisy Chain mode,  $\overline{WXI}$  is connected to  $\overline{WXO}$  of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device writes to the last location of memory.

## READ EXPANSION OUT (RXO)

In the Depth Expansion or Daisy Chain configuration, Read Expansion In  $(\overline{RXI})$  is connected to Read Expansion Out  $(\overline{RXO})$  of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device reads from the last location of memory.

## **DATA OUTPUTS (Q0-Q17)**


Q0-Q17 are data outputs for 18-bit wide data.



#### NOTES:

- 1. After reset, the outputs will be LOW if  $\overline{OE} = 0$  and tri-state if  $\overline{OE} = 1$ .
- 2. The clocks (RCLK, WCLK) can be free-running during reset.

Figure 5. Reset Timing<sup>(2)</sup>




2766 drw 08

## NOTE:

1. ISKEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tsxew1, then FF may not change state until the next WCLK edge.

Figure 6. Write Cycle Timing




2766 drw 09

## NOTE:

1. tskewz is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewz, then EF may not change state until the next RCLK edge.

Figure 7. Read Cycle Timing



- When tskew₂ ≥ minimum specification, the (maximum) = telk + tskew₂. When tskew₂ < minimum specification, the (maximum) = either 2 \* telk + tskew₂ or telk + tskew₂. The Latency Timing applies only at the Empty Boundary (EF = LOW).</li>
   The first word is available the cycle after EF goes HIGH, always.

Figure 8. First Data Word Latency after Reset with Simultaneous Read and Write




Figure 9. Full Flag Timing

1. tskew is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew, then FF may not change state until the next WCLK edge.




Figure 10. Empty Flag Timing

1. When tskew₂ ≥ minimum specification, tral (maximum) = tclk + tskew₂. When tskew₂ < minimum specification, tral (maximum) = either 2\*tclk + tskew₂ or tclk + tskew₂. The Latency Timing apply only at the Empty Boundary (EF = LOW).




Figure 11. Write Programmable Registers






Figure 12. Read Programmable Registers

15



1. PAE is offset = n. Number of data words written into FIFO already = n.

Figure 13. Programmable Almost Empty Flag Timing



#### NOTES:

- 1. PAF offset = m. Number of data words written into FIFO already = 256 m + 1 for the IDT72205B, 512 m + 1 for the IDT72215B, 1024 m + 1 for the IDT72215B, 2048 m + 1 for the IDT72235B and 4096 m + 1 for the IDT72245B.
- 2. 256 m words in IDT72205B, 512 m words in IDT72215B, 1024 m words in IDT72225B, 2048 m words in IDT72235B and 4096 m words in IDT72245B.
- 3. 256 m + 1 words in IDT72205B, 512 m + 1 words in IDT72215B, 1024 m + 1 words in IDT72225B, 2048 m + 1 words in IDT72235B and 4096 m + 1 words in IDT72245B.

Figure 14. Programmable Almost-Full Flag Timing






Figure 15. Half-Full Flag Timing



Write to Last Physical Location.

Figure 16. Write Expansion Out Timing



1. Read from Last Physical Location.

Figure 17. Read Expansion Out Timing




Figure 18. Write Expansion In Timing




Figure 19. Read Expansion in Timing

## **OPERATING CONFIGURATIONS**

#### SINGLE DEVICE CONFIGURATION

A single IDT72205LB/72215LB/72225LB/72235LB/72245LB may be used when the application requirements are for 256/512/1024/2048/4096 words or less. The IDT72205LB/

72215LB/72225LB/72235LB/72245LB are in a single Device Configuration when the Write Exansion In  $(\overline{WXI})$ , Read Expansion In  $(\overline{RXI})$ , and First Load  $(\overline{FL})$  control inputs are grounded (Figure 20).





Figure 20. Block Diagram of Single 256 x 18/512 x 18/1024 x 18/2048 x 18/4096 x 18 Synchronous FIFO

#### WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the Empty Flag and Full Flag. Because of variations in skew between RCLK and WCLK, it is possible for flag assertion and deassertion to vary by one cycle between FIFOs. To avoid

problems the user must create composite flags by ANDing the Empty Flags of every FIFO, and separately ANDing all Full Flags. Figure 21 demonstrates a 36-word width by using two IDT72205B/72215B/72225B/72235B/72245Bs. Any word width can be attained by adding additional IDT72205B/72215B/72225B/72235B/72245Bs. Please see the Application Note AN-83.



#### NOTE:

1. Do not connect any output control signals directly together.

Figure 21. Block Diagram of 256 x 36/512 x 36/1024 x 36/2048 x 36/4096 x 36 Synchronous FIFO Memory Used in a Width Expansion Configuration

# DEPTH EXPANSION CONFIGURATION (WITH PROGRAMMABLE FLAGS)

The IDT72205LB/72215LB/72225LB/72235LB/72245LB can easily be adapted to applications requiring more than 256/512/1024/2048/4096 words of buffering. Figure 22 shows Depth Expansion using three IDT72205LB/72215LB/72225LB/72235LB/72245LBs. Maximum depth is limited only by signal loading. Follow these steps:

- 1. The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the HIGH state.
- The Write Expansion Out (WXO) pin of each device must be tied to the Write Expansion In (WXI) pin of the next device. See Figure 24.
- The Read Expansion Out (RXO) pin of each device must be tied to the Read Expansion In (RXI) pin of the next device. See Figure 24.
- 5. All Load (LD) pins are tied together.
- 6. The Half-Full Flag (HF) is not available in the Depth Expansion Configuration.
- EF, FF, PAE, and PAF are created with composite flags by ORing together every respective flags for monitoring. The composite PAE and PAF flags are not precise.





Figure 22. Block Diagram of 768 x 18/1536 x 18/3072 x 18/6144 x 18/12288 x 18 Synchronous FIFO Memory With Programmable Flags used in Depth Expansion Configuration

## ORDERING INFORMATION



2766 drw 25



## **DUAL CMOS SyncFIFO™**

PRELIMINARY IDT72801 IDT72811 IDT72821 IDT72831 IDT72841

#### **FEATURES:**

- The 72801 is equivalent to two 72201 256 x 9 FIFOs
- The 72811 is equivalent to two 72211 512 x 9 FIFOs
- The 72821 is equivalent to two 72221 1024 x 9 FIFOs
- The 72831 is equivalent to two 72231 2048 x 9 FIFOs
- The 72841 is equivalent to two 72241 4096 x 9 FIFOs
- Offers optimal combination of large capacity, high speed, design flexibility and small footprint
- Ideal for prioritization, bidirectional, and width expansion applications
- 15 ns read/write cycle time FOR THE 72801/72811
- 20 ns read/write cycle time FOR THE 72821/72831/72841
- · Separate control lines and data lines for each FIFO
- Separate empty, full, programmable almost-empty and almost-full flags for each FIFO
- · Enable puts output data lines in high-impedance state
- · Space-saving 64-pin Thin Quad Flat Pack (TQFP)

#### **DESCRIPTION:**


72801/72811/72821/72831/72841 are dual synchronous (clocked) FIFOs. The device is functionally equivalent to two 72201/72211/72221/72231/72241 FIFOs in a single package

with all associated control, data, and flag lines assigned to separate pins.

Each of the two FIFOs (designated FIFO A and FIFO B) contained in the 72801/72811/72821/72831/72841 has a 9-bit input data port (DA0 - DA8), DB0 - DB8) and a 9-bit output data port (QA0 - QA8, QB0 - QB8). Each input port is controlled by a free-running clock(WCLKA, WCLKB), and two write enable pins (WENA1, WENA2, WENB1, WENB2). Data is written into each of the two arrays on every rising clock edge of the write clock (WCLKA WCLKB) when the appropriate write enable pins are asserted.

The output port of each FIFO bank is controlled by its associated clock pin (RCLKA, RCLKB) and two read enable pins (RENA1, RENA2, RENB1, RENB2). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin (OEA, OEB) is provided on the read port of each FIFO for three-state output control

Each of the two FIFOs has two fixed flags, empty (EFA, EFB) and full (FFA, FFB). Two programmable flags, almost-empty (PAEA, PAEB) and almost-full (PAFA, PAFB), are provided for each FIFO bank to improve memory utilization. If not programmed, the programmable flags default to empty+7 for PAEA



SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

and PAEB, and full-7 for PAFA and PAFB.


The 72801/72811/72821/72831/72841 architecture lends

itself to many flexible configurations such as:

- · 2-level priority data buffering
- · Bidirectional operation
- · Width expansion
- Depth expansion

This FIFO is fabricated using IDTs high-performance submicron CMOS technology.

## **FUNCTIONAL BLOCK DIAGRAM**



## PIN DESCRIPTIONS

The 72801/72811/72821/72831/72841s two FIFOs, referred to as FIFO A and FIFO B, are identical in every respect. The following description defines the input and output signals for

 $\ensuremath{\mathsf{FIFO}}$  A. The corresponding signal names for  $\ensuremath{\mathsf{FIFO}}$  B are provided in parentheses.

Symbol	Name I/O		Description
DA0-DA8	A Data Inputs	_	9-bit data inputs to RAM array A.
DB0-DB8	B Data Inputs	1	9-bit data inputs to RAM array B.
RSA, RSB	Reset		When RSA (RSB) is set LOW, the associated internal read and write pointers of array A (B) are set to the first location; FFA (FFB) and PAFA (PAFB) go HIGH, and PAEA (PAEB) and EFA (EFB go LOW. After power-up, a reset of both FIFOs A and B is required before an initial WRITE.
WCLKA WCLKB	Write Clock	_	Data is written into the FIFO A (B) on a LOW-to-HIGH transition of WCLKA (WCLKB) when the write enable(s) are asserted.
WENA1 WENB1	Write Enable 1	ı	If FIFO A (B) is configured to have programmable flags, WENA1 (WENB1) is the only write enable pin that can be used. When WENA1 (WENB1) is LOW, data A (B) is written into the FIFO on every LOW-to-HIGH transition WCLKA (WCLKB). If the FIFO is configured to have two write enables, WENA1 (WENB1) must be LOW and WENA2 (WENB2) must be HIGH to write data into the FIFO. Data will not be written into the FIFO if FFA (FFB) is LOW.
WENA2/LDA WENB2/LDB	Write Enable 2/ Load		FIFO A (B) is configured at reset to have either two write enables or programmable flags. If \$\overline{LDA}\$ (\$\overline{LDB}\$) is HIGH at reset, this pin operates as a second write enable. If \$WENA2/\overline{LDA}\$ (\$WENB2/\overline{LDB}\$) is LOW at reset this pin operates as a control to load and read the program mable flag offsets for its respective array. If the FIFO is configured to have two write enables, \$\overline{WENB1}\$) must be LOW and \$WENA2\$ (\$WENB2\$) must be HIGH to write data into FIFO A (B). Data will not be written into FIFO A (B) if \$\overline{FFA}\$ (\$\overline{FFB}\$) is LOW. If the FIFO is configured to have programmable flags, \$\overline{LDA}\$ (\$\overline{LDB}\$) is held LOW to write or read the programmable flag offsets.
QA0-QA8	A Data Outputs	0	9-bit data outputs from RAM array A.
QB0-QB8	B Data Outputs	0	9-bit data outputs from RAM array B.
RCLKA RCLKB	Read Clock	-	Data is read from FIFO A (B) on a LOW-to-HIGH transition of RCLKA (RCLKB) when RENAT (RENB1) and RENA2 (RENB2) are asserted.
RENA1 RENB1	Read Enable 1	1	When RENAT (RENBT) and RENA2 (RENB2) are LOW, data is read from FIFO A (B) on every LOW-to-HIGH transition of RCLKA (RCLKB). Data will not be read from Array A (B) if EFA (EFB) is LOW.
RENA2 RENB2	Read Enable 2	_	When RENAT (RENBT) and RENA2 (RENB2) are LOW, data is read from the FIFO A (B) on every LOW-to-HIGH transition of RCLKA (RCLKB). Data will not be read from array A (B) if the EFA (EFB) is LOW.
OEA OEB	Output Enable	_	When OEA (OEB) is LOW, outputs DAo-DA8 (DBo-DB8) are active. If OEA (OEB) is HIGH, the outputs DAo-DA8 (DBo-DB8) will be in a high-impedance state.
EFA EFB	Empty Flag	0	When EFA (EFB) is LOW, FIFO A (B) is empty and further data reads from the output are inhibited. When EFA (EFB) is HIGH, FIFO A (B) is not empty. EFA (EFB) is synchronized to RCLKA (RCLKB).
PAEA PAEB	Programmable Almost-Empty Flag	0	When PAEA (PAEB) is LOW, FIFO A (B) is almost empty based on the offset programmed into the appropriate offset register. The default offset at reset is Empty+7. PAEA (PAEB) is synchronized to RCLKA (RCLKB).
PAFA PAFB	Programmable Almost-Full Flag	0	When PAFA (PAFB) is LOW, FIFO A (B) is almost full based on the offset programmed into the appropriate offset register. The default offset at reset is Full-7. PAFA (PAFB) is synchronized to WCLKA (WCLKB).
FFA FFB	Full Flag	0	When FFA (FFB) is LOW, FIFO A (B) is full and further data writes into the input are inhibited. When FFA (FFB) is HIGH, FIFO A (B) is not full. FFA (FFB) is synchronized to WCLKA (WCLKB).
Vcc	Power		+5V power supply pin.
GND	Ground		0V ground pin.

3034 tbl 01

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

3034 tbl 02

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of the specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0	_	_	V
VIL	Input Low Voltage	_		0.8	٧

3034 tbl 03

**CAPACITANCE** ( $TA = +25^{\circ}C$ , f = 1.0 MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN <sup>(2)</sup>	Input Capacitance	VIN = 0V	10	pF
Cout <sup>(1,2)</sup>	Output Capacitance	Vout = 0V	10	pF

NOTE:

1. With output deselected (OEA, OEB = HIGH).

3034 tbl 04

## DC ELECTRICAL CHARACTERISTICS

(Commercial:  $VCC = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ )

			IDT72801 IDT72811 Commercial tc.к = 15, 20, 25, 35ns				
Symbol	Parameter	Min.	Тур.	Max.	Unit		
<sub>L </sub> (1)	Input Leakage Current (Any Input)	-1	_	-1	μΑ		
1LO <sup>(2)</sup>	Output Leakage Current	-10	_	10	μА		
Vон	Output Logic "1" Voltage, IOH = -2 mA	2.4	_		V		
Vol	Output Logic "0" Voltage, lot = 8 mA			0.4	V		
1cc <sup>(3)</sup>	Active Power Supply Current	_	_	270	mA		

3034 tbl 05

Symbol	Parameter	Min.	s Max.	Unit	
ILI <sup>(1)</sup>	Input Leakage Current (Any Input)	-1		-1	μА
lLO <sup>(2)</sup>	Output Leakage Current	-10	<del>-</del>	10	μА
Vон	Output Logic "1" Voltage, loн = -2 mA	2.4	_	_	V
Vol	Output Logic "0" Voltage, loL = 8 mA	_	_	0.4	V
Icc <sup>(3)</sup>	Active Power Supply Current	_	_	300	mA

5.15

3034 tbl 06

4

## NOTES:

NOTE:

- 1. Measurements with  $0.4 \le VIN \le VCC$ .
- 2. OEA, OEB  $\geq$  VIH, 0.4  $\leq$  VOUT  $\leq$  VCC.
- Measurements are made with outputs open. Tested at fCLK = 20MHz. ICC limits applicable when using both banks of FIFO's

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ )

<u> </u>	Clai. VCC = 3V ± 10/8, 1A = 0 0 10 +/ 0 0/	Commercial								
		IDT72801L15  IDT72801L20		IDT72801L25  IDT72801L35		801L35				
{		IDT72	IDT72811L15   IDT72811L20		IDT72811L25   IDT72811L35					
		İ	IDT72821L20		IDT72821L25  IDT72821L35					
				IDT72	831L20	IDT72831L25  ID		IDT72	IDT72831L35	
		Ì		IDT72841L20		IDT72841L25   IDT72841L35				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fS	Clock Cycle Frequency	<u> </u>	66.7		50	<u> </u>	40		28.6	MHz
tA	Data Access Time	2	10_	_2	12	3	15	3	20	ns
tCLK	Clock Cycle Time	15 <sup>(1)</sup>		20		25		35		ns
tCLKH	Clock High Time	6		8		10		14		ns
tCLKL	Clock Low Time	6		8		10		14		ns
tDS	Data Set-up Time	4		5		6		8		ns
tDH	Data Hold Time	1		_1		1		2		ns
tENS	Enable Set-up Time	4		5		6		8		ns
tENH	Enable Hold Time	1		_1		1		2		ns
tRS	Reset Pulse Width <sup>(2)</sup>	15		20		25		35		ns
tRSS	Reset Set-up Time	15		20		25		35		ns
tRSR	Reset Recovery Time	15		20		25		35		ns
tRSF	Reset to Flag Time and Output Time	<u> </u>	15		20		25		35	ns
tOLZ	Output Enable to Output in Low-Z(3)	0		0		0		0		ns
tOE	Output Enable to Output Valid	3	8	3	10	3	13	3	15	ns
tOHZ	Output Enable to Output in High-Z <sup>(3)</sup>	3	8	3	10_	3	13	3	_15	ns
tWFF	Write Clock to Full Flag		10		12		15	<u> </u>	20	ns
tREF	Read Clock to Empty Flag	<u>l</u> =	10		12		15		20	ns
tPAF	Write Clock to Programmable Almost-Full Flag	<u> </u>	10	_	12		15		20	ns
tPAE	Read Clock to Programmable Almost-Empty Flag	_	10		12	_	15		20	ns
tSKEW1	Skew Time Between Read Clock and Write Clock for Empty Flag and Full Flag	6	_	8	_	10		12		ns
tSKEW2	Skew Time Between Read Clock and Write Clock for Programmable Almost-Empty Flag and Programmable Almost-Full Flag	28	_	35	_	40		42		ns

#### NOTES:

- 1. Regarding the 72801/72811: this spec is valid for programmable PAE or PAF offset values ≤ 63. For offset values ≥ 63, tclk = 20 ns. 2. Pulse widths less than minimum values are not allowed.

3. Values guaranteed by design, not currently tested.

## **AC TEST CONDITIONS**

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

3034 tbl 08




Figure 1. Output Load \*Includes jig and scope capacitances.

3034 tbl 07

#### SIGNAL DESCRIPTIONS

FIFO A and FIFO B are identical in every respect. The following description explains the interaction of input and output signals for FIFO A. The corresponding signal names for FIFO B are provided in parentheses.

## INPUTS:

Data In (Dao – Das, DBo – DBs) — Dao - Das are the nine data inputs for memory array A. DBo - DBs are the nine data inputs for memory array B.

## **CONTROLS:**

Reset (RSA, RSB) — Reset of FIFO A (B) is accomplished whenever RSA (RSB) input is taken to a LOW state. During reset, the internal read and write pointers associated with the FIFO are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag FFA (FFB) and Programmable Almost-Full Flag PAFA (PAFB) will be reset to HIGH after tRSF. The Empty Flag EFA (EFB) and Programmable Almost-Empty Flag PAEA (PAEB) will be reset to LOW after tRSF. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

Write Clock (WCLKA, WCLKB) — A write cycle to Array A (B) is initiated on the LOW-to-HIGH transition of WCLKA (WCLKB). Data set-up and hold times must be met with respect to the LOW-to-HIGH transition of WCLKA (WCLKB). The Full Flag FFA (FFB) and Programmable Almost-Full Flag PAFA (PAFB) are synchronized with respect to the LOW-to-HIGH transition of the write clock WCLKA (WCLKB).

The write and read clocks can be asynchronous or coincident.

Write Enable 1 (WENA1, WENB1) — If FIFO A (B) is configured for programmable flags, WENA1 (WENB1) is the only enable control pin. In this configuration, when WENA1 (WENB1) is LOW, data can be loaded into the input register of RAM Array A (B) on the LOW-to-HIGH transition of every write clock WCLKA (WCLKB). Data is stored in Array A (B) sequentially and independently of any on-going read operation.

In this configuration, when WENA1 (WENB1) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

If the FIFO is configured to have two write enables, which allows for depth expansion. See Write Enable 2 paragraph below for operation in this configuration.

To prevent data overflow, FFA (FFB) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the FFA (FFB) will go HIGH after tWFF, allowing a valid write to begin. WENA1 (WENB1) is ignored when FIFO A (B) is full.

Read Clock (RCLKA, RCLKB) — Data can be read from Array A (B) on the the LOW-to-HIGH transition of RCLKA (RCLKB). The Empty Flag EFA (EFB) and Programmable Almost-Empty Flag PAEA (PAEB) are synchronized with respect to the LOW-to-HIGH transition of RCLKA (RCLKB).

The write and read clock can be asynchronous or coincident.

Read Enables (RENA1, RENA2, RENB1, RENB2) — When both Read Enables RENA1, RENA2 (RENB1, RENB2) are LOW, data is read from Array A (B) to the output register on the LOW-to-HIGH transition of the read clock RCLKA (RCLKB).

When either of the two Read Enable RENA1, RENA2 (RENB1, RENB2) associated with FIFO A (B) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from FIFO A (B), the Empty Flag  $\overline{\text{EFA}}$  ( $\overline{\text{EFB}}$ ) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished,  $\overline{\text{EFA}}$  ( $\overline{\text{EFB}}$ ) will go HIGH after tREF and a valid read can begin. The Read Enables  $\overline{\text{RENA1}}$ ,  $\overline{\text{RENA2}}$  ( $\overline{\text{RENB1}}$ ),  $\overline{\text{RENB2}}$ ) are ignored when FIFO A (B) is empty.

Output Enable (OEA, OEB) — When Output Enable OEA (OEB) is enabled (LOW), the parallel output buffers of FIFO A (B) receive data from their respective output register. When Output Enable OEA (OEB) is disabled (HIGH), the QA (QB) output data bus is in a high-impedance state.

Write Enable 2/Load (WENA2/ $\overline{\text{LDA}}$ , WENB2/ $\overline{\text{LDB}}$ )—This is a dual-purpose pin. FIFO A (B) is configured at Reset to have programmable flags or to have two write enables, which allows depth expansion. If WENA2/ $\overline{\text{LDA}}$  (WENB2/ $\overline{\text{LDB}}$ ) is set HIGH at Reset  $\overline{\text{RSA}}$  = LOW ( $\overline{\text{RSB}}$  = LOW), this pin operates as a second write enable pin.

If FIFO A (B) is configured to have two write enables, when Write Enable 1 WENA1 (WENB1) is LOW and WENA2/LDA (WENB2/LDB) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock WCLKA (WCLKB). Data is stored in the array sequentially and independently of any on-going read operation.

In this configuration, when WENA1 (WENB1) is HIGH and/ or WENA2/LDA (WENB2/LDB) is LOW, the input register of Array A holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag FFA (FFB) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, FFA (FFB) will go HIGH after tWFF, allowing a valid write to begin. WENA1, (WENB1) and WENA2/ LDA (WENB2/LDB) are ignored when the FIFO is full.

FIFO A (B) is configured to have programmable flags when the WENA2/LDA (WENB2/LDB) is set LOW at Reset  $\overline{RSA} = LOW$  ( $\overline{RSB} = LOW$ ). Each FIFO contains four 8-bit offset registers which can be loaded with data on the inputs, or read on the outputs. See Figure 3 for details of the size of the registers and the default values.

LDA	WENA1	WCLKA <sup>(1)</sup>	OPERATION ON FIFO A
LUA		VVCLIOA. /	OF ENATION ON THE OR
LDB	WENB1	WCLKB <sup>(1)</sup>	OPERATION ON FIFO B
0	0		Empty Offset (LSB)
Į			Empty Offset (MSB)
			Full Offset (LSB)
1			Full Offset (MSB)
0	1		No Operation
1	0		Write Into FIFO
1	1	J	No Operation

1. The same selection sequence applies to reading from the registers. RENA1 and RENA2 (RENB1 and RENB2) are enabled and read is per-

Figure 2. Writing to Offset Registers for FIFOs A and B

formed on the LOW-to-HIGH transition of RCLKA (RCLKB).

If FIFO A (B) is configured to have programmable flags, when the WENA1 (WENB1) and WENA2/LDA (WENB2/LDB)

are set LOW, data on the DA (DB) inputs are written into the Empty (Least Significant Bit) offset register on the first LOWto-HIGH transition of the WCLKA (WCLKB). Data are written into the Empty (Most Significant Bit) offset register on the second LOW-to-HIGH transition of WCLKA (WCLKB), into the Full (Least Significant Bit) offset register on the third transition, and into the Full (Most Significant Bit) offset register on the fourth transition. The fifth transition of WCLKA (WCLKB) again writes to the Empty (Least Significant Bit) offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing LDA (LDB) HIGH, FIFO A (B) is returned to normal read/write operation. When LDA (LDB) is set LOW, and WENA1 (WENB1) is LOW, the next offset register in sequence is written.

The contents of the offset registers can be read on the QA (QB) outputs when WENA2/LDA (WENB2/LDB) is set LOW and both Read Enables RENA1, RENA2 (RENB1, RENB2) are set LOW. Data can be read on the LOW-to-HIGH transition of the read clock RCLKA (RCLKB).

A read and write should not be performed simultaneously to the offset registers.




Figure 3. Offset Register Formats and Default Values for the A and B FIFOs

5.15

## OUTPUTS:

Full Flag (FFA, FFB) — FFA (FFB) will go LOW, inhibiting further write operations, when Array A (B) is full. If no reads are performed after reset, FFA (FFB) will go LOW after 256 writes to the 72801's FIFO A (B), 512 writes to the 72811's FIFO A (B), 1024 writes to the 72821's FIFO A (B), 2048 writes to the 72831's FIFO A (B), or 4096 writes to the 72841's FIFO A (B).

FFA (FFB) is synchronized with respect to the LOW-to-HIGH transition of the write clock WCLKA (WCLKB).

**Empty Flag (EFA, EFB)** — EFA (EFB) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that Array A (B) is empty.

EFA (EFB) is synchronized with respect to the LOW-to-HIGH transition of the read clock RCLKA (RCLKB).

Programmable Almost–Full Flag (PAFA, PAFB) — PAFA (PAFB) will go LOW when the amount of data in Array A (B) reaches the Almost-Full condition. If no reads are performed after reset, PAFA (PAFB) will go LOW after (256-m) writes to the 72801's FIFO A (B), (512-m) writes to the 72811's FIFO A (B), (1024-m) writes to the 72821's FIFO A (B), (2048-m)

writes to the 72831's FIFO A (B), or (4096-m) writes to the 72841's FIFO A (B).

FFA (FFB) is synchronized with respect to the LOW-to-HIGH transition of the write clock WCLKA (WCLKB). The offset "m" is defined in the Full Offset Registers.

If there is no Full offset specified,  $\overline{PAFA}$  ( $\overline{PAFB}$ ) will go LOW at Full-7 words.

PAFA (PAFB) is synchronized with respect to the LOW-to-HIGH transition of the write clock WCLKA (WCLKB).

Programmable Almost–Empty Flag (PAEA, PAEB) — PAEA (PAEB) will go LOW when the read pointer is "n+1" locations less than the write pointer. The offset "n" is defined in the Empty Offset Registers. If no reads are performed after reset, PAEA (PAEB) will go HIGH after "n+1" writes to FIFO A (B).

If there is no Empty offset specified, PAEA (PAEB) will go LOW at Empty+7 words.

PAEA (PAEB) is synchronized with respect to the LOW-to-HIGH transition of the read clock RCLKA (RCLKB).

**Data Outputs (QA0 – QA8, QB0 – QB8)** — QA0 - QA8 are the nine data outputs for memory array A, QB0 - QB8 are the nine data outputs for memory array B.

TABLE 1: STATUS FLAGS FOR A AND B FIFOS

NUMBER OF WORDS IN ARRAY A			FFA	PAFA	PAEA	EFA
NUMBER OF WORDS IN ARRAY B		FFB	PAFB	PAEB	EFB	
72801 72811 72821						
0	0	0	H	Н	Ĺ	L
1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	Н	Н	L	Н
(n+1) to (256-(m+1))	(n+1) to (512-(m+1))	(n+1) to (1024-(m+1))	Н	Н	Н	Н
(256-m) <sup>(2)</sup> to 255	(512-m) <sup>(2)</sup> to 511	(1024-m) <sup>(2)</sup> to 1023	Н	L	Н	Н
256	512	1024	L	L	Н	Н


NUMBER OF WOR	FFA	PAFA	PAEA	EFA	
NUMBER OF WORDS IN ARRAY B		FFB	PAFB	PAEB	ĒFB
72831	72841				
0	0	Н	Н	L	L
1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	Н	Н	L	Н
(n+1) to (2048-(m+1))	(n+1) to (4096-(m+1))	Н	Н	Н	H
(2048-m) <sup>(2)</sup> to 2047	(4096-m) <sup>(2)</sup> to 4095	Н	L	Н	Н
2048	4096	L	L	Н	Н

NOTES:

1. n = Empty Offset (n = 7 default value)

2. m = Full Offset (m = 7 default value)


3034 tbl 09



- 1. Holding WENA2/LDA (WENB2/LDB) HIGH during reset will make the pin act as a second write enable pin. Holding WEN2/LDA (WENB2/LDB) LOW during reset will make the pin act as a load enable for the programmable flag offset registers.


  2. After reset, QAo - QAo (QBo - QBo) will be LOW if OEA (OEB) = 0 and tri-state if OEA (OEB) = 1.
- 3. The clocks RCLKA, WCLKA (RCLKB, WCLKB) can be free-running during reset.

Figure 4. Reset Timing




1. tskewt is the minimum time between a rising RCLKA (RCLKB) edge and a rising WCLKA (WCLKB) edge for FFA (FFB) to change during the current clock cycle. If the time between the rising edge of RCLKA (RCLKB) and the rising edge of WCLKA (WCLKB) is less than tskewt, then FFA (FFB) may not change state until the next RCLKA (RCLKB) edge.

Figure 5. Write Cycle Timing



1. tskew1 is the minimum time between a rising WCLKA (WCLKB) edge and a rising RCLKA (RCLKB) edge for EFA (EFB) to change during the current clock cycle. If the time between the rising edge of RCLKA (RCLKB) and the rising edge of WCLKA (WCLKB) is less than tskew1, then EFA (EFB) may not change state until the next RCLKA (RCLKB) edge.

Figure 6. Read Cycle Timing



 When tskew₁ ≥ minimum specification, tfrl = tclk + tskew₁ tskew₁ < minimum specification, tfrl = 2tclk + tskew₁ or tclk + tskew₁ The Latency Timings apply only at the Empty Boundary (EFA, EFB = LOW).

Figure 7. First Data Word Latency Timing






Figure 8. Full Flag Timing

5.15



When tskew₁ ≥ minimum specification, tral maximum = tclk + tskew₁ tskew₁ < minimum specification, tral maximum = 2tclk + tskew₁ or tclk + tskew₁</li>
 The Latency Timings apply only at at the Empty Boundary (EFA, EFB = LOW).


Figure 9. Empty Flag Timing



#### Notes:

- 1. PAF offset = m.
- 2. (256-m) words for the 72801, (512-m) words the 72811, (1024-m) words for the 72821, (2048-m) words for the 72831, or (4096-m) words for the 72841.
- 3. tskew2 is the minimum time between a rising RCLKA (RCLKB) edge and a rising WCLKA (WCLKB) edge for PAFA (PAFB) to change during that clock cycle. If the time between the rising edge of RCLKA (RCLKB) and the rising edge of WCLKA (WCLKB) is less than tskew2, then PAFA (PAFB) may not change state until the next WCLKA (WCLKB) rising edge.
- 4. If a write is performed on this rising edge of the write clock, there will be Full (m-1) words in FIFO A (B) when PAFA (PAFB) goes LOW.

Figure 10. Programmable Full Flag Timing



- 1. PAE offset = n.
- The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.
   The billise This.<
- 3. If a read is performed on this rising edge of the read clock, there will be Empty + (n-1) words in FIFO A (B) when PAEA (PAEB) goes LOW.

Figure 11. Programmable Empty Flag Timing

5.15




Figure 12. Write Offset Register Timing




Figure 13. Read Offset Register Timing

#### OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION — When FIFO A (B) is in a Single Device Configuration, the Read Enable 2 RENA2 (RENB2) control input can be grounded (see Figure 14). In

this configuration, the Write Enable 2/Load WENA2/LDA (WENB2/LDB) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 14. Block Diagram of One of the 72801/72811/72821/72831/72841's two FIFOs configured as a single device

WIDTH EXPANSION CONFIGURATION — Word width may be increased simply by connecting the corresponding input control signals of FIFOs A and B. A composite flag should be created for each of the end-point status flags FFA and FFB, also FFA and FFB). The partial status flags PAEA, PAFB, PAEA and PAFB can be detected from any one device. Figure 15 demonstrates an 18-bit word width using the two FIFOs contained in one IDT72801/72811/72821/72831/72841. Any word width can be attained by adding additional IDT2801/

72811/72821/72831/72841s.

When the IDT2801/72811/72821/72831/72841 is in a Width Expansion Configuration, the Read Enable 2 (RENA2 and RENB2) control inputs can be grounded (see Figure 15). In this configuration, the Write Enable 2/Load (WENA2/LDA, WENB2/LDB) pins are set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 15. Block diagram of the two FIFOs contained in one 72801/72811/72821/72831/72841configured for an 18-bit width-expansion

#### TWO PRIORITY DATA BUFFER CONFIGURATION

The two FIFOs contained in the IDT2801/72811/72821/72831/72841 can be used to prioritize two different types of data shared on a system bus. When writing from the bus to the FIFO, control logic sorts the intermixed data according to

type, sending one kind to FIFO A and the other kind to FIFO B. Then, at the outputs, each data type is transferred to its appropriate destination. Additional IDT2801/72811/72821/72831/72841s permit more than two priority levels. Priority buffering is particularly useful in network applications.




Figure 16. Block Diagram of Two Priority Configuration



### **BIDIRIECTIONAL CONFIGURATION**

The two FIFOs of the IDT2801/72811/72821/72831/72841 can be used to buffer data flow in two directions. In the

example that follows, a processor can write data to a peripheral controller via FIFO A, and, in turn, the peripheral controller can write the processor via FIFO B.




Figure 17. Block Diagram of Bidirectional Configuration


**DEPTH EXPANSION** — IDT2801/72811/72821/72831/72841 can be adapted to applications that require greater than 256/512/1024/2048/4096 words. The existence of double enable pins on the read and write ports allow depth expansion. The Write Enable 2/Load (WENA2, WENB2) pins are used as a second write enables in a depth expansion configuration, thus the Programmable flags are set to the default values. Depth expansion is possible by using one enable input for system control while the other enable input is controlled by expansion logic to direct the flow of data. A typical application

would have the expansion logic alternate data access from one device to the next in a sequential manner. The IDT2801/72811/72821/72831/72841 operates in the Depth Expansion configuration when the following conditions are met:

- 1. WENA2/LDA and WENB2/LDB pins are held HIGH during Reset so that these pins operate as second Write Enables.
  - 2. External logic is used to control the flow of data.

Please see the Application Note" DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOS USING THE RING COUNTER APPROACH" for details of this configuration.

#### ORDERING INFORMATION



3034 drw 20

## CMOS SyncBiFIFO™ 256 x 18 x 2 and 512 x 18 x 2

IDT72605 IDT72615

#### **FEATURES:**

- Two independent FIFO memories for fully bidirectional data transfers
- 256 x 18 x 2 organization (IDT 72605)
- 512 x 18 x 2 organization (IDT 72615)
- Synchronous interface for fast (20ns) read and write cycle times
- Each data port has an independent clock and read/write control
- Output enable is provided on each port as a three-state control of the data bus
- Built-in bypass path for direct data transfer between two ports
- Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO
- Programmable flag offset can be set to any depth in the FIFO
- The synchronous BiFIFO is packaged in a 64-pin TQFP (Thin Quad Flatpack), 68-pin PGA and 68-pin PLCC

#### **DESCRIPTION:**

The IDT72605 and IDT72615 are very high-speed, low-


power bidirectional First-In, First-Out (FIFO) memories, with synchronous interface for fast read and write cycle times. The SyncBiFIFO $^{\text{TM}}$  is a data buffer that can store or retrieve information from two sources simultaneously. Two Dual-Port FIFO memory arrays are contained in the SyncBiFIFO; one data buffer for each direction.

The SyncBiFIFO has registers on all inputs and outputs. Data is only transferred into the I/O registers on clock edges, hence the interfaces are synchronous. Each Port has its own independent clock. Data transfers to the I/O registers are gated by the enable signals. The transfer direction for each port is controlled independently by a read/write signal. Individual output enable signals control whether the SyncBiFIFO is driving the data lines of a port or whether those data lines are in a high-impedance state.

Bypass control allows data to be directly transferred from input to output register in either direction.

The SyncBiFIFO has eight flags. The flag pins are full, empty, almost-full, and almost-empty for both FIFO memories. The offset depths of the almost-full and almost-empty flags can be programmed to any location.

The SyncBiFIFO is fabricated using IDT's high-speed, submicron CMOS technology.





5.16


SyncBiFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

1

### **PIN CONFIGURATIONS**







TQFP Top View

## **PIN DESCRIPTION**

Symbol	Name	1/0	Description
Dao-Da17	Data A	1/0	Data inputs & outputs for the 18-bit Port A bus.
CSA	Chip Select A		Port A is accessed when CSA is LOW. Port A is inactive if CSA is HIGH.
R/W̄A	Read/Write A	Ī	This pin controls the read or write direction of Port A. If R/WA is LOW, Data A input data is written into Port A. If R/WA is HIGH, Data A output data is read from Port A. In bypass mode, when R/WA is LOW, message is written into A→B output register. If R/WA is HIGH, message is read from B→A output register.
CLKA	Clock A	ı	CLKa is typically a free running clock. Data is read or written into Port A on the rising edge of CLKa.
ĒNA !	Enable A	I	When ENA is LOW, data can be read or written to Port A. When ENA is HIGH, no data transfers occur.
ŌĒA	Output Enable A	ı	When R/ $\overline{W}$ a is HIGH , Port A is an output bus and $\overline{OE}$ a controls the high-impedance state of Dao-Da17. If $\overline{OE}$ a is HIGH, Port A is in a high-impedance state. If $\overline{OE}$ a is LOW while $\overline{CS}$ a is LOW and R/ $\overline{W}$ a is HIGH, Port A is in an active (low-impedance) state.
Ao, A1, A2	Addresses	1	When $\overline{\text{CS}}_{A}$ is asserted, Ao, A1, A2 and R/ $\overline{\text{W}}_{A}$ are used to select one of six internal resources.
DB0-DB17	Data B	1/0	Data inputs & outputs for the 18-bit Port B bus.
R/WB	Read/Write B	_	This pin controls the read or write direction of Port B. If R/WB is LOW, Data B input data is written into Port B. If R/WB is HIGH, Data B output data is read from Port B. In bypass mode, when R/WB is LOW, message is written into B→A output register. If R/WB is HIGH, message is read from A→B output register.
CLKB	Clock B		Clock B is typically a free running clock. Data is read or written into Port B on the rising edge of CLKs.
ENB	Enable B	ı	When $\overline{\text{EN}}_B$ is LOW, data can be read or written to Port B. When $\overline{\text{EN}}_B$ is HIGH, no data transfers occur.
ŌĒB	Output Enable B	_	When $P_i \overline{W}_B$ is HIGH , Port B is an output bus and $\overline{OE}_B$ controls the high-impedance state of DB0-DB17. If OEB is HIGH, Port B is in a high-impedance state. If $\overline{OE}_B$ is LOW while $P_i \overline{W}_B$ is HIGH, Port B is in an active (low-impedance) state.
EFAB	A→B Empty Flag	0	When EFAB is LOW, the A→B FIFO is empty and further data reads from Port B are inhibited. When EFAB is HIGH, the FIFO is not empty. EFAB is synchronized to CLKB. In the bypass mode, EFAB HIGH indicates that data Dao-Da17 is available for passing through. After the data DBo-DB17 has been read, EFAB goes LOW.
PAEab	A→B Programmable Almost-Empty Flag	0	When PAEAB is LOW, the A—B FIFO is almost empty. An almost empty FIFO contains less than or equal to the offset programmed into PAEAB Register. When PAEAB is HIGH, the A—B FIFO contains more than offset in PAEAB Register. The default offset value for PAEAB Register is 8. PAEAB is synchronized to CLKB.
PAFAB	A→B Programmable Almost-Full Flag	0	When PAFAB is LOW, the A $\rightarrow$ B FIFO is almost full. An almost full FIFO contains greater than the FIFO depth minus the offset programmed into PAFAB Register. When PAFAB is HIGH, the A $\rightarrow$ B FIFO contains less than or equal to the depth minus the offset in PAFAB Register. The default offset value for PAFAB Register is 8. PAFAB is synchronized to CLKA.
FFAB	A→B Full Flag	0	When FFAB is LOW, the A→B FIFO is full and further data writes into Port A are inhibited. When FFAB is HIGH, the FIFO is not full. FFAB is synchronized to CLKA. In bypass mode, FFAB tells Port A that a message is waiting in Port B's output register. If FFAB is LOW, a bypass message is in the register. If FFAB is HIGH, Port B has read the message and another message can be written into Port A.
EFBA	B→A Empty Flag	0	When EFBA is LOW, the B→A FIFO is empty and further data reads from Port A are inhibited. When EFBA is HIGH, the FIFO is not empty. EFBA is synchronized to CLKA. In the bypass mode, EFBA HIGH indicates that data DB0-DB17 is available for passing through. After the data DA0-DA17 has been read, EFBA goes LOW on the following cycle.
PAEBA	B→A Programmable Almost-Empty Flag	0	When PAEBA is LOW, the B→A FIFO is almost empty. An almost empty FIFO contains less than or equal to the offset programmed into PAEBA Register. When PAEBA is HIGH, the B→A FIFO contains more than offset in PAEBA Register. The default offset value for PAEBA Register is 8. PAEBA is synchronized to CLKA.
PAFBA	B→A Programmable Almost-Full Flag	0	When PAFBA is LOW, the B $ ightharpoonup$ A FIFO is almost full. An almost full FIFO contains greater than the FIFO depth minus the offset programmed into PAFBA Register. When PAFBA is HIGH, the B $ ightharpoonup$ A FIFO contains less than or equal to the depth minus the offset in PAFBA Register. The default offset value for PAFBA Register is 8. PAFBA is synchronized to CLKB.

## PIN DESCRIPTION (Continued)

Symbol	Name	1/0	Description							
FFBA	B→A Full Flag	0	When FFBA is LOW, the B→A FIFO is full and further data writes into Port B are inhibited. When FFBA is HIGH, the FIFO is not full. FFBA is synchronized to CLKB. In bypass mode, FFBA tells Port B that a message is waiting in Port A's output register. If FFBA is LOW, a bypass message is in the register. If FFBA is HIGH, Port A has read the message and another message can be written into Port B.							
BYPB	Port B Bypass Flag	0	This flag informs Port B that the Synchronous BiFIFO is in bypass mode. When BYPB is LOW, Port A has placed the FIFO into bypass mode. If BYPB is HIGH, the Synchronous BiFIFO passes data into memory. BYPB is synchronized to CLKB.							
RS	Reset	T	A LOW on this pin will perform a reset of all Synchronous BiFIFO functions.							
Vcc	Power	1	There are three +5V power pins for the PLCC and PGA packages and two for the TQFP.							
GND	Ground	1	There are seven ground pins for the PLCC and PGA packages and four for the TQFP.							

#### 2704 tbl 02

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to Ground	-0.5 to +7.0	-0.5 to +7.0	>
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

### NOTE:

2704 tbl 03 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC **OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0	-	_	٧
VIL <sup>(1)</sup>	Input Low Voltage			0.8	٧

## NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

#### 2704 tbl 04

## **CAPACITANCE** (TA = $+25^{\circ}$ C, F = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN <sup>(2)</sup>	Input Capacitance	VIN = 0V	10	рF
COUT <sup>(1,2)</sup>	Output Capacitance	VOUT = 0V	10	pF

#### NOTES:

1. With output deselected.

2704 tbl 05

2. Characterized values, not currently tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5V \pm 10\%$ . TA = 0°C to +70°C)

		to				
Symbol	Parameter	Min.	Тур.	Max.	Unit	
fiL <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_ [	1	μΑ	
loL <sup>(2)</sup>	Output Leakage Current	-10		10	μА	
Vон	Output Logic "1" Voltage IOUT = -2mA	2.4			V	
Vol	Output Logic "0" Voltage IOUT = 8mA			0.4	V	
Icc <sup>(3)</sup>	Average Vcc Power Supply Current		_	230	mA	

#### NOTES:

1. Measurements with 0.4V ≤ Vin ≤ Vcc.

- 2.  $\overline{OEA}$ ,  $\overline{OEB} \ge V_{IH}$ ;  $0.4 \le V_{OUT} \le V_{CC}$ .
- 3. Tested with outputs open. Testing frequency f=20MHz

## **AC TEST CONDITIONS**

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 2
	2704 tbl 0

+5V 1.1ΚΩ D.U.T. ← 680Ω 30pF\* 2704 drw 05

or equivalent circuit

### Figure 2. Output Load \* Includes jig and scope capacitances.

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V\pm10\%$ . TA = 0°C to +70°C)

		Commercial									
		72615L20									
Symbol	Parameter	7260 Min.	72605L20 Min. Max.		72605L25 Min. Max.		72605L35 Min. Max.		05L50 Max.	   Unit	Timing Figures
fclk	Clock frequency	IIIII	50		40		28	Min.	20	MHz	—
tCLK	Clock cycle time	20		25		35		50		ns	4,5,6,7
tCLKH	Clock HIGH time	8		10		14		20		ns	4,5,6,7,12,13,14,15
tolkl	Clock LOW time	8		10		14		20		ns	4,5,6,7,12,13,14,15
trs	Reset pulse width	20		25		35		50		ns	3
tRSS	Reset set-up time	12		15		21		30		ns	3
trsr	Reset recovery time	12		15		21		30		ns	3
tRSF	Reset to flags in intial state	1 =	27		28		35		50	ns	3
tA	Data access time	3	10	3	15	3	21	3	25	ns	5,7,8,9,10,11
tcs	Control signal set-up time <sup>(1)</sup>	6	<del>-</del>	6		8	_	10	_	ns	4,5,6,7,8,9,10,11, 12, 13,14,15
tсн	Control signal hold time <sup>(1)</sup>	1	-	1	-	1		1	_	ns	4,5,6,7,10,11,12, 13, 14,15
tDS	Data set-up time	6	_	6		8		10		ns	4,6,8,9,10,11
tDH	Data hold time	1		1.	-	1	_	1		ns	4,6
toe	Output Enable LOW to output data valid <sup>(2)</sup>	3	10	3	13	3	20	3	28	ns	5,7,8,9,10,11
toLZ	Output Enable LOW to data bus at Low-Z <sup>(2)</sup>	0	_	0		0	_	0	_	ns	5,7,8,9,10,11
tonz	Output Enable HIGH to data bus at High-Z <sup>(2)</sup>	3	10	3	13	3	20	3	28	ns	5,7,10,11
trr	Clock to Full Flag time		10	_	15		21	_	30	ns	4,6,10,11
ter	Clock to Empty Flag time	T —	10	_	15	_	21	_	30	ns	5,7,8,9,10,11
tPAE	Clock to Programmable Almost Empty Flag time	_	12	_	15	_	21	_	30	ns	12,14
tPAF	Clock to Programmable Almost Full Flag time	-	12	_	15	_	21	_	30	ns	13,15
tskew1	Skew between CLKA & CLKB for Empty/Full Flags <sup>(2)</sup>	10	_	12		17	_	20	_	ns	4,5,6,7,8,9,10,11
tskew2	Skew between CLKA & CLKB for Programmable Flags <sup>(2)</sup>	17	_	19	_	25	_	34		ns	4, 7,12,13,14,15

#### NOTES:

1. Control signals refer to  $\overline{CS}A$ ,  $R/\overline{W}A$ ,  $\overline{EN}A$ ,  $A_2$ ,  $A_1$ ,  $A_0$ ,  $R/\overline{W}B$ ,  $\overline{EN}B$ .

<sup>2.</sup> Minimum values are guaranteed by design.

#### **FUNCTIONAL DESCRIPTION**

IDTs SyncBiFIFO is versatile for both multiprocessor and peripheral applications. Data can be stored or retrieved from two sources simultaneously.

The SyncBiFIFO has registers on all inputs and outputs. Data is only transferred into the I/O registers on clock edges, hence the interfaces are synchronous. Two Dual-Port FIFO memory arrays are contained in the SyncBiFIFO; one data buffer for each direction. Each port has its own independent clock. Data transfers to the I/O registers are gated by the enable signals. The transfer direction for each port is controlled independently by a read/write signal. Individual output enable signals control whether the SyncBiFIFO is driving the data lines of a port or whether those data lines are in a high-impedance state. The processor connected to Port A of the BiFIFO can send or receive messages directly to the Port B device using the 18-bit bypass path.

The SyncBiFIFO can be used in multiples of 18-bits. In a 36-to 36-bit configuration, two SyncBiFIFOs operate in parallel. Both devices are programmed simultaneously, 18 data bits to each device. This configuration can be extended to wider bus widths (54- to 54-bits, 72- to 72-bits, etc.) by adding more SyncBiFIFOs to the configuration. Figure 1 shows multiple SyncBiFIFOs configured for multiprocessor communication.

The microprocessor or microcontroller connected to Port A controls all operations of the SyncBiFIFO. Thus, all Port A interface pins are inputs driven by the controlling processor. Port B interfaces with a second processor. The Port B control pins are inputs driven by the second processor.

#### RESET

Reset is accomplished whenever the Reset ( $\overline{RS}$ ) input is taken to a LOW state with  $\overline{CSA}$ ,  $\overline{ENA}$  and  $\overline{ENB}$  HIGH. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The  $A \rightarrow B$  and  $B \rightarrow A$  FIFO Empty Flags ( $\overline{EFAB}$ ,  $\overline{EFBA}$ ) and Programmable Almost Empty Flags ( $\overline{PAEAB}$ ,  $\overline{PAEBA}$ ) will be set to LOW after tRSF. The  $A \rightarrow B$  and  $B \rightarrow A$  FIFO Full Flags ( $\overline{FFAB}$ ,  $\overline{FFBA}$ ) will be set to HIGH after tRSF. After the reset, the offsets of the Almost-Empty Flags and Almost-Full Flags for the  $A \rightarrow B$  and  $B \rightarrow A$  FIFO offset default to 8.


#### **PORT A INTERFACE**

The SyncBiFIFO is straightforward to use in micro-processor-based systems because each port has a standard microprocessor control set. Port A interfaces with microprocessor through the three address pins (A2-A0) and a Chip Select  $\overline{CS}$ A pins. When  $\overline{CS}$ A is asserted, A2,A1,A0 and R/WA are used to select one of six internal resources (Table 1).

With A<sub>2</sub>=0 and A<sub>1</sub>=0, Ao determines whether data can be read out of output register or be written into the FIFO (A<sub>0</sub>=0), or the data can pass through the FIFO through the bypass path (A<sub>0</sub>=1).

With A2=1, four programmable flags (two A→B FIFO programmable flags and two B→A FIFO programmable flags) can be selected: the A→B FIFO Almost-Empty Flag Offset (A1=0, A0=0), A→B FIFO Almost-Full Flag Offset (A1=0, A0=1), B→A FIFO Almost-Empty Flag Offset (A1=1, A0=0), B→A FIFO Almost-Full Flag Offset (A1=1, A0=1).

Port A is disabled when CSA is deasserted and data A is in high-impedance state.



- 1. Upper SyncBiFIFO only is used in 18- to 18-bit configuration.
- 2. Control A Consists of R/WA, ENA, OEA, CSA, A2, A1, Ao. Control B consists of R/WB, ENB, OEB.

Figure 1. 36- to 36-bit Processor Interface Configuration.

<del>CS</del> A	R/₩A	ENA	ŌĒA	Data A I/O	Port A Operation
0	0	0	0		Data A is written on CLKA ≠. This write cycle immediately following low-impedance cycle is prohibited. Note that even though OEA = 0, a LOW logic level on R/WA, once qualified by a rising edge on CLKA, will put Data A into a high-impedance state.
0	0	0	1	ı	Data A is written on CLKA ≠
0	0	1	Х	i	Data A is ignored
0	1	0	0	0	Data is read <sup>(1)</sup> from RAM array to output register on CLKA ≠, Data A is low-impedance
0	1	0	1	0	Data is read <sup>(1)</sup> from RAM array to output register on CLKA ≠, Data A is high-impedance
0	1	1	0	0	Output register does not change(2), Data A is low-impedance
0	1	1	1	0	Output register does not change(2), Data A is high-impedance
1	0	X	Х		Data A is ignored <sup>(3)</sup>
1	1	Х	Х	0	Data A is high-impedance <sup>(3)</sup>

2704 tbl 09

- 1. When A2A1A0 = 000, the next B-A FIFO value is read out of the output register and the read pointer advances. If A2A1A0 = 001, the bypass path is selected and bypass data from the Port B input register is read from the Port A output register. If A2A1A00 = 1XX, a flag offset register is selected and its offset is read out through Port A output register.
- 2. Regardless of the condition of A2A1A0, the data in the Port A output register does not change and the B→A read pointer does not advance.
- 3. If CSA# is HIGH, then BYPB is HIGH. No bypass occur under this condition.

Table 1. Port A Operation Control Signals

#### **BYPASS PATH**

The bypass paths provide direct communication between Port A and Port B. There are two full 18-bit bypass paths, one in each direction. During a bypass operation, data is passed directly between the input and output registers, and the FIFO memory is undisturbed.

Port A initiates and terminates all bypass operations. The bypass flag,  $\overline{BYP}B$ , is asserted to inform Port B that a bypass operation is beginning. The bypass flag state is controlled by the Port A controls, although the  $\overline{BYP}B$  signal is synchronized to  $\overline{CLKB}$ . So,  $\overline{BYPB}$  is asserted on the next rising edge of  $\overline{CLKB}B$  when A2A1A0=001 and CSA is LOW. When Port A returns to normal FIFO mode (A2A1A0=000 or CSA is HIGH),  $\overline{BYPB}B$  is deasserted on the next  $\overline{CLKB}B$  rising edge.

Once the SyncBiFIFO is in bypass mode, all data transfers are controlled by the standard Port A (R/ $\overline{W}$ A,  $\overline{CLKA}$ ,  $\overline{ENA}$ A,  $\overline{OEA}$ ) and Port B (R/ $\overline{W}$ B,  $\overline{CLKB}$ ,  $\overline{ENB}$ ,  $\overline{OEB}$ ) interface pins. Each bypass path can be considered as a one word deep FIFO. Data is held in each input register until it is read. Since the controls of each port operate independently, Port A can be reading bypass data at the same time Port B is reading bypass data.

When R/WA and ENA is LOW, data on pins DAo-DA17 is written into Port A input register. Following the rising edge of CLKA for this write, the A→B Full Flag (FFAB) goes LOW. Subsequent writes into Port A are blocked by internal logic until FFAB goes HIGH again. On the next CLKB rising edge, the A→B Empty Flag (EFAB) goes HIGH indicating to Port B that data is available. Once R/WB is HIGH and ENB is LOW,

data is read into the Port B output register.  $\overline{OE}B$  still controls whether Port B is in a high-impedance state. When  $\overline{OE}B$  is LOW, the output register data appears at DBo-DB17.  $\overline{EF}AB$  goes LOW following the  $\overline{CLK}B$  rising edge for this read. FFAB goes HIGH on the next  $\overline{CLK}A$  rising edge, letting Port A know that another word can be written through the bypass path.

Bypass data transfers from Port B to Port A work in a similar manner with EFBA and FFBA indicating the Port A output register state.

When the Port A address changes from bypass mode (A2A1Ao=001) to FIFO mode (A2A1Ao=000) on the rising edge of  $\overline{\text{CLK}}$ A, the data held in the Port B output register may be overwritten. Unless Port A monitors the  $\overline{\text{BYPB}}$  pin and waits for Port B to clock out the last bypass word, data from the  $A \rightarrow B$  FIFO will overwrite data in the Port B output register.  $\overline{\text{BYPB}}$  will go HIGH on the rising edge of  $\overline{\text{CLKB}}$  signifying that Port B has finished its last bypass operation. Port B must read any bypass data in the output register on this last  $\overline{\text{CLKB}}$  clock or it is lost and the SyncBiFIFO returns to FIFO operations. It is especially important to monitor  $\overline{\text{BYPB}}$  when  $\overline{\text{CLKB}}$  is much slower than  $\overline{\text{CLKA}}$  to avoid this condition.  $\overline{\text{BYPB}}$  will also go HIGH after  $\overline{\text{CSA}}$  is brought HIGH; in this manner the Port B bypass data may also be lost.

Since the Port A processor controls  $\overline{\text{CS}}\text{A}$  and the bypass mode, this scenario can be handled for  $B{\to}A$  bypass data. The Port A processor must be set up to read the last bypass word before leaving bypass mode.

CSA	A2	<b>A</b> 1	Ao	Read	Write
0	0	0	0	B→A FIFO	A→B FIFO
0	0	0	1		oass Path
0	1	0	0	A→B FIFO A Flag (	Imost-Empty Offset
0	1	0	1	A→B FIFO Flag (	Almost-Full Offset
0	1	1	0	B→A FIFO A Flag (	Imost-Empty Offset
0	1	1	1		Almost-Full Offset
1	X	Х	Х	Port A D	Disabled

2704 tbl 10

Table 2. Accessing Port A Resources Using CSA, A2, A1, and A0.

#### **PORT A CONTROL SIGNALS**

The Port A control signals pins dictate the various operations shown in Table 2. Port A is accessed when  $\overline{CSA}$  is LOW, and is inactive if  $\overline{CSA}$  is HIGH.  $R/\overline{WA}$  and  $\overline{ENA}$  lines determine when Data A can be written or read. If  $R/\overline{WA}$  and  $\overline{ENA}$  are LOW, data is written into input register on the LOW-to-HIGH transition of  $\overline{CLKA}$ . If  $R/\overline{WA}$  is HIGH and  $\overline{OEA}$  is LOW, data comes out of bus and is read from output register into three-state buffer. Refer to pin descriptions for more information.

#### PROGRAMMABLE FLAGS

The IDT SyncBiFIFO has eight flags: four flags for A→B FIFO (ĒFAB, PĀĒAB, PĀĒAB, FFAB), and four flags for B→A FIFO (ĒFBA, PĀĒBA, PĀĒBA, FĒBA). The Empty and Full flags are fixed, while the Almost Empty and Almost Full offsets can be set to any depth through the Flag Offset Registers (see Table 3). The flags are asserted at the depths shown in the Flag Truth Table (Table 4). After reset, the programmable flag offsets are set to 8. This means the Almost Empty flags are asserted at Empty +8 words deep, and the Almost Full flags are asserted at Full -8 words deep.

The PAEAB is synchronized to CLKB, while PAEAB is synchronized to CLKA; and PAEBA is synchronized to CLKA, while PAEBA is synchronized to CLKA, while PAEBA is synchronized to CLKB. If the minimum time (tskEw2) between a rising CLKB and a rising CLKA is met, the flag will change state on the current clock; otherwise, the flag may not change state until the next clock rising edge. For the specific flag timings, refer to Figures 12-15.

#### PORT B CONTROL SIGNALS

The Port B control signal pins dictate the various operations shown in Table 5. Port B is independent of CSA. R/WB and ENB lines determine when Data can be written or read in Port B. If R/WB and ENB are LOW, data is written into input register, and on LOW-to-HIGH transition of CLKB data is written into

	17	16	15	14	13	12	11	10	9	8	7	6	5	. 4	3	2	1	0
PAEAB Register	Х	Х	Х	X	Х	Х	Х	Х	Х		A-;	B FIF	O Alm	ost-Er	npty F	lag O	fset	
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PAFAB Register	X	TX	TX	ŢΧ	X	X	X	X	ΪX	Ť	Ā.			most-f			set	Ť
	17	16	15	14	13	12	11	10	9	8	7			-4	3	2	1	0
PAEBA Register	X	T X	X	T X	X	X	X	X	ΓX	ΓŤ	<u>,</u> B→		O Alm	ost-Er			ffset	Ť
	17	16	15	14	13	12	11	10	9	8	7		5	4	3		1	0
PAFBA Register	X	TX	TX	ŢΧ	ΤX	T X	X	X	ΓX	Ť	В.			most-f			set .	٣
NOTE.																	2	704 tbl 11

NOTE:

1. Bit 8 must be set to 0 for the IDT72605 (256 x 18) Synchronous BiFIFO.

Table 3. Flag Offset Register Format.

	of Words FIFO				
From	То	百	PAE	PAF	<b>1</b> 7
. 0	0	LOW	LOW	HIGH	HIGH
1	n	HIGH	LOW	HIGH	HIGH
n+1	D-(m+1)	HIGH	HIGH	HIGH	HIGH
D-m	D-1	HIGH	HIGH	LOW	HIGH
D	D	HIGH	HIGH	LOW	LOW

NOTES:

n = Programmable Empty Offset (PAEAB Register or PAEBA Register)

m = Programmable Full Offset (PAFAB Register or PAFBA Register)

D = FIFO Depth (IDT72605 = 256 words, IDT72615= 512 words)

Table 4. Internal Flag Truth Table.

input register and the FIFO memory. If  $R/\overline{W}B$  is HIGH and  $\overline{OE}B$  is LOW, data comes out of bus and is read from output register into three-state buffer. In bypass mode, if  $R/\overline{W}B$  is LOW, bypass messages are transferred into  $B\to A$  output register. If  $R/\overline{W}A$  is HIGH, bypass messages are transferred into  $A\to B$  output register. Refer to pin descriptions for more information.

R/WB	ENB	ŌĒs	Data B I/O	Port B Operation
0	0	0	1	Data B is written on CLKB 1. This write cycle immediately following output low-impedance cycle is prohibited. Note that even though $\overline{OE}_B = 0$ , a LOW logic level on R/Ws, once qualified by a rising edge on CLKs, will put Data B into a high-impedance state.
0	0	1	1	Data B is written on CLKB ↑.
0	1	Х	Ī	Data B is ignored
1	0	0	0	Data is read <sup>(1)</sup> from RAM array to output register on CLKB ≠, Data B is LOW impedance
1	0	1	0	Data is read <sup>(1)</sup> from RAM array to output register on CLKB ≠, Data B is HIGH impedance
1	1	0	0	Output register does not change <sup>(2)</sup> , Data B is low-impedance
1	1	1	0	Output register does not change(2), Data B is high-impedance

NOTES:

- 1. When A<sub>2</sub>A<sub>1</sub>A<sub>0</sub> = 000 or 1XX, the next A→B FIFO value is read out of the output register and the read pointer advances. If A<sub>2</sub>A<sub>1</sub>A<sub>0</sub> = 001, the bypass path is selected and bypass data is read from the Port B output register.
- 2. Regardless of the condition of A₂A₁A₀, the data in the Port B output register does not change and the A→B read pointer does not advance.

Table 5. Port B Operation Control Signals.




Figure 3. Reset Timing

2704 drw 07




Figure 4. Port A (A→B) Write Timing




Figure 5. Port A (B→A) Read Timing




Figure 6. Port B (B→A) Write Timing






Figure 7. Port B (A→B) Read Timing




 When tskew₁ ≥ minimum specification, trRL(Max.) = tclk + tskew₁ tskew₁ < minimum specification, trRL(Max.) = 2tclk + tskew₁ or tclk + tskew₁ The Latency Timing applies only at the Empty Boundary (EF = LOW).

Figure 8. A→B First Data Word Latency after Reset for Simultaneous Read and Write




 When tskew₁ ≥ minimum specification, tFRL(Max.) = tclk + tskew₁ tskew₁ < minimum specification, tFRL(Max.) = 2tclk + tskew₁ The Latency Timing apply only at the Empty Boundary (EF = LOW).

Figure 9. B→A First Data Word Latency after Reset for Simultaneous Read and Write




- 1. When CSa is brought HIGH, A→B Bypass mode will switch to FIFO mode on the following CLKa LOW-to-HIGH transition.
- After the bypass operation is completed, the BYPs goes from LOW-to-HIGH; this will reset all bypass flags. The bypass path becomes available for the next bypass operation.
- When A-side changed from bypass mode into FIFO mode, B-side only has one cycle to read the bypass data. On the next cycle, B-side will be forced back to FIFO mode.

Figure 10. A→B Bypass Timing




- 1. When CSa is brought HIGH, A→B Bypass mode will switch to FIFO mode on the following CLKa going LOW-to-HIGH.
- 2. After the bypass operation is completed, the BYPs goes from LOW-to-HIGH; this will reset all bypass flags. The bypass path becomes available for the next bypass operation.
- 3. When A-side changed from bypass mode into FIFO mode, B-side only has one cycle to read the bypass data. On the next cycle, B-side will be forced back to FIFO mode.

Figure 11. B→A Bypass Timing




- 1. tskew2 the minimum time between a rising CLKa edge and a rising CLKa edge for PAEAB to change during that clock cycle. If the time between the rising edge of CLKa and the rising edge of CLKa is less than tskew, then PAEAB may not go HIGH until the next CLKB rising edge.
- 2. If a read is performed on this rising edge of the read clock, there will be Empty + (n + 1) words in the FIFO when PAE goes LOW.

Figure 12.  $A \rightarrow B$  Programmable Almost-Empty Flag Timing



- 1. tskewa is the minimum time between a rising CLKa edge and a rising CLKa edge for PAFaB to change during that clock cycle. If the time between the rising edge of CLKa and the rising edge of CLKa is less than tskewa, then PAFaB may not go HIGH until the next CLKa rising edge.
- 2. If a write is performed on this rising edge of the write clock, there will be Full (m + 1) words in the FIFO when PAF goes LOW.

Figure 13. A→B Programmable Almost-Full Flag Timing



- 1. tskewz is the minimum time between a rising CLKs edge and a rising CLKs edge for PAEsA to change during that clock cycle. If the time between the rising edge of CLKs and the rising edge of CLKs is less than tskewz, then PAEsA may not go HIGH until the next CLKs rising edge.
- 2. If a read is performed on this rising edge of the read clock, there will be Empty + (n 1) words in the FIFO when PAE goes LOW.





Figure 14. B→A Programmable Almost-Empty Flag Timing

- 1. tskew2 is the minimum time between a rising CLKa edge and a rising CLKa edge for PAFBA to change during that clock cycle. If the time between the rising edge of CLKa and the rising edge of CLKa is less than tskew2, then PAFBA may not go HIGH until the next CLKa rising edge.
- 2. If a write is performed on this rising edge of the write clock, there will be Full (m + 1) words in the FIFO when PAF goes LOW.

Figure 15. B→A Programmable Almost-Full Flag Timing

## 5

## **ORDERING INFORMATION**



2704 drw 20



## PARALLEL ASYNCHRONOUS SINGLE-BANK BIDIRECTIONAL FIFO 512 x 9, 1024 x 9, 2048 x 9

PRELIMINARY IDT7271 IDT7272 IDT7273

#### **FEATURES:**

- Bidirectional data transfer
- 512 x 9 organization (IDT7271)
- 1024 x 9 organization (IDT7272)
- 2048 x 9 organization (IDT7273)
- · Fast 15ns access time
- Single bank FIFO memory with data flow in one direction at a time
- Direction pin controls data flow from Port A-to-B, or Port B-to-A
- · Full and Empty flags
- Fixed Almost-Full and Almost-Empty partial flags
- · Bypass and Diagnostic modes
- 32-pin PLCC

#### **DESCRIPTION:**

The IDT7271/7272/7273 are very high speed, low power FIFO memories that enhance processor-to-processor and processor-to-peripheral communications. The 727x family use a single bank of memory; therefore, allowing one port to be accessed at any time. A direction pin (DIR) is provided to

determine data flow direction. When the DIR pin is Low, data flows from port A-to-B. Data flows in the opposite direction when the DIR pin is High.

A device reset can be initiated at any time by bringing the Reset ( $\overline{\text{RS}}$ ) pin LOW while holding the Read ( $\overline{\text{RD}}$ ), Bypass ( $\overline{\text{BYP}}$ ), Diagnostic ( $\overline{\text{DIAG}}$ ) and Write ( $\overline{\text{WR}}$ ) pins High


There are four separate flags on these BiFIFOs. The two end-point flags are Empty ( $\overline{\text{EF}}$ ) and Full ( $\overline{\text{FF}}$ ); and the two partial flags with fixed offset size of 07H (eight bytes from the boundaries) are Almost-Empty ( $\overline{\text{AE}}$ ) and Almost-Full ( $\overline{\text{AF}}$ ). All flags are active low.

Bypass control allows data to be directly transferred from port A to port B, or vice versa, without going through the memory array. The bypass mode can be set by asserting the BYP pin (active Low).

The diagnostic mode allows written data to be read through the same port. This provides systems memory self-test upon power up or after a system failure.

The IDT7271/2/3 are fabricated using IDT's high speed submicron CMOS technology.

#### **FUNCTIONAL BLOCK DIAGRAMS**




SyncFIFO is a trademark of Integrated Device Techology, Inc.

2529 drw 01

COMMERCIAL TEMPERATURE RANGE

**AUGUST 1993** 

## **PIN CONFIGURATIONS**



### PIN DESCRIPTION

Symbol	Name	I/O	Description
DQao-DQa8	Data A	1/0	9-bit data pins for port A. The DIR pin controls direction of these pins (input or output)
DQ80-DQ88	Data B	1/0	9-bit data pins for port B. The DIR pin controls state of these pins (inputs or outputs)
RDA	Read A	-1	This input pin controls port A read operation. In bypass mode this pin controls the A port output enables. Active Low input.
RDB	Read B	1	This input pin controls port B read operation. Active Low input.
WRA	Write A	I	This input pin controls port A write operation. In bypass mode this pin controls the port B output enables. Active Low input.
WRB	Write B	1	This input pin controls port B write operation. Active Low input.
DIR	Direction	1	This input pin determines data flow direction. When it is Low, data flows from port A to port B. When it is High, data flows in the opposite direction.
DIAG	Diagnostic	I	Once the data is loaded, the DIAG pin can be asserted followed by the DIR pin's state change, the written data can then be read through the same port.
BYP	Bypass	1	This input pin sets the FIFO in the bypass mode, in which the FIFO acts as a transceiver. Active Low input.
RS	Reset	1	This pin resets all functions. Active Low input.
ĀĒ	Partial Flag	0	This output pin is asserted when the FIFO is almost empty. Active Low output.
ĀF	Partial Flag	0	This output pin is asserted when the FIFO is almost full. Active Low output.
FF	Full Flag	0	This output is asserted when the FIFO is completely full. Active Low output.
<b>EF</b>	Empty Flag	0	This output is asserted when the FIFO is completely empty. Active Low output.
Vcc	Power		One +5V power pins.
GND	Ground		One ground pin at 0V.

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ŷ
Тѕтс	Storage Temperature	-55 to +125	-65 to +155	ô
lout	DC Output Current	50	50	mA

#### NOTE:

## RECOMMENDED DC **OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	5.0	5.5	<	
GND	Supply Voltage	0	0	0	V
ViH	Input High Votage	2.0	_		٧
VIL <sup>(1)</sup>	Input Low Voltage		_	0.8	V

NOTE:

2529 tbl 04

1. 1.5V undershoots are allowed for 10ns once per cycle.

### DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ )

		IDT7271L IDT7272L IDT7273L Commercial ta = 15, 20, 25, 35				
Symbol	Parameter	Min.	Тур.	Max.	Unit	
I <sub>IL</sub> (1)	Input Leakage Current (Any Input)	-1		1	μА	
IOL <sup>(2)</sup>	Output Leakage Current	-10		10	μА	
Vон	Output Logic "1" Voltage, IOUT = -2 mA	2.4	_	<del>-</del>	V	
Vol	Output Logic "0" Voltage, IOUT = 8 mA	_	_	0.4	V	
ICC1 <sup>(3)</sup>	Average Vcc Power Supply Current	_	75	120	mA	
ICC2 <sup>(3)</sup>	Average Standby Current (RA = WA = RB = WB = RS = VIH		. 8	15	mA	
Icc3 <sup>(3)</sup>	Power Down Current (All Inputs = Vcc - 0.2V)	_		8	mA	

#### NOTES:

- 1. Measurements with 0.4 ≤ Vin ≤ Vcc.
- 2.  $\overline{OE} \ge V_{H}$ ,  $0.4 \le V_{OUT} \le V_{CC}$ .
- 3. Tested at f = 20 MHz.

#### 2529 tbl 04

## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1
	2529 tbl 05

## **CAPACITANCE**(1) (TA = +25°C, f = 1.0 MHz)


Symbol	Parameter	Condition	Max.	Unit
CIN <sup>(3)</sup>	Input Capacitance	VIN = 0V	10	рF
Couт <sup>(2,3)</sup>	Output Capacitance	Vout = 0V	10	pF

#### NOTES:

2529 tb! 06

Figure 1. Output Load \*Includes jig and scope capacitances.

- 2. With output deselected.
- 3. Characterized values, not currently tested.



or equivalent circuit

2529 drw 04

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> This parameter is sampled and not 100% tested.

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to +70°C)

	Commercial									
		IDT72	IDT7271L15 IDT7272L15 IDT7273L15		IDT7271L20 IDT7272L20 IDT7273L20		IDT7271L25 IDT7272L25 IDT7273L25		IDT7271L35 IDT7272L35 IDT7273L35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Reset Tir	ming									
trsc	Reset Cycle Time	25		30	_	35		45		ns
trs	Reset Pulse Width	15		20		25		35		ns
trss	Reset Set-up Time	15		20		25	_	35		ns
trsr	Reset Recovery Time	10	_	10		10		15		ns
trfv	Reset to Flag Valid		15	_	20	[	25	_	35	ns
Read/Wr	ite Timing									
tA	Read Access Time	_	15 <sup>(1)</sup>	_	20	_	25	[	35	ns
tRC	Read Cycle Time	25		30	_	35		45		ns
trpw	Read Pulse Width	15 <sup>(1)</sup>		20	_	25		35		ns
trr	Read Recovery Time	10		10	_	10	_	10		ns
tov	Data valid from read pulse HIGH	3	_	3	_	3	_	3	_	ns
tRHZ	Read HIGH to data bus at High Z <sup>2)</sup>	_	15	_	16	—	18	_	20	ns
trlz	Read LOW to data bus at Low Z <sup>(2)</sup>	3	_	3		3	_	3	_	ns
twc	Write Cycle Time	25	_	30	_	35		45		ns
twpw	Write Pulse Width	15	_	20		25	_	35	_	ns
twn	Write Recovery Time	10		10	_	10	_	10	_	ns
tos	Data Set-up Time	12		13	_	15		18	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	1		ns
Direction	Change, Diagnostic and Bypass Timing									,
tDFWL	DIR Change to Write Low	15		20	_	25		35	_	ns
tDFV	DIR Change to Valid Flags	_	18	_	20	<u> </u>	20	T	30	ns
<b>t</b> DRL	DIR Change to Read Low	12	_	15	_	20	_	30	_	ns
tDHDGL	DIR Change to DIAG High	0		0		0	_	1		ns
tDRSU	DIR Setup	-7	_	10	_	10	_	20	_	ns
tDGLDC	DIAG Low to DIR Change	7		10	_	10	_	20	_	ns
tDGHWL	DIAG High to Write Low	15	_	20	_	25	_	35	_	ns
tdgwr	DIAG Low to Write Low (either port)	7		10	_	10		20		ns
tBYSU	BYP Set-up Time	7		10	_	10	_	20		ns
<b>t</b> BYA	Bypass Access Time		15		20		25		35	ns
tBYD	Bypass Delay Time		15		20	_	25		35	ns
Flag Timi	ing									
trerv	Full or Empty Flag Valid		15		15	_	20	_	30	ns
tafaev	Almost-Full or Empty Flag Valid	_	28		30		35	_	45	ns
NOTES:						•				2529 tbl 07

In diagnostic mode, ta(max) = 20ns, TRPW (min) = 20ns
 Values guaranteed by design, not currently tested.

#### **FUNCTIONAL DESCRIPTION**

IDT's Single-Bank BiFIFO family is versatile for both multiprocessor and peripheral applications. The 727x family is a low-cost solution for bidirectional systems where data flow in only one direction at a time is needed. The Single-Bank BiFIFO implies that there is only one bank of memory shared by two ports, with a direction pin provided for altering data flow direction.

Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{FF}$  is monitored on the writing side;  $\overline{EF}$  is monitored on the reading side). In general a write cycle cannot be allowed to begin if  $\overline{FF}$  is asserted and a read cycle cannot be allowed to begin if  $\overline{EF}$  is asserted. For additional information, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs.

#### Reset

A reset is initiated by bringing the Reset ( $\overline{RS}$ ) pin Low, while holding the Read ( $\overline{RD}$ ), Bypass ( $\overline{BYP}$ ), Diagnostic ( $\overline{DIAG}$ ) and Write ( $\overline{WR}$ ) pins High. After a device reset, all internal pointers are cleared and flags are adjusted accordingly. For proper device operation, all control inputs pins must be stable before the reset signal is deasserted. A recovery time is required before loading the device or altering operation mode (Bypass, Diagnostic, etc).

### **Flags**

There are four separate flags on the 7271/2/3 BiFIFO, two partial flags, a full flag and an empty flag. All are active low. The two partial flags are the Almost Full ( $\overline{AF}$ ) and the Almost Empty ( $\overline{AE}$ ) flags, each with a fixed offset size of 07H (eight bytes from the empty or full conditions). These can be used as an early warning signal. The two other flags are fixed at Empty  $\overline{EF}$  and Full  $\overline{FF}$ . These are asserted during the last read or write operation respectively. These are used to prevent device overflow or underflow.

#### **Data Flow Direction**

Data can only flow from one port to another at any given time. The direction of data flow is determined by the state of the DIR pin. When the DIR pin is Low, data can be written only into port A. Data can be read only out of port B. Data flows in the opposite direction when the DIR pin is High. Data flow function can be changed at any time. By altering the DIR state, the two read and write pointers are reset and data flows in the opposite direction. The falling edge of the first write cycle is used to determine the end of the reset cycle. Flags outputs reflect the pointer states and thus change on the change of the DIR signal.

#### **Bypass Mode**

Asserting the  $\overline{BYP}$  pin (active Low) places the device in the bypass mode. The FIFO functions as a simple transciever in this mode. Data can be directly written into or read out of a device which is connected to the B port by a device connected to the A port.

While in this mode, both RDB and WRB must be held High.

By asserting the WRA, data on the A port will be driven out the B port. By asserting the RDA, data on the B port will be driven out the A port. The WRA signal is used to enable the B port's bus drivers. The RDA signal is used enable the A ports. WRA and RDA must not be low at the same time.

Entering and exiting the bypass mode does not affect the internal pointers. The state of the DIR pin is ignored in the bypass mode. If DIR changes state in Bypass mode, the pointers will not reset until leaving the Bypass mode. If DIR changes state momentarily in Bypass mode there is no effect. Bypass mode does not alter flag states.


#### **Diagnostic Mode**


Many systems require memory testing upon power up or after a system failure. The 727x family has a built-in diagnostic mode for self test. When in the diagnostic mode, written data can be read through the same port by altering the state of the DIR pin. In this case, the pointers are not reset (with direction change) allowing the retrieval of written data. The read and write pointers are reset upon exiting the diagnostic mode. The leading edge of the first write cycle experienced after leaving diagnostic mode is used to terminate the reset cycle. Flag operations are normal in diagnostic mode, reflecting only the relative states of the read and write pointers. Thus they change on the rising edge of the DIAG signal when the pointers are reset upon leaving diagnostic mode.


The state of the DIR pin is latched when DIAG is brought low, determining which port of the FIFO is used for diagnostics. If DIR is Low at the High-to-Low transition of DIAG, A port is used for diagnostics. If High, B port is used. Figure 12 shows diagnostics for B port, but the timing also applies to A port diagnostics if DIR is inverted.

Data can be loaded into the memory array before or after setting the part into diagnostic mode. The DIAG pin must be asserted before by the DIR pin's first state change. Once in the diagnostic mode, data that has been written can be retrieved through the same port by reading from that port. Reading and writing can continue indefinately until the diagnostic mode has been exited.

5.17 5










Figure 4. Read Timing (A or B)




Figure 5. Full Flag Assertion/Deassertion Timing, in either direction or in Diagnostic mode

2529 drw 08




Figure 6. Empty Flag Assertion/Deassertion Timing, in either direction or in Diagnostic mode

2529 drw 09




Figure 7. Almost Full Flag Assertion/Deassertion Timing, in either direction or in Diagnostic mode

2529 drw 11




Figure 8. Almost Empty Flag Assertion/Deassertion Timing, in either direction or in Diagnostic mode

7 5.17





Figure 9. Bypass mode: Data flow from A to B

2529 drw 12



2529 drw 13

Figure 10. Bypass mode: Data Flow from B to A




Figure 11. Data Flow Direction Change and Reset cycle Timing




Figure 12. Diagnostic Mode Read/Write Timing and Diagnostic Reset Cycle.

## **TABLE I — OPERATING MODES**


RS	BYP	DIAG	DIR	RDA	WRA	RDB	WRB	Operating Mode
	1	1	x	1	1	1	1	Device reset
1	1	0	0	1		1	1	Diagnostic mode: data is being loaded through A port
1	1	0	_ 1	5	1	1	1	Diagnostic mode: data is being retrieved through A port
1	1	0	1	1	1	1	7	Diagnostic mode: data is being loaded through B port
1	1	0	0	1	1	5	1	Diagnostic mode: data is being retrieved through B port
1	0	1	Х	1	0	1	1	Bypass mode: Data flows from A port to B port
1	0	1	Х	0	1	1	1	Bypass mode: Data flows from B port to A port
1.	1	1	0	1		7	1	FIFO Mode: Asynchronous read/write. Data flows from port A to port B.
1	1	1	1		1	1		FIFO Mode: Asynchronous read/write. Data flows from port B to port A

Unspecified states are not allowed

# 5

2529 drw 16

## ORDERING INFORMATION



## BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT – 1024 x 9-BIT 1024 x 18-BIT – 2048 x 9-BIT

IDT72510 IDT72520

#### **FEATURES:**

- Two side-by-side FIFO memory arrays for bidirectional data transfers
- 512 x 18-Bit 1024 x 9-Bit (IDT72510)
- 1024 x 18-Bit 2048 x 9-Bit (IDT72520)
- 18-bit data bus on Port A side and 9-bit data bus on Port B side
- Can be configured for 18-to-9-bit, 36-to-9-bit, or 36-to-18-bit communication
- · Fast 25ns access time
- Fully programmable standard microprocessor interface
- Built-in bypass path for direct data transfer between two ports
- Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO
- Two programmable flags, Almost-Empty and Almost-Full for each FIFO
- Programmable flag offset can be set to any depth in the FIFO
- Any of the eight internal flags can be assigned to four external flag pins
- · Flexible reread/rewrite capabilities.
- · On-chip parity checking and generation
- Standard DMA control pins for data exchange with peripherals
- IDT72510 and IDT72520 available in the the 52-pin PLCC package

#### DESCRIPTION:


The IDT72510 and IDT72520 are highly integrated firstin, first-out memories that enhance processor-to-processor and processor-to-peripheral communications. IDT BiFIFOs integrate two side-by-side memory arrays for data transfers in two directions.

The BiFIFOs have two ports, A and B, that both have standard microprocessor interfaces. All BiFIFO operations are controlled from the 18-bit wide Port A. The BiFIFOs incorporate bus matching logic to convert the 18-bit wide memory data paths to the 9-bit wide Port B data bus. The BiFIFOs have a bypass path that allows the device connected to Port A to pass messages directly to the Port B device.

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.

The IDT BiFIFOs have programmable flags. Each FIFO memory array has four internal flags, Empty, Almost-Empty, Almost-Full and Full, for a total of eight internal flags. The Almost-Empty and Almost-Full flag offsets can be set to any depth through the Configuration Registers. These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through one Configuration Register.

Port B has parity, reread/rewrite and DMA functions. Parity generation and checking can be done by the BiFIFO on data passing through Port B. The Reread and Rewrite con-




**COMMERCIAL TEMPERATURE RANGE** 

**AUGUST 1993** 

trols will read or write Port B data blocks multiple times. The BiFIFOs have three pins, REQ, ACK and CLK, to control DMA transfers from Port B devices.

### PIN CONFIGURATION



PLCC TOP VIEW


# **PIN DESCRIPTIONS**

Symbol	Name	I/O	Description
DA0-DA15	Data A	1/0	Data inputs and outputs for 16 bits of the 18-bit Port A bus.
DA16-DA17	Parity A	1/0	DA16 is the parity bit for DA0-DA7. DA17 is the parity bit for DA8-DA15. DA16 and DA17 can be used as two extra data bits if the parity generate function is disabled.
CSA	Chip Select A	1	Port A is accessed when Chip Select A is LOW.
DSA	Data Strobe A	1	Data is written into Port A on the rising edge of Data Strobe when Chip Select is LOW. Data is read out of Port A on the falling edge of Data Strobe when Chip Select is LOW.
R/WA	Read/Write A	I	This pin controls the read or write direction of Port A. When CSA is LOW and R/WA is HIGH, data is read from Port A on the falling edge of DSA. When CSA is LOW and R/WA is LOW, data is written into Port A on the rising edge of DSA.
A0, A1	Addresses	ı	When Chip Select A is asserted, A0, A1, and Read/Write A are used to select one of six internal resources.
DB0-DB7	Data B	1/0	Data inputs and outputs for 8 bits of the 9-bit Port B bus.
DB8	Parity B	1/0	DB8 is the parity bit for DB0-DB7. DB8 can be used as a data bit if the parity generate function is disabled.
RB (DSB)	Read B	l or O	If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface (\overline{\text{RB}}) or as part of a Motorola-style interface (\overline{\text{DSB}}). As an Intel-style interface, data is read from Port B on a falling edge of \overline{\text{RB}}. As a Motorola-style interface, data is read on the falling edge of \overline{\text{DSB}} or written on the rising edge of \overline{\text{DSB}} through Port B. The Default is Intel-style processor mode (\overline{\text{RB}} as an input).
₩B (R/₩B)	Write B	l or O	If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface (\overline{W}B) or as part of a Motorola-style interface (R\overline{W}B). As an Intel style interface, data is written to Port B on a rising edge of \overline{W}B. As a Motorola-style interface, data is read (R\overline{W}B = HIGH) or written (R\overline{W}B = LOW) to Port B in conjunction with a Data Strobe B falling or rising edge. The Default is Intel-style processor mode (\overline{W}B as input).
RER	Reread	1	Loads A-to-B FIFO Read Pointer with the value of the Reread Pointer when LOW.
REW	Rewrite	1	Loads B-to-A FIFO Write Pointer with the value of the Rewrite Pointer when LOW.
LDRER	Load Reread	I	Loads the Reread Pointer with the value of the A-to-B FIFO Read Pointer when HIGH. This signal is accessible through the Command Register.
LDREW	Load Rewrite	I	Loads the Rewrite Pointer with the value of the B-to-A FIFO Write Pointer when HIGH. This signal is accessible through the Command Register.
REQ	Request	1	When Port B is programmed in peripheral mode, asserting this pin begins a data transfer. Request can be programmed either active HIGH or active LOW.

# 5

# **PIN DESCRIPTIONS**

Symbol	Name	I/O	Description				
ACK	Acknowledge	0	When Port B is programmed in peripheral mode, Acknowledge is asserted in response to a Request signal. This confirms that a data transfer may begin. Acknowledge can be programmed either active HIGH or active LOW.				
CLK	Clock	1	This pin is used to generate timing for ACK, RB, WB, DSB and R/WB when Port B is in the peripheral mode.				
FLGA-FLGD	Flags	0	These four outputs pins can be assigned to any one of the eight internal flags in the BiFIFO. Each of the two internal FIFOs (A-to-B and B-to-A) has four internal flags: Empty, Almost-Empty, Almost-Full, and Full. If parity checking is enabled, the FLGA pin can also be assigned as a parity error output.				
RS	Reset	ı	A LOW on this pin will perform a reset of all BiFIFO functions.  Software reset can be achieved through command register.				
VCC	Power		There are two +5V power pins on all four devices.				
GND	Ground		There are four ground pins				



(\*) Can be programmed either active high or active low in internal configuration registers.

(†) Accessible through internal registers.

(††) Can be programmed through an internal configuration register to be either an input or an output.

#### **FUNCTIONAL DESCRIPTION**

IDT's BiFIFO family is versatile for both multiprocessor and peripheral applications. Data can be sent through both FIFO memories concurrently, thus freeing both processors from laborious direct memory access (DMA) protocols and frequent interrupts.

Two full 18-bit wide FIFOs are integrated into the IDT BiFIFO, making simultaneous data exchange possible. Each FIFO is monitored by separate internal read and write pointers, so communication is not only bidirectional, it is also totally independent in each direction. The processor connected to Port A of the BiFIFO can send or receive messages directly to the Port B device using the BiFIFO's 9-bit bypass path.

The BiFIFOs can be used in three different bus configurations: 18 bits to 9 bits, 36 bits to 9 bits and 36 bits to 18 bits. One BiFIFO can be used for the 18- to 9-bit configuration, and two BiFIFOs are required for 36- to 9-bit or 36- to 18-bit configurations. Bits 11 and 12 of Configuration Register 5 determine the BiFIFO configuration (see Table 11 for Configuration Register 5 format).

The microprocessor or microcontroller connected to Port A controls all operations of the BiFIFOs. Thus, all Port A interface pins are inputs driven by the controlling processor. Port B can be programmed to interface either with a second processor or a peripheral device. When Port B is programmed in processor interface mode, the Port B interface pins are inputs driven by the second processor. If a peripheral device is connected to the BiFIFOs, Port B is programmed to peripheral interface mode and the interface pins are outputs.

## 18- to 9-bit Configurations

A single BiFIFO can be configured to connect an 18-bit processor to another 9-bit processor or a 9-bit peripheral. Bits 11 and 12 of Configuration Register 5 should be set to **00** for a stand-alone configuration. Figures 1 and 2 show the BiFIFO in 18- to 9-bit configurations for processor and peripheral interface modes respectively.

# 36- to 9-bit Configurations

Two BiFIFOs can be hooked together to create a 36-bit to 9-bit configuration. This means that a 36-bit processor can

# 36-BIT PROCESSOR to 18-BIT PROCESSOR CONFIGURATION




Figure 1. 36- to 18-Bit Processor Interface Configuration

#### NOTE:

1. Upper BiFIFO only is used in 18- to 9-bit configuration. Note that Cntl A refers to CSA, A1, A0, R/WA and DSA; Cntl B refers to R/WB and DSB or RB and WB.

# 36-BIT PROCESSOR to 18-BIT PERIPHERAL CONFIGURATION




Figure 2. 36- to 18-Bit Peripheral Interface Configuration

#### NOTE:

1. Upper BiFIFO only is used in 18- to 9-bit configuration. Note that Cntl A refers to CSA, A1, A0, RNA and DSA; Cntl B refers to RNB and DSB or RB and WB.

talk to a 9-bit processor or a 9-bit peripheral. Both BiFIFOs are programmed simultaneously through Port A by placing one command word on the most significant 16 data bits and one command word on the least significant 16 data bits (parity bits should be ignored).

One BiFIFO must be programmed as the master device and the other BiFIFO is the slave device. Bits 11 and 12 of Configuration Register 5 are set to 10 for the slave device and 11 for the master device. The first two 9-bit words on Port B are read from or written to the slave device and the next two 9-bit words go to the master device.

When both BiFIFOs are in peripheral interface mode, the Port B interface pins of the master device are outputs and this BiFIFO controls the bus. The Port B interface pins of the slave device are inputs driven by the master BiFIFO. Two BiFIFOs are connected in Figure 4 to create a 36- to 9-bit peripheral interface.

The two BiFIFOs shown in Figure 3 are configured to connect a 36-bit processor to a 9-bit processor.

#### 36- to 18-bit Configurations

In a 36- to 18-bit configuration, two BiFIFOs operate in parallel. Both BiFIFOs are programmed simultaneously, 16 data bits to each device with the 4 parity bits ignored.

Both BiFIFOs must be programmed into stand-alone mode for a 36-bit processor to communicate with an 18-bit processor or an 18-bit peripheral. This means that bits 11 and 12 of Configuration Register 5 must be set to 00.

This configuration can be extended to wider bus widths (54- to 27-bits, 72- to 36-bits, ...) by adding more BiFIFOs to the configuration. Figures 1 and 2 show multiple BiFIFOs configured for processor and peripheral interface modes respectively.

# **Processor Interface Mode**

When a microprocessor or microcontroller is connected to Port B, all BiFIFOs in the configuration must be programmed to processor interface mode. In this mode, all Port B interface controls are inputs. Both REQ and CLK pins should be pulled LOW to ensure that the set-up and hold time requirements for these pins are met during reset. Figures 1 and 3 show BiFIFOs in processor interface mode.

#### Peripheral Interface Mode

If Port B is connected to a peripheral controller, all BiFIFOs in the configuration must be programmed in the peripheral interface mode. To assure fixed high states for  $\overline{R}B$  and  $\overline{W}B$  before they are programmed into an output, both pins should be pulled-up to VCc with 10K resistors.

If the BiFIFOs are in stand-alone configuration mode (18-to 9-bit, 36-to 18-bit, ...), then the Port B interface pins are all outputs. Of course, only one set of Port B interface pins should be used to control a single peripheral device, while the other interface pins are all ignored. Figure 2 shows stand-

**5** 

alone configuration BiFIFOs connected to a peripheral.

In a 36- to 9-bit configuration, the master device controls the bus. The Port B interface pins of the master device are outputs and the interface pins of the slave device are inputs. A 36- to 9-bit configuration of two BiFIFOs connected to a peripheral is shown in Figure 4.

## **Port A Interface**

The BiFIFO is straightforward to use in microprocessorbased systems because each BiFIFO port has a standard microprocessor control set. Port A has access to six resources: the A→B FIFO, the B→A FIFO, the 9-bit direct data bus (bypass path), the configuration registers, status and command registers. The Port A Address and Read/Write pins determine the resource being accessed as shown in Table 1. Data Strobe is used to move data in and out of the BiFIFO.

When either of the internal FIFOs are accessed 18 bits of data are transferred across Port A. Since the bypass path is only 9 bits wide, the least significant byte with parity (DAo-DA7, DA16) is used on Port A. All of the registers are 16 bits wide which means only the data bits (DAo-DA15) are passed by Port A.

# 36-BIT PROCESSOR to 9-BIT PROCESSOR CONFIGURATION




Figure 3. 36- to 9-Bit Processor Interface Configuration

# NOTE:

1. Cntl A refers to  $\overline{CSA}$ , A1, A0, R/ $\overline{WA}$  and  $\overline{DSA}$ ; Cntl B refers to R/ $\overline{WB}$  and  $\overline{DSB}$  or  $\overline{RB}$  and  $\overline{WB}$ .

# 36-BIT PROCESSOR to 9-BIT PERIPHERAL CONFIGURATION




Figure 4. 36- to 9-Bit Peripheral Interface Configuration

## NOTE:

1. Cntl A refers to CSA, A1, A0, R/WA and DSA; Cntl B refers to R/WB and DSB or RB and WB.

#### PORT A RESOURCES

CSA	<b>A</b> 1	Αo	Read	Write
0	0	0	B→A FIFO	A→B FIFO
0	0	1	9-bit Bypass Path	9-bit Bypass Path
0	1	0	Configuration Registers	Configuration Registers
0	1	1	Status Register	Command Register
1	Х	Х	Disabled	Disabled

2669 tbl 03

Table 1. Accessing Port A Resources Using CSA, A0, and A1

## Bypass Path

The bypass path acts as a bidirectional bus transceiver directly between Port A and Port B. The direct connection requires that the Port A interface pins are inputs and the Port B interface pins are outputs. The bypass path is 9 bits wide in an 18- to 9-bit configuration or in a 36- to 9-bit configuration. Only in the 36- to 18-bit configuration is the bypass path 18 bits wide.

During bypass operations, the BiFIFOs must be programmed into peripheral interface mode. Bit 10 of Configuration Register 5 (see Table 11) is set to 1 for peripheral interface mode. In a 36- to 9-bit configuration, both Port B data buses will be active. Data written into Port A will appear on both master and slave Port B buses concurrently. To avoid Port B bus contention, the data on DA0-DA7 and DA16 of both BiFIFOs should be exactly the same. Data read from Port A will appear on pins DA0-DA7 and DA16 of both BiFIFOs within the same 36-bit word.

# **Command Register**

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.

The Command Register is written by setting  $\overline{\text{CSA}} = 0$ , A1 = 1, Ao = 1. Commands written into the BiFIFO have a 4-bit opcode (bit 8 – bit 11) and a 3-bit operand (bit 0 – bit 2) as shown in Figure 5. The commands can be used to reset the BiFIFO, to select the Configuration Register, to perform intelligent reread/rewrite, to set the Port B DMA direction, to set the Status Register format, to modify the Port B Read and Write Pointers, and to clear Port B parity errors. The command opcodes are shown in Table 2.

The reset command initializes different portions of the BiFIFO depending on the command operand. Table 3 shows the reset command operands.

The Configuration Register address is set directly by the command operands shown in Table 4.

Intelligent reread/rewrite is performed by changing the Port B Read Pointer with the Reread Pointer or by changing the

# COMMAND OPERATIONS

Command Opcode	Function
0000	Reset BiFIFO (see Table 3)
0001	Select Configuration Register (see Table 4)
0010	Load Reread Pointer with Read Pointer Value
0011	Load Rewrite Pointer with Write Pointer Value
0100	Load Read Pointer with Reread Pointer Value
0101	Load Write Pointer with Rewrite Pointer Value
0110	Set DMA Transfer Direction (see Table 5)
0111	Set Status Register Format (see Table 6)
1000	Increment in byte for A→B FIFO Read Pointer (Port B)
1001	Increment in byte for B→A FIFO Write Pointer (Port B)
1010	Clear Write Parity Error Flag
1011	Clear Read Parity Error Flag

Table 2. Functions Performed by Port A Commands

Port B Write Pointer with the Rewrite Pointer. No command operands are required to perform a reread/rewrite operation. When Port B of the BiFIFO is in peripheral mode, the DMA

direction is controlled by the Command Register. Table 5 shows the Port B read/write DMA direction operands.

The BiFIFO supports two Status Register formats. Status Register format 1 gives all the internal flag status, while Status Register format 0 provides the data in the Odd Byte Register. Table 6 gives the operands for selecting the appropriate Status Register format. See Table 8 for the details of the two Status Register formats.

Two commands are provided to increment the Port B Read and Write Pointers in case reread/rewrite is performed. Incrementing the pointers guarantees that pointers will be on a word boundary when an odd number of bytes is transmitted through Port B. No operands are required for these commands.

When parity check errors occur on Port B, a clear parity error command is needed to remove the parity error. There are no operands for these commands.

#### Reset

The IDT72510 and IDT72520 have a hardware reset pin  $(\overline{RS})$  that resets all BiFIFO functions. A hardware reset requires the following four conditions:  $\overline{RB}$  and  $\overline{WB}$  must be HIGH, RER and LDREW must be LOW, and  $\overline{DS}$ A must be HIGH (Figure 9). After a hardware reset, the BiFIFO is in the following state: Configuration Registers 0-3 are **0000H**, Configuration Register 4 is set to

# COMMAND FORMAT

15			12	118	3	7				3	2 0	
X	X	X	X	Command Opcode		Χ	X	X	Х	Χ	Command Operand	

Figure 5. Format for Commands Written into Port A

# RESET COMMAND FUNCTIONS

Function
No Operation
Reset B→A FIFO (Read, Write, and Rewrite Pointers = 0)
Reset A→B FIFO (Read, Write, and Reread Pointers = 0)
Reset B→A and A→B FIFO
Reset Internal DMA Request Circuitry
No Operation
No Operation
Reset All

**Table 3. Reset Command Functions** 

**6420H**, and Configuration Registers 5 and 7 are **0000H**. Additionally, Status Register format 0 is selected, all the pointers including the Reread and Rewrite Pointers are set to **0**, the odd byte register valid bit is cleared, the DMA direction is set to B→A write, the internal DMA request circuitry is cleared (set to its initial state), and all parity errors are cleared.

A software reset command can reset A→B pointers and the B→A pointers to 0 independently or together. The request (REQ) DMA circuitry can also be reset independently. A software Reset All command resets all the pointers, the DMA request circuitry, and sets all the Configuration Registers to their default condition. Note that a hardware reset is **NOT** the same as a software Reset All command. Table 7 shows the BiFIFO state after the different hardware and software resets.

# SELECT CONFIGURATION REGISTER COMMAND FUNCTIONS

Operands	Function	
000	Select Configuration Register 0	
001	Select Configuration Register 1	
010	Select Configuration Register 2	_
011	Select Configuration Register 3	
100	Select Configuration Register 4	
101	Select Configuration Register 5	
110	Select Configuration Register 6	
111	Select Configuration Register 7	_

2669 tbl 07

Table 4. Select Configuration Register Command Functions.

## DMA DIRECTION COMMAND FUNCTIONS

Operands	Function
XX0	Write B→A FIFO
XX1	Read A→B FIFO

2669 tbl 08

Table 5. Set DMA Direction Command Functions. Command Only Operates in Peripheral Interface Mode

# STATUS REGISTER FORMAT COMMAND FUNCTIONS

Operands	Function
XX0	Status Register Format 0
XX1	Status Register Format 1
	2669 thi

2003 (0)

Table 6. Command Functions to Set the Status Register Format

## STATE AFTER RESET

	Hardware Reset			Software Rese	t	
·	(RS asserted)	B→A (001)	A→B (010)	B→A and A→B (011)	Internal Request (100)	All (111)
Configuration Registers 0-3	0000H	_	_		_	0000H
Configuration Register 4	6420H	_		_	_	6420H
Configuration Register 5	0000H	_				0000H
Configuration Register 7	0000H	_	_			0000H
Status Register format	0		_			
B→A Read, Write, Rewrite Pointers	0	0	_	0	_	0
A→B Read, Write, Reread Pointers	0	_	0	0	_	0
Odd byte register valid bit	clear	clear		clear		clear
DMA direction	B→A write		_		_	
DMA internal request	clear		_	_	clear	clear
Parity errors	clear			_	_	

Table 7. The BiFIFO State After a Reset Command

#### Status Register

The Status Register reports the state of the programmable flags, the DMA read/write direction, the Odd Byte Register valid bit, and parity errors. The Status Register is read by setting  $\overline{CSA} = 0$ , A1 = 1, A0 = 1 (see Table 1).

There are two Status Register formats that are set by a Status Register format command. Format **0** stores the Odd Byte Register data in the lower eight bits of the Status Register, while format **1** reports the flag states and the DMA read/write direction in the lower eight bits. The upper eight bits are identical for both formats. The flag states, the parity errors, the Odd Byte Register valid bit, and the Status Register format are all in the upper eight bits of the Status Register. See Table 8 for both Status Register formats.

# **Configuration Registers**

The eight Configuration Register formats are shown in Table 9. Configuration Registers 0-3 contain the programmable flag offsets for the Almost Empty and Almost Full flags. These offsets are set to **0** when a hardware reset or a software reset all is applied. Note that Table 9 shows that Configuration Registers 0-3 are 10 bits wide to accommodate the 1024 locations in each FIFO memory of the IDT72520. Only 9 least significant bits are used for the 512 locations of the IDT72510; the most significant bit, bit 9, must be set to **0**.

Configuration Register 4 is used to assign the internal flags to the external flag pins (FLGA-FLGD). Each external flag pin is assigned an internal flag based on the four bit codes shown in Table 10. The default condition for Configuration Register 4 is **6420H** as shown in Table 7. The default flag assignments are: FLGD is assigned  $B \rightarrow A \overline{Full}$ , FLGC is assigned  $B \rightarrow A \overline{Empty}$ , FLGB is assigned  $A \rightarrow B \overline{Empty}$ .

Configuration Register 5 is a general control register. The format of Configuration Register 5 is shown in Table 11. Bit 0 sets the Intel-style interface ( $\overline{\mbox{RB}}$ ,  $\overline{\mbox{WB}}$ ) or Motorola-style interface ( $\overline{\mbox{DS}}$ B,  $\overline{\mbox{RWB}}$ ) for Port B. Bit 1 changes the byte order for data coming through Port B. Bits 2 and 3 redefine Full and Empty Flags for reread/rewrite data protection.

Bits 4-9 control the DMA interface and are only applicable in peripheral interface mode. In processor interface mode, these bits are don't care states. Bits 4 and 5 set the polarity of the DMA control pins REQ and ACK, respectively. An internal clock controls all DMA operations. This internal clock is derived from the external clock (CLK). Bit 9 determines the internal clock frequency: the internal clock = CLK or the internal clock = CLK divided by 2. Bit 8 sets whether  $\overline{\text{RB}}$ ,  $\overline{\text{WB}}$ , and  $\overline{\text{DSB}}$  are asserted for either one or two internal clocks. Bits 6 and 7 set the number of internal clocks between REQ assertion and ACK assertion. The timing can be from 2 to 5 cycles as shown in Figure 17.

Bit 10 controls Port B processor or peripheral interface mode. In processor mode, the Port B control pins ( $\overline{R}B$ ,  $\overline{W}B$ ,  $\overline{D}SB$ , RVWB) are inputs and the DMA controls are ignored. In peripheral mode, the Port B control pins are outputs and the DMA controls are active.

Bits 11 and 12 set the width expansion mode. For 18- to 9-bit configurations or 36- to 18-bit configurations, the BiFIFO should be set in stand-alone mode. For a 36- to 9-bit configuration, one BiFIFO must be in slave mode and the other BiFIFO must be in master mode. The master BiFIFO allows the first two bytes transferred across Port B to go to the slave BiFIFO, then the next two bytes go to the master BiFIFO.

Configuration Register 7 controls the parity functions of Port B as shown in Table 12. Either parity generation or parity

# STATUS REGISTER FORMAT 0

Bit	Signal
0	
1	
2	<u> </u>
3	Odd Byte Register
4	·
5	]
6	]
7	·
8	Valid Bit
9	Write Parity Error
10	Read Parity Error
11	Status Register Format = 0
12	A→B Full Flag
13	A→B Almost-Full Flag
14	B→A Empty Flag
15	B→A Almost-Empty Flag


STATUS REGISTER FORMAT 1

Bit	Signal	
0	Reserved	_
1	Reserved	
2	Reserved	_
3	DMA Direction	
4	A→B Empty Flag	
5	A→B Almost-Empty Flag	
6	B>A Full Flag	
7	B→A Almost-Full Flag	
8	Valid Bit	
9	Write Parity Error	
10	Read Parity Error	
11	Status Register Format = 1	
12	A→B Full Flag	
13	A→B Almost-Full Flag	i
14	B→A Empty Flag	j
15	B→A Almost-Empty Flag	

Table 8. The Two Status Register Formats

2669 tbl 12

2669 thl 11



1. Bit 9 of Configuration Registers 0-3 must be set to 0 on the IDT72510.

Table 9. The BiFIFO Configuration Register Formats

checking is enabled for data read and written through Port B. Bit 8 controls parity checking and generation for  $B \rightarrow A$  write data. Bit 9 controls parity checking and generation for  $A \rightarrow B$  read data. Bit 10 controls whether the parity is odd or even. Bit 11 is used to assign the internal parity checking error to the FLGA pin. When the parity error is assigned to FLGA, the Configuration Register 4 flag assignment for FLGA is ignored.

# Programmable Flags

The IDT BiFIFO has eight internal flags; four of these flags have programmable offsets, the other four are empty or full. Associated with each FIFO memory array are four internal flags, Empty, Almost-Empty, Almost-Full and Full, for the total of eight internal flags. The Almost-Empty and Almost-Full offsets can be set to any depth through the Configuration Registers 0-3 (see Table 9). The offset (or depth) of FIFO RAM array is based on the unit of an 18-bit word. The flags are asserted at the depths shown in Table 13. After a hardware reset or a software reset all, the almost flag offsets are set to 0. Even though the offsets are equivalent, the Empty and Almost-Empty flags have different timing which means that the flags are not coincident. Similarly, the Full and Almost-Full flags are not coincident because of timing.

These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through Configuration Register 4 (see Table 10). For the specific flag timings, see Figures 20-23.

The current state of all eight flags is available in the Status Register in Status Register format 1. In Status Register format 0, only four flags can be found in the Status Register (see Table 8).

# **EXTERNAL FLAG ASSIGNMENT CODES**

Assignment Code	Internal Flag Assigned to Flag Pin
0000	A→B Empty
0001	A→B Almost-Empty
0010	A→B <del>Full</del>
0011	A→B Almost-Full
0100	B→A Empty
0101	B→A Almost-Empty
0110	B→A <del>Full</del>
0111	B→A Almost-Full
1000	A→B Empty
1001	A→B Almost-Empty
1010	A→B Full
1011	A→B Almost-Full
1100	B→A Empty
1101	B→A Almost-Empty
1110	B→A Full
1111	B→A Almost-Full

Table 10. Configuration Register 4 Internal Flag Assignments to External Flag Pins.

# 5

#### Port B Interface

Port B also has parity, reread/rewrite and DMA functions. Port B can be configured to interface to either Intel-style ( $\overline{\mbox{RB}}$ ,  $\overline{\mbox{WB}}$ ) or Motorola-style ( $\overline{\mbox{DSB}}$ ,  $R/\overline{\mbox{WB}}$ ) devices in Configuration Register 5 (see Table 11). Port B can also be configured to talk to a processor or a peripheral device through Configuration Register 5. In processor interface mode, the Port B interface controls are inputs. In peripheral interface mode, the Port B interface controls are outputs. After a hardware reset or a software Reset All command, Port B defaults to an Intel-style processor interface; the controls are inputs.

Two 9-bit words are put together to create each 18-bit word stored in the internal FIFOs. The first 9-bit word written to Port B goes into the Odd Byte Register shown in the detailed block

diagram. The Odd Byte Register valid bit (Bit 8) in the Status Register is 1 when this first 9-bit word is written. The data bits from Port B (DBo-DB7) are also stored in the lower 8 bits of the Status Register when Status Register format 0 is selected (see Table 8). The second write on Port B moves the 9-bits from Port B and the 9-bits in the Odd Byte Register into the  $B\rightarrow A$  FIFO and advances the  $B\rightarrow A$  Write Pointer. The Status Register valid bit is set to 0 after the second write.

When Port B reads data from the  $A \rightarrow B$  FIFO, two buffers choose which 9 of the 18 memory bits are sent to Port B. These buffers alternate between the upper 9 bits (Da8-Da15, Da17) and the lower 9 bits (Da0-Da7, Da16). The  $A \rightarrow B$  Read Pointer is advanced after every two Port B reads.

The BiFIFO can be set to order the 9-bit data so the first 9-

## CONFIGURATION REGISTER 5 FORMAT

Bit	Function		
0	Select Port B Interface	0	Pins are $\overline{R}B$ and $\overline{W}B$ (Intel-style interface)
	RB & WB or DSB & R/WB	1	Pins are DSB and R/WB (Motorola-style interface)
1	Byte Order of 18-bit Word	0	Lower byte Da7-Da0 and parity Da16 are read or written first on Por B
		1	Upper byte Da15-Da8 and parity DA17 are read or written first on Port B
2	Full Flag Definition	0	Full Flag is asserted when write pointer meets read pointer
		1	Full Flag is asserted when write pointer meets reread pointer
3	Empty Flag Definition	0	Empty Flag is asserted when read pointer meets write pointer
		1	Empty Flag is asserted when read pointer meets rewrite pointer
4	REQ Pin Polarity	0	REQ pin active HIGH
		1	REQ pin active LOW
5	ACK Pin Polarity	0	ACK pin active LOW
		1	ACK pin active HIGH
		00	2 internal clocks between REQ assertion and ACK assertion
7-6	REQ / ACK Timing	01	3 internal clocks between REQ assertion and ACK assertion
		10	4 internal clocks between REQ assertion and ACK assertion
		11	5 internal clocks between REQ assertion and ACK assertion
8	Port B Read and Write	0	RB, WB, and DSB are asserted for 1 internal clock
-	Timing Control for Peripheral Mode	1	$\overline{R}_B, \overline{W}_B, \text{ and } \overline{D}\overline{S}_B$ are asserted for 2 internal clocks
9	Internal Clock	0	internal clock = CLK
	Frequency Control	1	internal clock = CLK divided by 2
10	Port B Interface	0	Processor interface mode (Port B controls are inputs)
	Mode Control	1	Peripheral interface mode (Port B controls are outputs)
-		00	Stand-alone mode (18- to 9-bits, 36- to 18-bits)
12-11	Width Expansion	01	Reserved
	Mode Control	10	Slave width expansion mode (36- to 9-bits)
		11	Master width expansion mode (36- to 9-bits)
13	Unused		
14	Unused		
15	Unused		

Table 11. BiFIFO Configuration Register 5 Format

# **CONFIGURATION REGISTER 7 FORMAT**

BIT	FUNCTION	7	
0-7	Unused		
8	Parity Input Control	0	Disable Parity Generate, Enable Parity Check
	B→A	1	Enable Parity Generate, Disable Parity Check
9	Parity Output Control	0	Disable Parity Generate, Enable Parity Check
	A→B	1	Enable Parity Generate, Disable Parity Check
10	Parity Odd/Even	0	Odd
	Control	1	Even
11	Assign Parity Error to	0	No Parity Error Output
	Flag A Pin	1	Parity Error on Flag A Pin
12-15	Unused		2669 tbl 16

Table 12. BiFIFO Configuration Register 7 Format

bits go to the LSB (Dao-Da7, Da16) or the MSB (Da8-Da15, Da17) of Port A. This data ordering is controlled by bit 1 of Configuration Register 5 (see Table 11).

#### **DMA Control Interface**

The BiFIFO has DMA control to simplify data transfers with peripherals. For the BiFIFO DMA controls (REQ, ACK and CLK) to operate, the BiFIFO must be in peripheral interface mode (Configuration Register 5, Table 11).

DMA timing is controlled by the external clock input, CLK. An internal clock is derived from this CLK signal to generate the RB, WB, DSB and R/WB output signals. The internal clock also determines the timing between REQ assertion and ACK assertion. Bit 9 of Configuration Register 5 determines whether the internal clock is the same as CLK or whether the internal clock is CLK divided by 2.

Bit 8 of Configuration Register 5 sets whether  $\overline{\mathsf{RB}}$ ,  $\overline{\mathsf{WB}}$  and  $\overline{\mathsf{DSB}}$  are asserted for 1 or 2 internal clocks. Bits 6 and 7 of Configuration Register 5 set the number of clocks between REQ assertion and ACK assertion. The clocks between REQ assertion and ACK assertion can be 2, 3, 4 or 5.

Bits 4 and 5 of Configuration Register 5 set the polarity of the REQ and ACK pins, respectively.

A DMA transfer command sets the Port B read/write direction (see Table 5). The timing diagram for DMA transfers is shown in Figure 17. The basic DMA transfer starts with REQ

assertion. After 2 to 5 internal clocks, ACK is asserted by the BiFIFO. ACK will not be asserted if a read is attempted on an Empty A $\rightarrow$ B FIFO or if a write is attempted on a Full B $\rightarrow$ A FIFO. If the BiFIFO is in Motorola-style interface mode, R/\overline{W}B is set at the same time that ACK is asserted. One internal clock later, DSB is asserted. If the BiFIFO is in Intel-style interface mode, either  $\overline{R}B$  or  $\overline{W}B$  is asserted one internal clock after ACK assertion. These read/write controls stay asserted for 1 or 2 internal clocks, then ACK,  $\overline{D}$ SB,  $\overline{R}B$  and  $\overline{W}B$  are made inactive. This completes the transfer of one 9-bit word.

On the next rising edge of CLK, REQ is sampled. If REQ is still asserted, another DMA transfer starts with the assertion of ACK. Data transfers will continue as long as REQ is asserted.

# **Parity Checking and Generation**

Parity generation or checking is performed by the BiFIFO on data passing through Port B. Parity can either be odd or even as determined by Bit 10 of Configuration Register 7.

When parity checking is enabled, DBs is treated as a data bit. DBs data will be passed to DA16 (bypass operation) or stored in the RAM array (FIFO operation) for B->A operation; similarly, DA16 or parity bits from the RAM array will be passed to DBs for A->B operations. A->B read parity errors and B->A write parity errors are shown in Bit 9 and 10 in the Status Register. If an external parity error signal is required, a logical OR of the

# INTERNAL FLAG TRUTH TABLE

Number of \	mber of Words in FIFO					
From	То	Empty Flag	Almost-Empty Flag	Almost-Full Flag	Full Flag	
0	0	0 Asserted Asserte		Not Asserted	Not Asserted	
1	n	Not Asserted	Asserted	Not Asserted	Not Asserted	
n + 1	D - (m + 1)	Not Asserted	Not Asserted	Not Asserted	Not Asserted	
D - m	D-1	Not Asserted	Not Asserted	Asserted	Not Asserted	
D	D	Not Asserted	Not Asserted	Asserted	Asserted	

NOTE:

2669 tbl 17

 BiFIFO flags can be assigned to external flag pins to be observed. D = FIFO depth (IDT72510 = 512, IDT72520 = 1024), n = Almost-Empty flag offset, m = Almost-Full flag offset.

Table 13. Internal Flag Truth Table.

5.18

15

5

2669 dry 09

two parity error bits is brought out to FLGA pin by setting Bit 11 of Configuration Register 7.

Parity generation creates the ninth bit. This ninth bit is placed on DBs for A->B read operation, and on DA16 or RAM array for B->A write operation.

It is recommended that if the parity pins (DB8, DA16, and DA17) are not used, they should be pulled down with 10K resistors for noise immunity.

## Intelligent Reread/Rewrite

Intelligent reread/rewrite is a method the BiFIFO uses to help assure data integrity. Port B of the BiFIFO has two extra pointers, the Reread Pointer and the Rewrite Pointer. The Reread Pointer is associated with the A->B FIFO Read Pointer, while the Rewrite Pointer is associated with the B->A FIFO Write Pointer. The Reread Pointer holds the start address of a data block in the A->B FIFO RAM, and the Read Pointer is the current address of the same FIFO RAM array. By loading the Read Pointer with the value held in the Reread Pointer (RER asserted), reads will start over at the beginning of the data block. In order to mark the beginning of a data block, the Reread Pointer should be loaded with the Read


Pointer value (LDRER asserted) before the first read is performed on this data block. Figure 6 shows a Reread operation

Similarly, the Rewrite Pointer holds the start address of a data block in the B->A FIFO RAM, while the Write Pointer is the current address within the RAM array. The operation of the REW and LDREW is identical to the RER and LDRER discussed above. Figure 7 shows a Rewrite operation.


For the reread data protection, Bit 2 of Configuration Register 5 can be set to 1 to prevent the data block form being overwritten. In this way, the assertion of A->B full flag will occur when the write pointer meets the reread pointer instead of the read pointer as in the normal definition. For the rewrite data protection, Bit 3 of Configuration Register 5 can be set to 1 to prevent the data block from being read. In this case, the assertion of B->A empty flag will occur when the read pointer meets the rewrite pointer instead of the write pointer.

In conclusion, Bit 2 and 3 of Configuration Register 5 are used to redefine Full & Empty flags for data block partition. Although it can serve the purpose of data protection, the setting of these 2 bits is independent of the functions caused by RER/REW, or LDRER/LDREW assertions.

# REREAD OPERATIONS (1,2)



# **REWRITE OPERATIONS** (3,4)



# NOTES:

- If bit 2 is set to 1,
   Empty flag asserted if Read = Write
   Full flag asserted if Reread + FIFO size = Write
- If bit 2 is set to 0,
   Empty flag asserted if Read = Write
   Full flag asserted if Read + FIFO size = Write

Figure 6. BiFIFO Reread Operations

#### NOTES:

- If bit 3 is set to 1, Empty flag asserted if Read = Rewrite Full flag asserted if Read + FIFO size = Write
- 2. If bit 3 is set to 0, Empty flag asserted if Read = Write Full flag asserted if Read + FIFO size = Write

Figure 7. BiFIFO Rewrite Operations

5.18

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to Ground	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

## NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliabilty.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input HIGH Voltage	2.0	_	_	٧
VIL <sup>(1)</sup>	Input LOW Voltage	_	_	8.0	٧

NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

2669 tbl 19

# DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ )

		IDT72510L IDT72520L Commercial ta = 25, 35, 50 ns				
Symbol	Parameter	Min.	Тур.	Max.	Unit	
] (L(1)	Input Leakage Current (Any Input)	-1	_	1	μА	
loL <sup>(2)</sup>	Output Leakage Current	-10	_	10	μΑ	
Vон	Output Logic "1" Voltage IOUT = -1mA	2.4	_	_	V	
Vol	Output Logic "0" Voltage IOUT = 4mA	_	<del>-</del>	0.4	V	
Icc1 <sup>(3)</sup>	Average Vcc Power Supply Current		150	220	mA	
ICC2 <sup>(3)</sup>	Average Standby Current ( $\overline{R}B = \overline{W}B = \overline{DS}A = VIH$ )		16	30	mA	

## NOTES:

- Measurements with 0.4V ≤ VIN ≤ VCC, DSA = DSB ≥ VIH.
- 2. Measurements with 0.4V ≤ VOUT ≤ VCC, DSA = DSB ≥ VIH.
- 3. Measurements are made with outputs open. Tested at f = 20 MHz.

# **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 8

2669 tbl 21

2669 tbl 22


# **CAPACITANCE** (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN (2)	Input Capacitance	VIN = 0V	8	рF
Cout (1,2)	Output Capacitance	Vout = 0V	12	pF

# NOTES:

With output deselected.

2. Characterized values, not currently tested.



or equivalent circuit

Figure 8. Output Load

\* Includes jig and scope capacitances

# **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V\pm10\%$ . TA = 0°C to +70°C)

				Comn	nercial			ļ	
		IDT725	10L25	IDT72	510L35	IDT72	510L50		
		IDT725	20L25	IDT72	520L35	IDT72	520L50	]	Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
RESET T	IMING (Port A and Port B)								
trsc	Reset cycle time	35		45		65		ns	9
trs	Reset pulse width	25		35		50		ns	9
trss	Reset set-up time	25		35		50		ns	9
trsr	Reset recovery time	10		10		15		ns	9
trsf	Flag reset pulse width		35		45		65	ns	9
PORT A	<b>TIMING</b>	*							
taA	Port A access time	%	25	_	35		50	ns	12, 14, 15
taLZ	Read or write pulse LOW to data bus at Low-Z	5	_	5	-	5	_	ns	12, 15, 16
taнz	Read or write pulse HIGH to data bus at High-Z	-	15	_	20	_	30	ns	12, 14, 15, 16
tadv	Data valid from read pulse HIGH	5	_	5	_	5	_	ns	12, 14, 16
tanc	Read cycle time	35		45		65		ns	12
tarpw	Read pulse width	25		35		50		ns	12, 14, 15
tarr	Read recovery time	10	_	10	_	15	_	ns	12
tas	CSA, Ao, A1, R∕WA set- up time	5	-	5		5		ns	10, 12, 16
taн	CSA, Ao, A1, R/WA hold time	5	_	5	_	5		ns	10, 12
tads	Data set-up time	15	_	18	_	30	_	ns	11, 12, 14, 15
tadh (1)	Data hold time	0		0	_	5		ns	11, 12, 14, 15
tawc	Write cycle time	35		45		65		ns	12
tawpw	Write pulse width	25		35	_	50	_	ns	11, 12, 14
tawn	Write recovery time	10		10		15	_	ns	12
tawrcom	Write recovery time after a command	25		35	_	50	_	ns	11

NOTE:

<sup>1.</sup> The minimum data hold time is 5ns (10ns for the 80ns speed grade) when writing to the Command or Configuration registers.

# **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V\pm10\%$ ,  $Ta = 0^{\circ}C$  to  $+70^{\circ}C$ )

				Comr	nercial			[	
		IDT72510L25		IDT72	510L35	IDT72	510L50	( )	
		IDT72	520L25	IDT72	520L35	IDT72	520L50	1	Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
PORT B	PROCESSOR INTERFACE	TIMING							
tbA1	Port B access time with no parity	_	25	_	35	_	50	ns	13, 14, 15
tbA2	Port B access time with parity		30	_	42		60	ns	13, 14, 15
tbLZ	Read or write pulse LOW to data bus at Low-Z	5	_	5		5	_	ns	13, 14, 15
tbHZ	Read or write pulse HIGH to data bus at High-Z		15	_	20	_	30	ns	13, 14, 15
tbov	Data valid from read pulse HIGH	5	_	5		5		ns	13, 14, 15, 16
tbRC	Read cycle time	35		45		65		ns	13
tbrpw	Read pulse width	25	<u> </u>	35		50		ns	13
tbrr	Read recovery time	10	_	10		15	_	ns	13
tbs	R/WB set-up time	5	· –	5	-	5	_	ns	13
tbн	R/WB hold time		÷ —	5		5		ns	13
tbDS1	Data set-up time with no parity	15	· —	18	_	30	_	ns	13, 14, 15
tbDH1	Data hold time with no parity	0	_	0		5	_	ns	13, 14, 15
tbDS2	Data set-up time with parity	18		22		35		ns	13, 14, 15
tbDH2	Data hold time with parity	0		0		5		ns	13, 14, 15
tbwc	Write cycle time	35	_	45	_	65	_	ns	13
tbwpw	Write pulse width	25	_	35	_	50	_	ns	13, 15
tbwR	Write recovery time	10	_	10		15		ns	13
PORT B	PERIPHERAL INTERFACE	TIMING							
tbA1	Port B access time with no parity		25	_	40	_	55	ns	17
tba2	Port B access time with parity		30	_	42	_	60	ns	17
tbckc	Clock cycle time	15		20		25	_	ns	17
t <b>b</b> cĸн	Clock pulse HIGH time	6	_	6		10		ns	17
tbcĸL	Clock pulse LOW time	6		6	_	10		ns	17
<b>tb</b> REQS	Request set-up time	5		5		10		ns	17
<b>tb</b> REQH	Request hold time	5		5		5		ns	17
tbackl	Delay from a rising clock edge to ACK switching	-	15	_	18		25	ns	17

# **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ )

		Commercial							
		IDT725	10L25	IDT72	510L35	IDT72	510L50		
		IDT725	20L25	IDT72	520L35	IDT72	520L50		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
PORT B	RETRANSMIT and PARITY	TIMING							-
tbdsbh	RER, REW, LDRER, LDREW set-up and recovery time	10	_	10	_	15		ns	9, 18
tbper	Parity error time	20		25		30		ns	19
BYPASS	TIMING								
tBYA	Bypass access time	_	15	T -	20	_	30	ns	16
tBYD	Bypass delay	_	10	_	15	_	20	ns	16
tabydv	Bypass data valid time from DSA		_	15	_	15	_	ns	16
tb <sub>BYDV</sub> (3)	Bypass data valid time from DSB	3	_	3		3	_	ns	16
FLAG TIM	IING								
tref	Read clock edge to Empty Flag asserted	- "	·		35	_	45	ns	14, 15, 20, 22
twer	Write clock edge to Empty Flag not asserted	_	25	_	35	_	45	ns	14, 15, 20, 22
trff	Read clock edge to Full Flag not asserted	_	25	_	35	_	45	ns	14, 15, 21, 23
twff	Write clock edge to Full Flag asserted	-	25	_	35	_	45	ns	14, 15, 21, 23
traef	Read clock edge to Almost-Empty Flag asserted	_	40	_	50	<u> </u>	60	ns	20, 22
twaef	Write clock edge to Almost-Empty Flag not asserted	_	40		50	_	60	ns	20, 22
traff	Read clock edge to Almost-Full Flag not asserted		40		50	_	60	ns	21, 23
twaff	Write clock edge to Almost-Full Flag asserted	_	40	_	50	_	60	ns	21, 23

2669 tbl 25

- 1. Read and Write are internal signals derived from DSA, R/WA, DSA, R/WB, RB, and WB.
  2. Although the flags, Empty, Almost-Empty, Almost-Full, and Full Flags are internal flags, the timing given is for those assigned to external pins.
  3. Values guaranteed by design, not currently tested.

20




Figure 9. Hardware Reset Timing for IDT72510/520




Figure 10. Basic Port A Control Signal Timing (Applies to All Port A Timing)





Figure 11. Port A Command Timing (Write)

# **WRITE**



# **READ**





Figure 12. Read and Write Timing for Port A


# **WRITE**



#### NOTES:

- 1. tbDS1 and tbDH1 are with parity checking or if parity is ignored, tbDS2 and tbDH2 are with parity generation.
- 2. RB = 1

# READ




#### NOTES:

- 1. tbA1 is with parity checking or if parity is ignored, tbA2 is with parity generation.
- 2. RB = 1


Figure 13. Port B Read and Write Timing. Processor Interface Mode Only

# A→B FIFO WRITE FLOW-THROUGH



#### NOTES:

- 1. Assume the flag pin is programmed active LOW.
- 2. tbA1 is with parity checking or if parity is ignored, tbA2 is with parity generation.
- 3. R/WA = 0




## NOTES:

- 1. Assume the flag pin is programmed active LOW.
- 2. tbDS1 & tbDH1 are with parity checking or if parity is ignored, tbDS2 & tbDH2 is with parity generation.
- 3.  $R/\overline{W}A = 1$

Figure 14. Port A Read and Write Flow-Through Timing. Processor Interface Mode Only


# B→A FIFO WRITE FLOW-THROUGH



#### NOTES:

- 1. Assume the flag pin is programmed active LOW.
- 2. tbDS1 & tbDH1 are with parity checking or if parity is ignored, tbDS2 & tbDH2 are with parity generation.
- 3.  $R/\overline{W}A = 1$

# A→B FIFO READ FLOW-THROUGH




#### NOTES:

- 1. Assume the flag pin is programmed active LOW.
- 2. tbA1 is with parity checking or if parity is ignored, tbA2 is with parity generation.
- 3.  $R/\overline{W}A = 0$

Figure 15. Port B Read and Write Flow-Through Timing

5


# B→A READ BYPASS



# NOTES:

- Once the bypass starts, any data changes on Port B bus (Byte 0 →Byte 1) will be passed to Port A bus.
   WB = 1.

# A→B WRITE BYPASS




# NOTES:

- Once the bypass starts, any data changes on Port A bus (Byte 0 →Byte 1) will be passed to Port B bus.
- 2. RB = 1.

Figure 16. Bypass Path Timing. BiFIFO Must be in Peripheral Interface Mode

# SINGLE WORD DMA TRANSFER



1. tbA1, tbDS1and tbDH1are with parity checking or if parity is ignored, tbA2 & tbDS2 and tbDH2 are with parity.




Figure 17. Port B Read and Write DMA Timing. Peripheral Interface Mode Only






Figure 18. Port B Reread and Rewrite Timing for Intelligent Retransmit

Set Parity Error: FLGA is assigned as the parity error pin




Clear Parity Error: Command written into Port A clears parity error on FLGA pin



# NOTE:

1. FLGA is the only pin that can be assigned as a parity error output.

Figure 19. Port B Parity Error Timing




#### NOTES:

- B→A FIFO is initially empty.
- Assume the flag pins are programmed active LOW.

  For stand-alone mode only; in a 36- to 9-bit configuration, Port B reads must be doubled.
- $R/\overline{W}A = 1$


Figure 20. Empty and Almost-Empty Flag Timing for B→A FIFO. (n = Programmed Offset)



#### NOTES:

- 1. B→A FIFO initially contains D-(M+1) data words. D = 512 for IDT 72510; D = 1024 for IDT72520.
- Assume the flag pins are programmed active LOW.
- 3. For stand-alone mode only; in a 36- to 9-bit configuration, Port B reads must be doubled.
- 4. R/WA = 1


Figure 21. Full and Almost-Full Flag Timing for B→A FIFO. (m = Programmed Offset)



#### NOTES:

- A→B FIFO is initially empty.
- Assume the flag pins are programmed active LOW.
   For stand-alone mode only; in a 36- to 9-bit configuration, Port B reads must be doubled.
- 4. R/WA = 1

Figure 22. Empty and Almost-Empty Flag Timing for A→B FIFO. (n = Programmed Offset)




#### NOTES:

- 1. A→B FIFO initially contains D-(M+1) data words. D = 512 for IDT 72510; D = 1024 for IDT72520.
- 2. Assume the flag pins are programmed active LOW.
- 3. For stand-alone mode only; in a 36- to 9-bit configuration, Port B reads must be doubled.
- 4. R/WA = 0

Figure 23. Full and Almost-Full Flag Timing for A→B FIFO. (m = Programmed Offset)

**ORDERING INFORMATION** 



2669 drw 26

# PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18

IDT72511 IDT72521

## **FEATURES:**

- Two side-by-side FIFO memory arrays for bidirectional data transfers
- 512 x 18-Bit 512 x 18-Bit (IDT72511)
- 1024 x 18-Bit 1024 x 18-Bit (IDT72521)
- 18-bit data buses on Port A side and Port B side
- Can be configured for 18-to-18-bit or 36-to-36-bit communication
- · Fast 35ns access time
- Fully programmable standard microprocessor interface
- Built-in bypass path for direct data transfer between two ports
- Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO
- Two programmable flags, Almost-Empty and Almost-Full for each FIFO
- Programmable flag offset can be set to any depth in the FIFO
- Any of the eight flags can be assigned to four external flag pins
- Flexible reread/rewrite capabilities
- · Six general-purpose programmable I/O pins
- Standard DMA control pins for data exchange with peripherals
- · 68-pin PGA and PLCC packages

#### DESCRIPTION:

The IDT72511 and IDT72521 are highly integrated first-in, first-out memories that enhance processor-to-processor and processor-to-peripheral communications. IDT BiFIFOs integrate two side-by-side memory arrays for data transfers in two directions.


The BiFIFOs have two ports, A and B, that both have standard microprocessor interfaces. All BiFIFO operations are controlled from the 18-bit wide Port A. Port B is also 18 bits wide and can be connected to another processor or a peripheral controller. The BiFIFOs have a 9-bit bypass path that allows the device connected to Port A to pass messages directly to the Port B device.

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.

The IDT BiFIFO has programmable flags. Each FIFO memory array has four internal flags, Empty, Almost-Empty, Almost-Full and Full, for a total of eight internal flags. The Almost-Empty and Almost-Full flag offsets can be set to any depth through the Configuration Registers. These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through one Configuration Register.

Port B has programmable I/O, reread/rewrite and DMA functions. Six programmable I/O pins are manipulated through

# SIMPLIFIED BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.


**AUGUST 1993** 

two Configuration Registers. The Reread and Rewrite controls will read or write Port B data blocks multiple times. The BiFIFO has three pins, REQ, ACK and CLK, to control DMA transfers from Port B devices.

# PIN CONFIGURATIONS




2668 drw 02



# **PIN DESCRIPTION**

Symbol	Name	1/0	Description
Dao-Da17	Data A	1/0	Data inputs and outputs for the 18-bit Port A bus.
CSA	Chip Select A	I	Port A is accessed when Chip Select A is LOW.
DSA	Data Strobe A	-	Data is written into Port A on the rising edge of Data Strobe when Chip Select is LOW. Data is read out of Port A on the falling edge of Data Strobe when Chip Select is LOW.
R/WA	Read/Write A	-	This pin controls the read or write direction of Port A. When $\overline{\text{CS}}\text{A}$ is LOW and R/ $\overline{\text{W}}\text{A}$ is HIGH, data is read from Port A on the falling edge of $\overline{\text{DS}}\text{A}$ . When $\overline{\text{CS}}\text{A}$ is LOW and R/ $\overline{\text{W}}\text{A}$ is LOW, data is written into Port A on the rising edge of $\overline{\text{DS}}\text{A}$ .
A0, A1	Addresses	_	When Chip Select A is asserted, Ao, A1, and Read/Write A are used to select one of six internal resources.
DB0-DB17	Data B	1/0	Data inputs and outputs for the 18-bit Port B bus.
Rs (DSs)	Read B	l or O	If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface ( $\overline{\text{DSB}}$ ). As an Intel-style interface, data is read from Port B on a falling edge of $\overline{\text{RB}}$ . As a Motorola-style interface, data is read on the falling edge of $\overline{\text{DSB}}$ or written on the rising edge of $\overline{\text{DSB}}$ through Port B. The default is Intel-style processor mode. ( $\overline{\text{RB}}$ as an input).
W̄B (R/W̄B)	Write B	l or O	If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface ( $\overline{W}$ ) or as part of a Motorola-style interface ( $\overline{R}/\overline{W}$ ). As an Intel-style interface, data is written to Port B on a rising edge of $\overline{W}$ B. As a Motorola-style interface, data is ead ( $\overline{R}/\overline{W}$ B = HIGH) or written ( $\overline{R}/\overline{W}$ B = LOW) to Port B in conjunction with a Data Strobe B falling or rising edge. The default is Intel-style processor mode ( $\overline{W}$ B as an input.)
RER	Reread	ı	Loads A→B FIFO Read Pointer with the value of the Reread Pointer when LOW.
REW	Rewrite	1	Loads B→A FIFO Write Pointer with the value of the Rewrite Pointer when LOW.
LDRER	Load Reread	1	Loads the Reread Pointer with the value of the A→B FIFO Read Pointer when HIGH.
LDREW	Load Rewrite	1	Loads the Rewrite Pointer with the value of the B→A FIFO Write Pointer when HIGH.
REQ	Request	1	When Port B is programmed in peripheral mode, asserting this pin begins a data transfer. Request can be programmed either active HIGH or active LOW.
ACK	Acknowledge	0	When Port B is programmed in peripheral mode, Acknowledge is asserted in response to a Request signal. This confirms that a data transfer may begin. Acknowledge can be programmed either active HIGH or active LOW.
CLK	Clock	-	This pin is used to generate timing for ACK, $\overline{R}B$ , $\overline{W}B$ , $\overline{DS}B$ and $R/\overline{W}B$ when Port B is in the peripheral mode.
FLGA- FLGD	Flags	0	These four outputs pins can be assigned any one of the eight internal flags in the BiFIFO. Each of the two internal FIFOs ( $A \rightarrow B$ and $B \rightarrow A$ ) has four internal flags: Empty, Almost-Empty, Almost-Full and Full.
PIO0-PIO5	Program- mable Inputs/ Outputs	1/0	Six general purpose I/O pins. The input or output direction of each pin can be set independently.
RS	Reset	I	A LOW on this pin will perform a reset of all BiFIFO functions.
Vcc	Power		There are two +5V power pins.
GND	Ground		There are five Ground pins at 0V.

# **DETAILED BLOCK DIAGRAM**



NOTES:

2668 drw 04

- $(^\star)$  Can be programmed either active high or active low in internal configuration registerers.
- (††) Can be programmed through an internal configuration register to be either an input or an output.

## **FUNCTIONAL DESCRIPTION**

IDT's BiFIFO family is versatile for both multiprocessor and peripheral applications. Data can be sent through both FIFO memories concurrently, thus freeing both processors from laborious direct memory access (DMA) protocols and frequent interrupts.

Two full 18-bit wide FIFOs are integrated into the IDT BiFIFO, making simultaneous data exchange possible. Each FIFO is monitored by separate internal read and write pointers, so communication is not only bidirectional, it is also totally independent in each direction. The processor connected to Port A of the BiFIFO can send or receive messages directly to the Port B device using the BiFIFO's 9-bit bypass path.

The BiFIFO can be used in different bus configurations: 18 bits to 18 bits and 36 bits to 36 bits. One BiFIFO can be used for the 18- to 18-bit configuration, and two BiFIFOs are required for 36- to 36-bit configuration. This configuration can be extended to wider bus widths (54- to 54-bits, 72- to 72-bits, ...) by adding more BiFIFOs to the configuration.

The microprocessor or microcontroller connected to Port A controls all operations of the BiFIFO. Thus, all Port A interface pins are inputs driven by the controlling processor. Port B can be programmed to interface either with a second processor or a peripheral device. When Port B is programmed in processor interface mode, the Port B interface pins are inputs driven by the second processor. If a peripheral device

is connected to the BiFIFO, Port B is programmed to peripheral interface mode and the interface pins are outputs.

#### 18- to 18-bit Configurations

A single BiFIFO can be configured to connect an 18-bit processor to another 18-bit processor or an 18-bit peripheral. The upper BiFIFO shown in each of the Figures 1 and 2 can be used in 18- to 18-bit configurations for processor and peripheral interface modes respectively.

# 36- to 36-bit Configurations

In a 36- to 36-bit configuration, two BiFIFOs operate in parallel. Both BiFIFOs are programmed simultaneously, 18 data bits to each device. Figures 1 and 2 show multiple BiFIFOs configured for processor and peripheral interface modes respectively.

#### **Processor Interface Mode**

When a microprocessor or microcontroller is connected to Port B, all BiFIFOs in the configuration must be programmed to processor interface mode. In this mode, all Port B interface controls are inputs. Both REQ and CLK pins should be pulled LOW to ensure that the setup and hold time requirements for these pins are met during reset. Figure 1 shows the BiFIFO in processor interface mode.




Figure 1. 36-Bit Processor to 36-Bit Processor Configuration

#### NOTE:

1. 36- to 36-bit processor interface configuration. Upper BiFIFO only is used in 18- to 18-bit configuration. Note that Cntl A refers to  $\overline{\underline{CS}}A$ , A1, A0, R/ $\overline{\underline{W}}A$ , and  $\overline{\underline{DS}}A$ ; Cntl B refers to  $\overline{R}B$  and  $\overline{\underline{W}}B$  and  $\overline{\underline{W}}B$ .

5.19 5

# 5

#### Peripheral Interface Mode

If Port B is connected to a peripheral controller, all BiFIFOs in the configuration must be programmed in peripheral interface mode. In this mode, all the Port B interface pins are all outputs. To assure fixed high states for  $\overline{\rm R}{\rm B}$  and  $\overline{\rm W}{\rm B}$  before they are programmed into an output, these two pins should be pulled up to Vcc with 10K resistors. Of course, only one set of Port B interface pins should be used to control a single peripheral device, while the other interface pins are all ignored. Figure 2 shows a BiFIFO configuration connected to a peripheral.

#### Port A Interface

The BiFIFO is straightforward to use in microprocessor-based systems because each BiFIFO port has a standard microprocessor control set. Port A has access to six resources: the A→B FIFO, the B→A FIFO, the 9-bit direct data bus (bypass path), the configuration registers, status and command registers. The Port A Address and Read/Write pins determine the resource being accessed as shown in Table 1. Data Strobe is used to move data in and out of the BiFIFO.

When either of the internal FIFOs are accessed, 18 bits of data are transferred across Port A. Since the bypass path is only 9 bits wide, the least significant byte (DAo-DA7, DA16) is used on Port A. All of the registers are 16 bits wide which means only the data bits (DAo-DA15) are passed by Port A.

# **Bypass Path**

The bypass path acts as a bidirectional bus transceiver directly between Port A and Port B. The direct connection requires that the Port A interface pins are inputs and the Port B interface pins are outputs. The bypass path is 9 bits wide in an 18- to 18-bit configuration or 18 bits wide in a 36- to 36-bit configuration.

During bypass operations, the BiFIFOs must be programmed into peripheral interface mode. Bit 10 of Configuration Register 5 (see Table 10) is set to 1 for peripheral interface mode.

## **Command Register**

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.




Figure 2. 36-Bit Processor to 36-Bit Peripheral Configuration

# NOTE:

5.19

The Command Register is written by setting  $\overline{\text{CSA}} = 0$ , A1 = 1, A0 = 1. Commands written into the BiFIFO have a 4-bit opcode (bit8 – bit 11) and a 3-bit operand (bit 0 – bit 2) as shown in Figure 3. The commands can be used to reset the BiFIFO, to select the Configuration Register, to perform intelligent reread/rewrite, to set the Port B DMA direction, to set the Status Register format, and to modify the Port B Read and Write Pointers. The command opcodes are shown in Table 2.

The reset command initializes different portions of the BiFIFO depending on the command operand. Table 3 shows the reset command operands.

The configuration Register address is set directly by the

command operands shown in Table 4.

Intelligent reread/rewrite is performed by interchanging the Port B Read Pointer with the Reread Pointer or by interchanging the Port B Write Pointer with the Rewrite Pointer. No command operands are required to perform a reread/rewrite operation.

When Port B of the BiFIFO is in peripheral mode, the DMA direction is controlled by the Command Register. Table 5 shows the Port B read/write DMA direction operands.

Two commands are provided to increment the Port B Read and Write Pointers. No operands are required for these commands.

#### COMMAND FORMAT




Figure 3. Format for Commands Written into Port A

#### Reset

The IDT72511 and IDT72521 have a hardware reset pin (RS) that resets all BiFIFO functions. A hardware reset reguires the following four conditions:  $\overline{R}B$  and  $\overline{W}B$  must be HIGH. RER and REW must be HIGH, LDRER and LDREW must be LOW, and DSA must be HIGH (Figure 9). After a hardware reset, the BiFIFO is in the following state: Configuration Registers 0-3 are 0000H, Configuration Register 4 is set to 6420H, and Configuration Registers 5, 6 and 7 are 0000H. Additionally, all the pointers including the Reread and Rewrite Pointers are set to  $\mathbf{0}$ , the DMA direction is set to  $\mathbf{B} \rightarrow \mathbf{A}$  write. and the internal DMA request circuitry is cleared (set to its initial state).

A software reset command can reset A→B pointers and the B→A pointers to **0** independently or together. The internal request DMA circuitry can also be reset independently. A software Reset All command resets all the pointers, the DMA request circuitry, and sets all the Configuration Registers to their default condition. Note that a hardware reset is NOT the same as a software Reset All command. Table 6 shows the BiFIFO state after the different hardware and software resets

#### Status Register

The Status Register reports the state of the programmable flags and the DMA read/write direction. The Status Register is read by setting  $\overline{CS}A = 0$ , A1 = 1, A0 = 1 (see Table 1). See Table 7 for the Status Register format.

#### **Configuration Registers**

The eight Configuration Register formats are shown in

### PORT A RESOURCE SELECTION

CSA	A1	Αo	Read	Write
0	0	0	B→A FIFO	A→B FIFO
0	0	1	9-bit Bypass Path	9-bit Bypass Path
0	1 .	0	Configuration Registers	Configuration Registers
0	1	1	Status Register	Command Register
1	Х	X	Disabled	Disabled
				2668 tbl 03

Table 1. Accessing Port A Resources Using CSA, A0 and A1

#### COMMAND OPERATIONS

Command Opcode	Function
0000	Reset BiFIFO (see Table 3)
0001	Select Configuration Register (see Table 4)
0010	Load Reread Pointer with Read Pointer Value
0011	Load Rewrite Pointer with Write Pointer Value
0100	Load Read Pointer with Reread Pointer Value
0101	Load Write Pointer with Rewrite Pointer Value
0110	Set DMA Transfer Direction (see Table 5)
0111	Reserved
1000	Increment A→B FIFO Read Pointer (Port B)
1001	Increment B→A FIFO Write Pointer (Port B)
1010	Reserved
1011	Reserved

2668 tbl 05

Table 2. Functions Performed by Port A Commands

#### RESET COMMAND FUNCTIONS

Reset Operands	Function
000	No Operation
001	Reset B→A FIFO (Read, Write, and Rewrite Pointers = 0)
010	Reset A→B FIFO (Read, Write, and Reread Pointers = 0)
011	Reset B→A and A→B FIFO
100	Reset Internal DMA Request Circuitry
101	No Operation
110	No Operation
111	Reset All

2668 tbl 04

**Table 3. Reset Command Functions** 

## SELECT CONFIGURATION REGISTER/ COMMAND FUNCTIONS

Operands	Function
000	Select Configuration Register 0
001	Select Configuration Register 1
010	Select Configuration Register 2
011	Select Configuration Register 3
100	Select Configuration Register 4
101	Select Configuration Register 5
110	Select Configuration Register 6
111	Select Configuration Register 7

2668 tbl 06

Table 4. Select Configuration Register Functions.

## DMA DIRECTION COMMAND FUNCTIONS

Operands	Function				
XX0	Write B→A FIFO				
XX1	Read A→B FIFO				

Table 5. Set DMA Direction Command Functions. Command Only Operates in Peripheral Interface Mode

#### STATE AFTER RESET

Γ		Software Reset						
	Hardware Reset (RS asserted)	B→A(001)	A→B(010)	B→A and A→B(011)	Internal Request (100)	All(111)		
Configuration Registers 0-3	0000H	_	_		_	0000H		
Configuration Register 4	6420H		_		_	6420H		
Configuration Register 5	0000H		_	_	_	0000H		
Configuration Register 6-7	0000H		_		_	0000H		
Status Register format	0		_		_	_		
B→A Read, Write, Rewrite Pointers	0 .	0	_	0	_	0		
A→B Read, Write, Reread Pointers	0		0	0	_	0		
DMA direction	B→A write		_	_	_	_		
DMA internal request	clear		_	_	clear	clear		

Table 6. The BiFIFO State After a Reset Command

2668 tbl 08

Table 8. Configuration Registers 0-3 contain the programmable flag offsets for the Almost-Empty and Almost-Full flags. These offsets are set to **0** when a hardware reset or a software Reset All is applied. Note that Table 8 shows that Configuration Registers 0-3 are 10 bits wide to accommodate the 1024 locations in each FIFO memory of the IDT7252/520. Only 9 least significant bits are used for the 512 locations of the IDT7251/510: the most significant bit, bit 9, must be set to **0**.

Configuration Register 4 is used to assign the internal flags to the external flag pins (FLGA-FLGD). Each external flag pin is assigned an internal flag based on the four bit codes shown in Table 9. The default condition for Configuration Register 4 is **6420H** as shown in Table 6. The default flag assignments are: FLGD is assigned  $B \rightarrow A$  Full, FLGc is assigned  $B \rightarrow A$  Empty, FLGB is assigned  $A \rightarrow B$  Empty.

Configuration Register 5 is a general control register. The format of Configuration Register 5 is shown in Table 10.

Bit 0 sets the Intel-style interface ( $\overline{R}B$ ,  $\overline{W}B$ ) or Motorola-style interface ( $\overline{DS}B$ ,  $R/\overline{W}B$ ) for Port B. Bits 2 and 3 redefine Full and Empty Flags for reread/rewrite data protection.

Bits 4-9 control the DMA interface and are only applicable in peripheral interface mode. In processor interface mode, these bits are don't care states. Bits 4 and 5 set the polarity of the DMA control pins REQ and ACK respectively. An internal clock controls all DMA operations. This internal clock is derived from the external clock (CLK). Bit 9 determines the internal clock frequency: the internal clock = CLK or the internal clock = CLK divided by 2. Bit 8 sets whether RB,  $\overline{W}$ B, and  $\overline{DS}$ B are asserted for either one or two internal clocks. Bits 6 and 7 set the number of internal clocks between REQ assertion and ACK assertion. The timing can be from 2 to 5 cycles as shown in Figure 17.

Bit 10 controls Port B processor or peripheral interface mode. In processor mode, the Port B control pins (RB, WB, DSB, R/WB) are inputs and the DMA controls are ignored. In peripheral mode, the Port B control pins are outputs and the DMA controls are active.

Six PIO pins can be programmed as an input or output by the corresponding mask bits in Configuration Register 7. The format of Configuration Register 7 is shown in Figure 5. Each bit of the register set the I/O direction independently. A logic 1 indicates that the corresponding PIO pin is an output, while a logic 0 indicates that the PIO pin is an input. This I/O mask register can be read or written.

A programmed output PlOi pin ( $i = 0, 1, \ldots 5$ ) displays the data latched in Bit i of Configuration Register 6. A programmed input PlOi pin allows Port A bus to sample the data on DAI by reading Configuration Register 6.

#### STATUS REGISTER FORMAT

Bit	Signal
0	Reserved
1	Reserved
2	Reserved
3	DMA Direction
4	A→B Empty Flag
5	A→B Almost-Empty Flag
6	B→A Full Flag
7	B→A Almost-Full Flag
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	A→B Full Flag
13	A→B Almost-Full Flag
14	B→A Empty Flag
15	B→A Almost-Empty Flag
	2669 thi 00

Table 7. The Status Register Format

2668 tbl 10

#### CONFIGURATION REGISTER FORMATS

	15					10	9			· · · · · · · · · · · · · · · · · · ·	0
Config. Reg. 0	Х	Х	Х	х	Х	х		A→B FIFO Almost	Empty FI	ag Offset	
	15					10	9				0
Config. Reg. 1	Х	Х	Х	х	Х	х		A→B FIFO Almost	Full Flag	Offset	
	15					10	9				0
Config. Reg. 2	Х	Х	Х	Х	Х	Х		B→A FIFO Almost	Empty FI	ag Offset	
	15					10	9				0
Config. Reg. 3	Х	Х	Х	Х	Х	Х		B→A FIFO Almost	Full Flag	Offset	
'	15			12	11		8	7	4	3	0
Config. Reg. 4	Flag	D Pin	Assigni	ment	Fla	ag C Pi	in Assignment	Flag B Pin Assigi	nment	Flag A Pin Ass	ignment
	15										0
Config. Reg. 5							Genera	Control			
	15										0
Config. Reg. 6							, 1/0 [	ata			
'	15										0
Config. Reg. 7							I/O Direction	on Control			
1											

NOTE:

1. Bit 9 of Configuration Registers 0-3 must be set to 0 on the IDT72511.

Table 8. The BiFIFO Configuration Register Formats

**Programmable Flags** 

The IDT BiFIFO has eight internal flags. Associated with each FIFO memory array are four internal flags, Empty, Almost-Empty, Almost-Full and Full, for the total of eight internal flags. The Almost-Empty and Almost-Full offsets can be set to any depth through the Configuration Registers 0-3 (see Table 8). The flags are asserted at the depths shown in Table 11. After a hardware reset or a software Reset All, the almost flag offsets are set to 0. Even though the offsets are equivalent, the Empty and Almost-Empty flags have different timing which means that the flags are not coincident. Similarly, the Full and Almost-Full flags are not coincident after reset because of timing.

These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through Configuration Register 4 (see Table 9). For the specific flag timings, see Figures 20-23.

The current state of all eight flags is available in the Status Register.

#### **EXTERNAL FLAG ASSIGNMENT CODES**

Assignment Code	Internal Flag Assigned to Flag Pin
0000	A→B Empty
0001	A→B Almost-Empty
0010	A→B <del>Full</del>
0011	A→B Almost-Full
0100	B→A Empty
0101	B→A Almost-Empty
0110	B→A <del>Full</del>
0111	B→A Almost-Full
1000	A→B Empty
1001	A→B Almost-Empty
1010	A→B Full
1011	A→B Almost-Full
1100	B→A Empty
1101	B→A Almost-Empty
1110	B→A Full
1111	B→A Almost-Full

Table 9. Configuration Register 4 Internal Flag Assignments to External Flag Pins

#### **CONFIGURATION REGISTER 5 FORMAT**

Bit	Function		
0	Select Port B Interface	0	Pins are RB and WB (Intel-style interface)
	RB and WB or DSB and R/WB	1	Pins are DSB and R/WB (Motorola-style interface)
1	Unused		
2	Full Flag Definition	0	Write pointer meets read pointer
		1	Write pointer meets reread pointer
3	Empty Flag Definition	0	Read pointer meets write pointer
		1	Read pointer meets rewrite pointer
4	REQ Pin Polarity	0	REQ pin active HIGH
	·	1	REQ pin active LOW
5	ACK Pin Polarity	0	ACK pin active LOW
		1	ACK pin active HIGH
7-6	REQ / ACK Timing	00	2 internal clocks between REQ assertion and ACK assertion
		01	3 internal clocks between REQ assertion and ACK assertion
		10	4 internal clocks between REQ assertion and ACK assertion
		11	5 internal clocks between REQ assertion and ACK assertion
8	Port B Read & Write	0	RB, WB, and DSB are asserted for 1 internal clock
	Timing Control for Peripheral Mode	1	RB, WB, and DSB are asserted for 2 internal clocks
9	Internal Clock	0	Internal clock = CLK
:	Frequency Control	1	Internal clock = CLK divided by 2
10	Port B Interface	0	Processor interface mode (Port B controls are inputs)
]	Mode Control	1	Peripheral interface mode (Port B controls are outputs)
11	Unused		
12	Unused		
13	Unused		
14	Unused		
15	Unused		

Table 10. BiFIFO Configuration Register 5 Format

2668 tbl 12

## **CONFIGURATION REGISTER 6 FORMAT**

15	6	5	4	3	2	1	0
Unused		PIO5	PIO4	PIO3	PIO2	PIO1	PIO0
							2668 tbl 13

Figure 4. BiFIFO Configuration Register 6 Format for Programmable I/O Data

#### **CONFIGURATION REGISTER 7 FORMAT**




Figure 5. BiFIFO Configuration Register 7 Format for Programmable I/O Direction Mask

## 5

#### Port B Interface

Port B has reread/rewrite and DMA functions. Port B can be configured to interface to either Intel-style ( $\overline{\mbox{R}}$ B) or Motorola-style ( $\overline{\mbox{DS}}$ B, R/ $\overline{\mbox{WB}}$ ) devices in Configuration Register 5 (see Table 10). Port B can also be configured to talk to a processor or a peripheral device through Configuration Register 5. In processor interface mode, the Port B interface controls are inputs. In peripheral interface mode, the Port B interface controls are outputs. After a hardware reset or a software Reset All command, Port B defaults to an Intel-style processor interface; the controls are inputs.

#### **DMA Control Interface**

The BiFIFO has DMA control to simplify data transfers with peripherals. For the BiFIFO DMA controls (REQ, ACK and CLK) to operate, the BiFIFO must be in peripheral interface mode (Configuration Register 5, Table 10).

DMA timing is controlled by the external clock input, CLK. An internal clock is derived from this CLK signal to generate the  $\overline{\mbox{RB}}$ ,  $\overline{\mbox{WB}}$ ,  $\overline{\mbox{DS}}$ B and  $\mbox{R/WB}$  output signals. The internal clock also determines the timing between REQ assertion and ACK assertion. Bit 9 of Configuration Register 5 determines whether the internal clock is the same as CLK or whether the internal clock is CLK divided by 2.

Bit 8 of Configuration Register 5 set whether  $\overline{R}B$ ,  $\overline{W}B$  and  $\overline{D}SB$  are asserted for 1 or 2 internal clocks. Bits 6 and 7 of Configuration Register 5 set the number of clocks between REQ assertion and ACK assertion. The clocks between REQ assertion and ACK assertion can be 2, 3, 4 or 5.

Bits 4 and 5 of Configuration Register 5 set the polarity of the REQ and ACK pins respectively.

A DMA transfer command sets the Port B read/write direction (see Table 5). The timing diagram for DMA transfers is shown in Figure 17. The basic DMA transfer starts with REQ assertion. After 2 to 5 internal clocks, ACK is asserted by the BiFIFO. ACK will not be asserted if a read is attempted on an empty  $A \rightarrow B$  FIFO or if a write is attempted on a full  $B \rightarrow A$  FIFO. If the BiFIFO is in Motorola-style interface mode,  $R/\overline{W}B$  is set

at the same time that ACK is asserted. One internal clock later,  $\overline{\text{DSB}}$  is asserted. If the BiFIFO is in Intel-style interface mode, either  $\overline{\text{RB}}$  or  $\overline{\text{WB}}$  is asserted one internal clock after ACK assertion. These read/write controls stay asserted for 1 or 2 internal clocks, then ACK,  $\overline{\text{DSB}}$ ,  $\overline{\text{RB}}$  and  $\overline{\text{WB}}$  are made inactive. This completes the transfer of one 9-bit word.

On the next rising edge of CLK, REQ is sampled. If REQ is still asserted, another DMA transfer starts with the assertion of ACK. Data transfers will continue as long as REQ is asserted.

#### Intelligent Reread/Rewrite

Intelligent reread/rewrite is a method the BiFIFO uses to help assure data integrity. Port B of the BiFIFO has two extra pointers, the Reread Pointer and the Rewrite Pointer. The Reread Pointer is associated with the A->B FIFO Read Pointer, while the Rewrite Pointer is associated with the B->A FIFO Write Pointer. The Reread Pointer holds the start address of a data block in the A->B FIFO RAM, and the Read Pointer is the current address of the same FIFO RAM array. By loading the Read Pointer with the value held in the Reread Pointer (RER asserted), reads will start over at the beginning of the data block. In order to mark the beginning of a data block, the Reread Pointer should be loaded with the Read Pointer value (LDRER asserted) before the first read is performed on this data block. Figure 6 shows a Reread operation.

Similarly, the Rewrite Pointer holds the start address of a data block in the B->A FIFO RAM, while the Write Pointer is the current address within the RAM array. The operation of the REW and LDREW is identical to the RER and LDRER discussed above. Figure 7 shows a Rewrite operation.

For the reread data protection, Bit 2 of Configuration Register 5 can be set to 1 to prevent the data block from being overwritten. In this way, the assertion of A->B full flag will occur when the write pointer meets the reread pointer instead of the read pointer as in the normal definition. For the rewrite data protection, Bit 3 of Configuration Register 5 can be set to 1 to

#### INTERNAL FLAG TRUTH TABLE

Number of Words in FIFO				1	
From	То	Empty Flag	Almost-Empty Flag	Almost-Full Flag	Full Flag
- 0	0	Asserted	Asserted	Not Asserted	Not Asserted
1	n	Not Asserted	Asserted	Not Asserted	Not Asserted
n + 1	D - (m + 1)	Not Asserted	Not Asserted	Not Asserted	Not Asserted
D – m	D-1	Not Asserted	Not Asserted	Asserted	Not Asserted
D	D	Not Asserted	Not Asserted	Asserted	Asserted

NOTE:

Table 11. Internal Flag Truth Table

BiFIFO flags must be assigned to external flag pins to be observed. D = FIFO depth (IDT72511 = 512, IDT72521 = 1024), n = Almost-Empty flag
offset, m = Almost-Full flag offset.

prevent the data block from being read. In this case the assertion of B->A empty flag will occur when the read pointer meets the rewrite pointer instead of the write pointer.


In conclusion, Bit 2 and 3 of Configuration Register 5 are used to redefine Full & Empty flags for data block partition. Although it can serve the purpose of data protection, the setting of these 2 bits is independent of the functions caused by RER/REW, or LDRER/LDREW assertions.

## Programmable Input/Output

The BiFIFO has six programmable I/0 pins (PIOo - PIO5) which are controlled by Port A through Configuration Registers 6 and 7. Data from the programmable I/O pins is mapped directly to the six least significant bits of Configuration Registration Regist

ter 6. Figure 4 shows the format of Configuration Register 6. This data is read or written by Port A on the data pins (DAo- DAs). A programmed output PIOi pin (i = 0, 1, ..., 5) displays the data latched in Bit i of Configuration Register 6. A programmed input PIOi pin allows Port A bus to sample its data on DAiby reading Configuration Register 6. The read and write timing for the programmable I/O pins is shown in Figure 19. The direction of each programmable I/O pin can be set independently by programming the mask in Configuration Register 7. Each P10 pin has a corresponding input/output direction mask bit in Configuration Register 7. Figure 5 shows the format of Configuration Register 7. Setting a mask bit to a logic 1 makes the corresponding I/O pin an output. Mask bits set to logic 0 force the corresponding I/O pin to an input.

#### REREAD OPERATIONS (1,2)




#### NOTES:

- If bit 2 is set to 1, Empty flag asserted if Read = Write Full flag asserted if Reread + FIFO size = Write
- If bit 2 is set to 0, Empty flag asserted if Read = Write Full flag asserted if Read + FIFO size = Write

Figure 6. BiFIFO Reread Operations

## **REWRITE OPERATIONS (3,4)**



#### NOTES:

- If bit 3 is set to 1, Empty flag asserted if Read = Rewrite Full flag asserted if Read + FIFO size = Write
- If bit 3 is set to 0, Empty flag asserted if Read = Write Full flag asserted if Read + FIFO size = Write

Figure 7. BiFIFO Rewrite Operations

2668 drw 09

13

5.19

## **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage With Respect To Ground	-0.5 to +7.0	-0.5 to +7.0	>
Та	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ô
Тѕтс	Storage Temperature	-55 to +125	65 to +155	ů
lout	DC Output Current	50	50	mA

#### NOTE:

2668 tbl 16

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	V
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input HIGH Voltage Commercial	2.0	_	_	V
ViH	Input HIGH Voltage Military	2.2	_	_	٧
VIL <sup>(1)</sup>	Input LOW Voltage Commercial and Military	-	1	0.8	٧

#### NOTE

1. 1.5V undershoots are allowed for 10ns once per cycle.

2668 tbl 17

2668 tb! 18

#### DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $Ta = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $Ta = -55^{\circ}C$  to  $+125^{\circ}C$ )

		(	IDT72511L IDT72521L Commercia = 25, 35, 5	- al	1	IDT72521L Military A = 40, 50ns	itary					
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit				
1L(1)	Input Leakage Current (Any Input)	-1	_	1	-10		10	μА				
loL <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10		10	μΑ				
Vон	Output Logic "1" Voltage IOUT = -1mA	2.4	_		2.4		_	٧				
Vol	Output Logic "0" Voltage IOUT = 4mA			0.4			0.4	٧				
ICC1 (3)(4)	Average VCC Power Supply Current	_	150	230	_	180	250	mA				
ICC2 <sup>(3)</sup>	Average Standby Current ( $\overline{R}B = \overline{W}B = \overline{DS}A = VIH$ )	_	16	30		24	50	mA				

#### NOTES:

- 1. Measurements with  $0.4V \le Vin \le Vcc$ ,  $\overline{DS}A = \overline{DS}B \ge ViH$
- 2. Measurements with  $0.4V \le V_{OUT} \le V_{CC}$ ,  $\overline{DS}_A = \overline{DS}_B \ge V_{IH}$
- 3. Measurements are made with outputs open.

## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 8

2668 tbl 19


## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN (2)	Input Capacitance	VIN = 0V	8	рF
Cout (1,2)	Output Capacitance	Vout = 0V	12	pF

#### NOTES:

1. With output deselected.

2. Characterized values, not currently tested.



or equivalent circuit

Figure 8. Output Load
\*Includes jig and scope capacitances

5.19

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial: Vcc = 5V ± 10%, TA = 0°C to + 70°C; Military: Vcc = 5V ± 10%, TA = -55°C to + 125°C)

			Comn	nercial		Mili	itary	Com'l	& Mil. <sup>(2)</sup>		j
		IDT72	511L25	IDT72	511L35			IDT72	511L50		
		IDT72	521L25	IDT72	521L35	IDT72	521L40	IDT72	521L50		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
RESET T	MING (Port A and Port B)										
trsc	Reset cycle time	35	_	45	_	50	_	65	_	ns	9
trs	Reset pulse width	25		35	_	40		50		ns	9
trss	Reset set-up time	25	_	35		40	_	50		ns	9
trsr	Reset recovery time	10	_	10	_	10		15	_	ns	9
trsf	Reset to flag time	_	35		45	_	50	_	65	ns	9
PORT A	TIMING										
taa	Port A access time	_	25	_	35	_	40		50	ns	12, 14, 15
ta∟z	Read or write pulse LOW to data bus at Low-Z	5	_	5	_	5	_	5	_	ns	12, 15, 16
taнz	Read or write pulse HIGH to data bus at High- Z	_	15	_	20		25		30	ns	12, 14, 15, 16
tanv	Data valid from read pulse HIGH	5	_	5	_	5	_	5	_	ns	12, 14, 16
tanc	Read cycle time	35	_	45		50		65	_	ns	12
tanpw	Read pulse width	25		35		40	_	50	1	ns	12, 14, 15
tarr	Read recovery time	10	_	10		10	_	15	_	ns	12
taS	CSA, Ao, A1, R/WA set- up time	5	_	5	_	5	_	5	_	ns	10, 12, 16
taн	CSA, Ao, A1, R/WA hold time	5	_	5	_	5	_	5	_	ns	10, 12
tads	Data set-up time	15		18		20		30	_	ns	11, 12, 14, 15
tadh <sup>(1)</sup>	Data hold time	0	_	2		5		5	_	ns	11, 12, 14, 15
tawc	Write cycle time	35	_	45	_	50	_	65	_	ns	12
tawpw	Write pulse width	25	_	35		40		50	_	ns	11, 12, 14
tawn	Write recovery time	10	_	10	_	10	_	15		ns	12
tawrcom	Write recovery time after a command	25	_	35	_	40	_	50		ns	11

#### NOTE:

- 1. The minimum data hold time is 5ns (10ns for the 80ns speed grade) when writing to the Command or Configuration registers.
- 2. IDT72511 not available in military.

## 5

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to +  $70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to +  $125^{\circ}C$ )

			Comn	nercial		Mili	tary	Com'l	Com'l & Mil. <sup>(1)</sup>		
		IDT72511L25		IDT72	511L35			IDT72	511L50		
		IDT72	521L25	IDT72	521L35	IDT72	521L40	IDT725	521L50		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
PORT B PROCESSOR INTERFACE TIMING											
tbA	Port B access time		25	_	35	_	40	_	50	ns	13, 14, 15
tbLZ	Read or write pulse LOW to data bus at Low-Z	5	_	5	<del>_</del>	5	_	5		ns	13, 14, 15
tbнz	Read or write pulse HIGH to data bus at High-Z	_	15	_	20	_	25	_	30	ns	14, 13, 15
tbov	Data valid from read pulse HIGH	5		5		5	_	5		ns	13, 14, 15, 16
tbnc	Read cycle time	35	_	45	_	50		65		ns	13
tbrpw	Read pulse width	25	_	35		40		50	-	ns	13
tbrr	Read recovery time	10		10		10		15		ns	13
tbs	R∕WB set-up time	5		5		5		5		ns	13
tbн	R∕WB hold time	5	_	5		5	_	5		ns	13
tbos	Data set-up time	15		18		20		30		ns	13, 14, 15
<b>tb</b> DH	Data hold time	0		2		5		5		ns	13, 14, 15
tbwc	Write cycle time	35		45		50		65		ns	13
tbwpw	Write pulse width	25		35		40		50		ns	13, 15
tbwn	Write recovery time	10		10		10	!	15		ns	13
PORT B	PERIPHERAL INTERFACE	TIMING							_		
tba	Port B access time		25		40		45		55	ns	17
tbcкc	Clock cycle time	15	_	20		20		25		ns	17
tbcкн	Clock pulse HIGH time	6	_	6		8		10	_	ns	17
tbcĸL	Clock pulse LOW time	6		6		8		10		ns	17
tbreas	Request set-up time	5		5		5		10		ns	17
tbreah	Request hold time	5		5	_	5		5	_	ns	17
tbackl	Delay from a rising clock edge to ACK switching	<del>-</del>	15		18		20	_	25	ns	17

#### NOTE:

1. IDT72511 not available in military.

#### **AC ELECTRICAL CHARACTERISTICS**

(Commercial: Vcc = 5V ± 10%, TA = 0°C to + 70°C; Military: Vcc = 5V ± 10%, TA = -55°C to + 125°C)

			Comn	nercial		Mili	tary	Com'l	& Mil. <sup>(4)</sup>	 	
		IDT72	511L25	IDT725	11L35			IDT72	511L50		
		IDT72	521L25	IDT725	21L35	IDT72	521L40	IDT72	2521L50 Tim		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
PORT B I	RETRANSMIT TIMING					<u> </u>		•			I
tbdsbh	RER, REW, LDRER, LDREW set-up and recovery time	10	_	10	_	10	_	15	_	ns	9, 18
PROGRA	MMABLE I/O TIMING					_					
<b>t</b> PIOA	Programmable I/O access time	_	20	_	25	_	25	_	30	ns	19
tPIOS	Programmable I/O set- up time	8		10	_	10	_	15	_	ns	19
tрюн	Programmable I/O hold time	8	_	10		10	_	15	_	ns	19
BYPASS	TIMING					-					•
tBYA	Bypass access time		18	_	20		25		30	ns	16
tBYD	Bypass delay		10		15		20	_	20	ns	16
tabydv	Bypass data valid time from DSA	15	_	15	_	15		15	_	ns	16
tb <sub>BYDV</sub> (3)	Bypass data valid time from DSB	3	_	3	_	3	_	3	_	ns	16
FLAG TIN	IING <sup>(1) (2)</sup>										
tref	Read clock edge to Empty Flag asserted	_	25	_	35	_	40	_	45	ns	14, 15, 20, 22
twer	Write clock edge to Empty Flag not asserted	_	25	_	35	_	40	_	45	ns	14, 15, 20, 22
trff	Read clock edge to Full Flag not asserted		25	_	35	_	40	_	45	ns	14, 15, 21, 23
twff	Write clock edge to Full Flag asserted	_	25	_	35	_	40	_	45	ns	14, 15, 21, 23
traef	Read clock edge to Almost-Empty Flag asserted		40		50	_	55	_	60	ns	20, 22
tWAEF	Write clock edge to Almost-Empty Flag not asserted	_	40	_	50	_	55	_	60	ns	20, 22
traff	Read clock edge to Almost-Full Flag not asserted	_	40	_	50	_	55	_	60	ns	21, 23
twaff	Write clock edge to Almost-Full Flag asserted	_	40	_	50		55	_	60	ns	21, 23

#### NOTES:

1. Read and write are internal signals derived from  $\overline{DS}A$ ,  $R/\overline{W}A$ ,  $\overline{DS}B$ ,  $\overline{R}/WB$ ,  $\overline{R}B$ , and  $\overline{W}B$ .

2. Although the flags, Empty, Almost-Empty, Almost-Full, and Full Flags are internal flags, the timing given is for those assigned to external pins.

3. Values guaranteed by design, not currently tested.

4. IDT72511 not available in military.




Figure 9. Hardware Reset Timing




Figure 10. Basic Port A Control Signal Timing (Applies to All Port A Timing)





Figure 11. Port A Command Timing (write).

## WRITE



## READ





Figure 12. Read and Write Timing for Port A


## WRITE



NOTE:

1. RB = 1

## **READ**




NOTE:

1. WB = 1


Figure 13. Port B Read and Write Timing, Processor Interface Mode Only

## A→B FIFO WRITE FLOW-THROUGH



#### NOTES:

- 1. Assume the flag pin is programmed active LOW.
- 2.  $R/\overline{W}A = 0$




### NOTES:


- Assume the flag pin is programmed active LOW.
- 2.  $R/\overline{W}A = 1$

Figure 14. Port A Read and Write Flow-Through Timing, Processor Interface Mode Only

## A→B FIFO WRITE FLOW-THROUGH




## A→B FIFO READ FLOW-THROUGH



- 1. Assume the flag pin is programmed active LOW.
- 2. R/WA = 0

Figure 15. Port B Read and Write Flow-Through Timing, Processor Interface Mode Only


## B→A READ BYPASS



#### NOTES:

- 1. Once the bypass mode starts, any data change on Port B bus (Byte 0→Byte 1) will be passed to Port A bus.
- 2. WB = 1

#### A→B WRITE BYPASS




#### NOTES:

- 1. Once the bypass mode starts, any data change on Port A bus (Byte 0→Byte 1) will be passed to Port B bus.
- 2. RB = 1

Figure 16. Bypass Path Timing, BiFIFO Must Be in Peripheral Interface Mode

#### SINGLE WORD DMA TRANSFER



## **BLOCK DMA TRANSFER**




Figure 17. Port B Read and Write DMA timing. Peripheral Interface Mode Only





Figure 18. Port B Reread and Rewrite Timing for Intelligent Reread/Rewrite

## Port $A \rightarrow PIO$ WRITE



## PIO → Port A READ






Figure 19. Programmable I/O Timing



#### NOTES:

- B→A FIFO is initially empty.
- 2. Assume the flag pins are programmed active LOW.
- 3. R/WA = 1.


Figure 20. Empty and Almost-Empty Flag Timing for B→A FIFO, (n = programmed offset)



#### NOTES:

- 1. B $\rightarrow$ A FIFO initially contains D (M + 1) data words. D = 512 for IDT72511; D = 1024 for IDT72521.
- 2. Assume the flag pins are programmed active LOW.
- 3. R/WA = 1.


Figure 21. Full and Almost-Full Flag Timing for B→A FIFO, (m = programmed offset)



#### NOTES:

- A→B FIFO is initially empty.
- 2. Assume the flag pins are programmed active LOW.
- 3. R/WA = 1.

Figure 22. Empty and Almost-Empty Flag Timing for A→B FIFO, (n = programmed offset)




#### NOTES

- 1. B→A FIFO initially contains D (M + 1) data words. D = 512 for IDT72511; D = 1024 for IDT72521.
- 2. Assume the flag pins are programmed active LOW.
- R/WA = 1.

Figure 23. Full and Almost-Full Flag Timing for A→B FIFO, (m = programmed offset)

## **ORDERING INFORMATION**



2668 drw 25

- 40 Military Only, IDT72521
  50 Commercial and Military, IDT72511 available in commercial only



CMOS SyncFIFO™ 16,384 x 9, 32,768 x 9 ADVANCED INFORMATION IDT72261

#### **FEATURES:**

- 16,384 x 9-bit organization (IDT72261)
- 32,768 x 9-bit organization (IDT72271)
- 10ns read/write cycle time
- Retransmit Capability
- Auto power down reduces power consumption
- Master Reset clears entire FIFO, Partial Reset clears data, but retains programmable settings
- · Empty, Full and Half-full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags
- First Word Fall-through Mode with Output Ready (OR) and Input Ready (IR) functions
- · Easily expandable in depth and width
- Read and write clocks can be independent
- Available in the 64-pin Thin Quad Flat Pack (TQFP).
- · Enable puts data outputs into high impedance state
- High-performance submicron CMOS technology


#### **DESCRIPTION:**

The IDT72261/72271 are very high speed, low-power firstin, first-out (FIFO) memories with clocked read and write controls. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, local area networks (LANs), and inter-processor communication. Both FIFOs have 9-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a data input enable pin ( $\overline{WEN}$ ). Data is read into the synchronous FIFO on every clock when  $\overline{WEN}$  is asserted. The output port is controlled by another clock pin (RCLK) and another enable pin ( $\overline{REN}$ ). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronously of one another for dual clock operation. An output enable pin ( $\overline{OE}$ ) is provided on the read port for three-state control of the output.

The IDT72261/72271 have two modes of operation: In the IDT Standard Mode, the first word written to the FIFO is deposited into the memory array. A read operation is required to access that word. In the First word Fall Through Mode, the first word written to an empty FIFO appears automatically on the outputs, no read operation required. The state of the FWFT (First-word Fall Through) pin determines the mode in use.

Both FIFOs have five fixed flag functions,  $\overline{\text{EF/OR}}$  (Empty Flag or Output Ready),  $\overline{\text{FF/IR}}$  (Full Flag or Input Ready), and HF (Half-full Flag). The  $\overline{\text{EF}}$  and  $\overline{\text{FF}}$  functions are selected in the IDT Standard Mode.

The IR and OR functions are active in the First Word Fall Through Mode. IR indicates that the FIFO is ready to receive



**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**AUGUST 1993** 

4

data--space is available.  $\overline{OR}$  indicates that data contained in the FIFO is available for reading.

Two programmable flags, Almost-Empty ( $\overline{PAE}$ ) and Almost-Full ( $\overline{PAF}$ ), are always available for use, irrespective of mode. The programmable offsets can be loaded by either parallel or serial means.  $\overline{WEN}$  together with  $\overline{LD}$  can be used to load the offset registers in parallel fashion.  $\overline{SEN}$  together with  $\overline{LD}$  can be used to load the offset registers in serial fashion.

The IDT72261/72271 are depth expandable. The addition of external components is unnecessary. The  $\overline{IR}$  and  $\overline{OR}$  pins, together with  $\overline{REN}$  and  $\overline{WEN}$ , are used to expand the total FIFO memory capacity.

The Master Reset (MRS) initializes the entire FIFO to a known state, so that the read and write pointers point to the first location of the FIFO and the read and write offset register pointers point to the lower Empty Offset (LSB) register. The

Offset registers are set to their default values.


The Partial Reset (PRS) performs the same initialization as the Master Reset, with the exception that the contents of the offset registers and the position of the read and write offset register pointers will remain unchanged.

The Retransmit function allows the read pointer to be reset to the first location in the RAM array (when  $\overline{RT}$  is pulsed low).

If, at any time, the FIFO is not actively performing a function, the chip will automatically power down. This occurs if neither a read nor a write occurs for more than 10 cycles.

The FS line ensures optimal data flow through the FIFO. It is tied to either GND, if the RCLK frequency is higher than the WCLK frequency, or Vcc, if the RCLK frequency is lower than the WCLK frequency

The IDT72261/72271 is fabricated using IDT's high speed submicron CMOS technology.



5.20

## **PIN DESCRIPTION**

Symbol	Name	1/0	Description
D0D8	Data Inputs	1	Data inputs for a 9-bit bus.
MRS	Master Reset	_	When $\overline{\text{MRS}}$ is set LOW , a Master Reset occurs. In this case, internal read and write pointers are set to the first location of the RAM array and the offset registers are set to the binary equivalent of 127 (the default valueprovided $\overline{\text{LD}}=0$ ). $\overline{\text{PAE}}$ goes LOW, $\overline{\text{PAF}}$ goes HIGH, and $\overline{\text{HF}}$ goes HIGH. If FWFT is LOW, then the IDT Standard Mode (along with $\overline{\text{EF}}$ and $\overline{\text{FF}}$ ) is selected. $\overline{\text{FF}}$ will go HIGH and $\overline{\text{EF}}$ will go LOW. If FWFT is HIGH, then the First Word Fall Through Mode (along with $\overline{\text{IR}}$ and $\overline{\text{OR}}$ ) are selected. $\overline{\text{OR}}$ will go HIGH and $\overline{\text{IR}}$ will go LOW. $\overline{\text{MRS}}$ is asynchronous.
WCLK	Write Clock	_	When $\overline{\text{WEN}}$ is LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full.
WEN	Write Enable	_	When $\overline{\text{WEN}}$ is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. When $\overline{\text{WEN}}$ is HIGH, writing to the FIFO is disabled. Attempts to write data into a full FIFO (FF is LOW or $\overline{\text{IR}}$ is HIGH) will be ignored.
RCLK	Read Clock		When $\overline{\text{REN}}$ is LOW, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the FIFO is not empty.
PRS	Partial Reset	_	When PRS is LOW, a Partial Reset occurs. As in the case of the Master Reset, the internal read and write pointers are set to the first location of the RAM array; PAE goes LOW, PAF goes HIGH, and HF goes HIGH. However, values previously programmed in the offset registers are retained. Whichever mode is active at the time of Partial Reset (IDT Standard Mode, or First Word Fall Through Mode), that mode will be retained. If the IDT Standard Mode is active, then FF will go HIGH, and FW will go LOW. If the First Word Fall Through Mode is active, then OR will go HIGH, and TR will go LOW. PRS is asynchronous.
REN	Read Enable	_	When REN is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. When REN is HIGH, the output register holds the last data read on the outputs. Attempts to read data from an empty FIFO (EF is LOW or OR is HIGH) will be ignored.
ŌĒ	Output Enable	-	When $\overline{OE}$ is LOW, the data output bus is active. If $\overline{OE}$ is HIGH, the output data bus will be in a hig- impedance state.
EF/OR	Empty Flag/ Output Ready	0	In the IDT Standard Mode, the $\overline{\text{EF}}$ (Empty Flag) function is selected. When $\overline{\text{EF}}$ is LOW, the FIFO is empty and further data reads are inhibited. When $\overline{\text{EF}}$ is HIGH, the FIFO is not empty. In the First Word Fall Through Mode, the $\overline{\text{OR}}$ (Output Ready) function is selected. $\overline{\text{OR}}$ goes LOW at the same time that the first word written to an empty FIFO appears on the outputs. $\overline{\text{OR}}$ goes HIGH one read clock cycle after the last word of data has been placed on the outputs. Then further data reads are inhibited. $\overline{\text{EF}/\text{OR}}$ is synchronized to the RCLK.
PAE	Programmable Almost Empty Flag	0	When PAE is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. If LD = LOW during the rising edge of MRS, then the default offset at reset is 127 from empty for both FIFOs. If LD = HIGH during the rising edge of MRS, then the default offset at reset is 1023 from empty for both FIFOs. PAE is synchronized to RCLK.
PAF	Programmable Almost Full Flag	0	When $\overline{PAF}$ is LOW, the FIFO is almost full based on the offset programmed into the FIFO. If $\overline{LD}$ = LOW during the rising edge of $\overline{MRS}$ , then the default offset at reset is 127 from full for both FIFOs. If $\overline{LD}$ = HIGH during the rising edge of $\overline{MRS}$ , then the default offset at reset is 1023 from full for both FIFOs. $\overline{PAF}$ is synchronized to WCLK.
FF/IR	Full Flag Input Ready	0	In the IDT Standard Mode, the FF (Full Flag) function is selected. When FF is LOW, the FIFO is full and further writing of data is inhibited. When FF is HIGH, the FIFO is not full. In the First Word Fall Through Mode, the IR (Input Ready) function is selected. IR goes LOW when space is available for writing in data. IR goes HIGH when the FIFO is full; then, further writing of data is inhibited. FF/IR is synchronized to WCLK.
HF	Half-full Flag	0	In the single device or width expansion configuration, $\overline{HF}$ is LOW when the device is more than half-full. $\overline{HF}$ is asynchronous.

## 5.

## **PIN DESCRIPTION (Cont.)**

Symbol	Name	1/0	Description
נס	Load	_	When LD is LOW during the rising edge of MRS, then parallel loading of the program-mable offset registers is selected. After Master Reset, if LD and WEN are LOW, data on D0 - D7 can be written to the four offset registers consecutively, one register for each rising edge of WCLK.
			When $\overline{\text{LD}}$ is HIGH during the rising edge of $\overline{\text{MRS}}$ , then serial loading of the programmable offset registers is selected. After Master Reset, when $\overline{\text{LD}}$ and $\overline{\text{SEN}}$ and LOW, serial data on the SI line can be written to the offset registers, one bit for each rising edge of WCLK.
ĺ			After Master Reset, if $\overline{\text{LD}}$ and $\overline{\text{REN}}$ are LOW, the four offset registers can be accessed on Q0 - Q7 consecutively, one register for each rising edge of RCLK.
Q0-Q8	Data Outputs	0	Data outputs for a 9-bit bus.
FS	Frequency Select	1	The FS setting optimizes data flow through the FIFO. FS is tied to Vcc if the RCLK is running at a lower frequency than the WCLK. FS is tied to GND if the RCLK is running at a higher frequency than the WCLK.
FWFT/SI	First Word Fall Through/ Serial Data In	_	During Master Reset, on the rising edge of MRS, a LOW on this pin selects IDT Standard Mode. During this mode, a read operation is required to access the first word written to an empty FIFO. The EF and FF functions will be active.
	·		During Master Reset, on the rising edge of MRS, a HIGH on this pin selects First Word Fall Through Mode. During this mode, the first word written to an empty FIFO appears directly on the outputs-no read operation necessary. The OR and IR functions will be active.
			Following Master Reset, this pin functions as a serial input for loading programmable flag settings into the offset registers. Writing to SI is synchronized to WCLK and enabled when SEN and LD are LOW.
SEN	Serial Enable	ı	When SEN and LD are LOW, serial data on the SI line can be written to the offset registers one bit for every rising edge of WCLK.
ŘΤ	Retransmit		Retransmit sets the read pointer to the first location of the RAM array. A LOW on $\overline{RT}$ , once sampled by RCLK, sets $\overline{EF}$ LOW (or $\overline{OR}$ HIGH). Then, a read operation may take place after $\overline{EF}$ returns HIGH ( $\overline{OR}$ LOW). A write operation may take place after $\overline{EF}$ returns HIGH ( $\overline{OR}$ LOW) or after 14 cycles of the faster clock (RCLK or WCLK) have elapsed (as measured from the point that $\overline{RT}$ LOW was sampled by RCLK). $\overline{RT}$ must not be brought low during a read or write operation. From the time a LOW on $\overline{RT}$ is sampled by RCLK until $\overline{EF}$ returns HIGH, ignore the status of all flags except $\overline{EF}$ ( $\overline{OR}$ ). $\overline{RT}$ is synchronized to the RCLK.
Vcc	Power		+5 volt power supply pins.
GND	Ground		Ground pins.



CMOS SyncFIFO™ 8,192 x 18, 16,384 x 18 ADVANCED INFORMATION IDT72255 IDT72265


#### **FEATURES:**

- 8.192 x 18-bit organization (IDT72255)
- 16,384 x 18-bit organization (IDT722651)
- 10ns read/write cycle time
- Retransmit Capability
- Auto power down reduces power consumption
- Master Reset clears entire FIFO, Partial Reset clears data, but retains programmable settings
- · Empty, Full and Half-full flags signal FIFO status
- · Programmable Almost-Empty and Almost-Full flags
- First Word Fall-through Mode with Output Ready (OR) and Input Ready (IR) functions
- · Easily expandable in depth and width
- · Read and write clocks can be independent
- Available in the 64-pin Thin Quad Flat Pack (TQFP).
- Enable puts data outputs into high-impedance state
- High-performance submicron CMOS technology

### DESCRIPTION:

The IDT72255/72265 are very high-speed, low-power firstin, first-out (FIFO) memories with clocked read and write controls. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, local area networks (LANs), and inter-processor communication.

Both FIFOs have 18-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a data input enable pin (WEN). Data is read into the synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and another enable pin (REN). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronously of one another for dual clock operation. An output enable pin (OE) is provided on the read port for three-state control of the output.



The IDT logo is a registered trademark and SyncFIFO is a trademark of Integrated Device Technology, Inc.

**OCTOBER 1993** 

5

The IDT72255/72265 have two modes of operation: In the IDT Standard Mode, the first word written to the FIFO is deposited into the memory array. A read operation is required to access that word. In the First word Fall Through Mode, the first word written to an empty FIFO appears automatically on the outputs, no read operation required. The state of the FWFT (First-word Fall Through) pin determines the mode in use.

Both FIFOs have five fixed flag functions,  $\overline{\text{EF/OR}}$  (Empty Flag or Output Ready),  $\overline{\text{FF/IR}}$  (Full Flag or Input Ready), and HF (Half-full Flag). The  $\overline{\text{EF}}$  and  $\overline{\text{FF}}$  functions are selected in the IDT Standard Mode.

The  $\overline{\text{IR}}$  and  $\overline{\text{OR}}$  functions are active in the First Word Fall Through Mode.  $\overline{\text{IR}}$  indicates that the FIFO is ready to receive data--space is available.  $\overline{\text{OR}}$  indicates that data contained in the FIFO is available for reading.

Two programmable flags, Almost-Empty ( $\overline{PAE}$ ) and Almost-Full ( $\overline{PAF}$ ), are always available for use, irrespective of mode. The programmable offsets can be loaded by either parallel or serial means.  $\overline{WEN}$  together with  $\overline{LD}$  can be used to load the offset registers in parallel fashion.  $\overline{SEN}$  together with  $\overline{LD}$  can be used to load the offset registers in serial fashion.

The IDT72255/72265 are depth expandable. The addition of external components is unnecessary. The  $\overline{IR}$  and  $\overline{OR}$  pins, together with  $\overline{REN}$  and  $\overline{WEN}$ , are used to expand the total FIFO memory capacity.

The Master Reset (MRS) initializes the entire FIFO to a known state, so that the read and write pointers point to the first location of the FIFO and the read and write offset register pointers point to the lower Empty Offset (LSB) register. The Offset registers are set to their default values.


The Partial Reset (PRS) performs the same initialization as the Master Reset, with the exception that the contents of the offset registers and the position of the read and write offset register pointers will remain unchanged.

The Retransmit function allows the read pointer to be reset to the first location in the RAM array (when RT is pulsed low).

If, at any time, the FIFO is not actively performing a function, the chip will automatically power down. This occurs if neither a read nor a write occurs for more than 10 cycles.

The FS line ensures optimal data flow through the FIFO. It is tied to either GND, if the RCLK frequency is higher than the WCLK frequency, or Vcc, if the RCLK frequency is lower than the WCLK frequency

The IDT72255/72265 is fabricated using IDT's high-speed submicron CMOS technology.



## PIN DESCRIPTION

Symbol	Name	I/O	Description
D0-D17	Data Inputs	ı	Data inputs for a 18-bit bus.
MRS	Master Reset		When $\overline{\text{MRS}}$ is set LOW, a Master Reset occurs. In this case, internal read and write pointers are set to the first location of the RAM array and the offset registers are set to the binary equivalent of 127 (the default value provided $\overline{\text{LD}} = 0$ ). $\overline{\text{PAE}}$ goes LOW, $\overline{\text{PAF}}$ goes HIGH, and $\overline{\text{HF}}$ goes HIGH. If FWFT is LOW, then the IDT Standard Mode (along with $\overline{\text{EF}}$ and $\overline{\text{FF}}$ ) is selected. $\overline{\text{FF}}$ will go HIGH and $\overline{\text{EF}}$ will go LOW. If FWFT is HIGH, then the First Word Fall Through Mode (along with $\overline{\text{IR}}$ and $\overline{\text{OR}}$ ) are selected. $\overline{\text{OR}}$ will go HIGH and $\overline{\text{IR}}$ will go LOW. $\overline{\text{MRS}}$ is asynchronous.
WCLK	Write Clock		When WEN is LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full.
WEN	Write Enable	1	When $\overline{\text{WEN}}$ is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. When $\overline{\text{WEN}}$ is HIGH, writing to the FIFO is disabled. Attempts to write data into a full FIFO ( $\overline{\text{FF}}$ is LOW or $\overline{\text{IR}}$ is HIGH) will be ignored.
RCLK	Read Clock	l	When $\overline{\text{REN}}$ is LOW, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the FIFO is not empty.
PRS	Partial Reset	_	When PRS is LOW, a Partial Reset occurs. As in the case of the Master Reset, the internal read and write pointers are set to the first location of the RAM array; PAE goes LOW, PAF goes HIGH, and HF goes HIGH. However, values previously programmed in the offset registers are retained. Whichever mode is active at the time of Partial Reset (IDT Standard Mode, or First Word Fall Through Mode), that mode will be retained. If the IDT Standard Mode is active, then FF will go HIGH, and FF will go LOW. If the First Word Fall Through Mode is active, then OR will go HIGH, and IR will go LOW. PRS is asynchronous.
REN	Read Enable	_	When REN is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. When REN is HIGH, the output register holds the last data read on the outputs. Attempts to read data from an empty FIFO (EF is LOW or OR is HIGH) will be ignored.
ŌĒ	Output Enable	ı	When $\overline{OE}$ is LOW, the data output bus is active. If $\overline{OE}$ is HIGH, the output data bus will be in a high impedance state.
EF/OR	Empty Flag/ Output Ready	0	In the IDT Standard Mode, the EF (Empty Flag) function is selected. When EF is LOW, the FIFO is empty and further data reads are inhibited. When EF is HIGH, the FIFO is not empty. In the First Word Fall Through Mode, the $\overline{OR}$ (Output Ready) function is selected. $\overline{OR}$ goes LOW at the same time that the first word writen to an empty FIFO appears on the outputs. $\overline{OR}$ goes HIGH one read clock cycle after the last word of data has been placed on the outputs. Then further data reads are inhibited. $\overline{EF/OR}$ is synchronized to the RCLK.
PAE	Programmable Almost Empty Flag	0	When $\overline{PAE}$ is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. If $\overline{LD}$ = LOW during the rising edge of $\overline{MRS}$ , then the default offset at reset is 127 from empty for both FIFOs. If $\overline{LD}$ = HIGH during the rising edge of $\overline{MRS}$ , then the default offset at reset is 1023 from empty for both FIFOs. $\overline{PAE}$ is synchronized to RCLK.
PAF	Programmable Almost Full Flag	0	When $\overline{PAF}$ is LOW, the FIFO is almost full based on the offset programmed into the FIFO. If $\overline{LD}$ = LOW during the rising edge of $\overline{MRS}$ , then the default offset at reset is 127 from full for both FIFOs. If $\overline{LD}$ = HIGH during the rising edge of $\overline{MRS}$ , then the default offset at reset is 1023 from full for both FIFOs. $\overline{PAF}$ is synchronized to WCLK.
FF/IR	Full Flag Input Ready	0	In the IDT Standard Mode, the FF (Full Flag) function is selected. When FF is LOW, the FIFO is full and further writing of data is inhibited. When FF is HIGH, the FIFO is not full. In the First Word Fall Through Mode, the IR (Input Ready) function is selected. IR goes LOW when space is available for writing in data. IR goes HIGH when the FIFO is full; then, further writing of data is inhibited. FF/IR is synchronized to WCLK.
HF	Half-full Flag	0	In the single device or width expansion configuration, $\overline{HF}$ is LOW when the device is more than half-full. $\overline{HF}$ is asynchronous.

## 5

## **PIN DESCRIPTION (Cont.)**

Symbol	Name	I/O	Description
בס	Load		When $\overline{LD}$ is LOW during the rising edge of $\overline{MRS}$ , then parallel loading of the programmable offset registers is selected. After Master Reset, if $\overline{LD}$ and $\overline{WEN}$ are LOW, data on D0 - D14 can be written to the two offset registers consecutively, one register for each rising edge of WCLK.
			When $\overline{\text{LD}}$ is HIGH during the rising edge of $\overline{\text{MRS}}$ , then serial loading of the programmable offset registers is selected. After Master Reset, when $\overline{\text{LD}}$ and $\overline{\text{SEN}}$ and LOW, serial data on the SI line can be written to the offset registers, one bit for each rising edge of WCLK.
			After Master Reset, if LD and REN are LOW, the two offset registers can be accessed on Q0 - Q14 consecutively, one register for each rising edge of RCLK.
Q0-Q17	Data Outputs	0	Data outputs for a 18-bit bus.
FS	Frequency Select	-	The FS setting optimizes data flow through the FIFO. FS is tied to Vcc if the RCLK is running at a lower frequency than the WCLK. FS is tied to GND if the RCLK is running at a higher frequency than the WCLK.
FWFT/SI	First Word Fall Through/ Serial Data In	_	During Master Reset, on the rising edge of MRS, a LOW on this pin selects IDT Standard Mode. During this mode, a read operation is required to access the first word written to an empty FIFO. The EF and FF functions will be active.
			During Master Reset, on the rising edge of MRS, a HIGH on this pin selects First Word Fall Through Mode. During this mode, the first word written to an empty FIFO appears directly on the outputs-no read operation necessary. The OR and IR functions will be active.
			Following Master Reset, this pin functions as a serial input for loading programmable flag settings into the offset registers. Writing to SI is synchronized to WCLK and enabled when SEN and LD are LOW.
SEN	Serial Enable	_	When SEN and ID are LOW, serial data on the SI line can be written to the offset registers one bit for every rising edge of WCLK.
RT .	Retransmit	_	Retransmit sets the read pointer to the first location of the RAM array. A LOW on RT, once sampled by RCLK, sets EF LOW (or OR HIGH). Then, a read operation may take place after EF returns HIGH (OR LOW). A write operation may take place after EF returns HIGH (OR LOW) or after 14 cycles of the faster clock (RCLK or WCLK) have elapsed (as measured from the point that RT LOW was sampled by RCLK). RT must not be brought low during a read or write operation. From the time a low on RT is sampled by RCLK until EF returns HIGH, ignore the status of all flags except EF (OR). RT is synchronized to the RCLK.
Vcc	Power		+5 volt power supply pins.
GND	Ground		Ground pins.

## 64 x 36 CMOS SyncFIFO™

### ADVANCED INFORMATION IDT723611


#### **FEATURES:**

- Free-running CLKA and CLKB may be asynchronous or coincident
- 64 x 36 Synchronous (clocked) FIFO buffering data from Port A to Port B
- · Mailbox bypass register in each direction
- Programmable Almost-Full (AF) and Almost-Empty (AE) flags
- · Microprocessor Interface Control Logic
- Full Flag (FF) and Almost-Full (AF) flags synchronized by CLKA
- Empty Flag (EF) and Almost-Empty (AE) flags synchronized by CLKB
- · Passive parity checking on each Port
- · Parity Generation can be selected for each Port
- Supports clock frequencies up to 67MHz
- · Fast access times of 10ns

 Available in 132-pin Plastic Quad Flatpack (PQF) or space-saving 120-pin Thin Quad Flatpack (PF)

#### **DESCRIPTION:**

The IDT723611 is a high-speed, low-power, CMOS Synchronous (clocked) FIFO memory which supports clock frequencies up to 67MHz and has read access times as fast as 10ns. The 64 x 36 Dual-Port FIFO buffers data from Port A to Port B. The FIFO has flags to indicate empty and full conditions, and two programmable flags, Almost-Full (ĀF) and Almost-Empty (ĀE), to indicate when a selected number of words is stored in memory. Communication between each port can take place through two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for



SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

**AUGUST 1993** 

## 5

### **DESCRIPTION (CONTINUED)**

data read from each port. Two or more devices may be used in parallel to create wider data paths.


The IDT723611 is a synchronous (clocked) FIFO, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide

a simple bidirectional interface between microprocessors and/or buses with synchronous control.


The Full-Flag ( $\overline{\text{FF}}$ ) and Almost-Full ( $\overline{\text{AF}}$ ) flag of the FIFO are two-stage synchronized to the port clock that writes data into its array (CLKA). The Empty Flag ( $\overline{\text{EF}}$ ) and Almost-Empty ( $\overline{\text{AE}}$ ) flag of the FIFO are two-stage synchronized to the port clock that reads data from its array.

The IDT723611 is characterized for operation from 0°C to 70°C.

#### PIN CONFIGURATION



## **FUNCTIONAL BLOCK DIAGRAM**





## 64 x 36 x 2 DUAL BIDIRECTIONAL CMOS SyncFIFO™


# ADVANCED INFORMATION IDT723612

#### **FEATURES:**

- Free-running CLKA and CLKB may be asynchronous or coincident
- Two independent 64 x 36 Synchronous (clocked) FIFOs buffering data in opposite directions
- Mailbox bypass register for each FIFO
- Programmable Almost-Full (AF) and Almost-Empty (AE) flags
- · Microprocessor Interface Control Logic
- EFA, FFA, AEA, and AFA flags synchronized by CLKA
- EFB, FFB, AEB, and AFB flags synchronized by CLKB
- · Passive parity checking on each Port
- · Parity Generation can be selected for each Port
- · Supports clock frequencies up to 67MHz
- · Fast access times of 10ns
- Available in 132-pin Plastic Quad Flatpack (PQF) or space-saving 120-pin Thin Quad Flatpack (PF)

#### **DESCRIPTION:**

The IDT723612 is a dual high-speed, low-power, CMOS Bidirectional Synchronous (clocked) FIFO memory which supports clock frequencies up to 67MHz and has read access times as fast as 10ns. Two independent 64 x 36 Dual-Port FIFOs on the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions, and two programmable flags, Almost-Full (AF) and Almost-Empty (AE), to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices may be used in parallel to create wider data paths.



SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.


## **DESCRIPTION (CONTINUED)**

The IDT723612 is a synchronous (clocked) FIFO, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.


The Full Flag (FFA, FFB) and Almost-Full (AFA, AFB) flag of a FIFO are two-stage synchronized to the port clock that writes data into its array. The Empty Flag (EFA, EFB) and Almost-Empty (AEA, AEB) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array.

The IDT723612 is characterized for operation from 0°C to 70°C.

#### PIN CONFIGURATION



#### **FUNCTIONAL BLOCK DIAGRAM**





#### **FEATURES:**


- Free-running CLKA and CLKB may be asynchronous or coincident
- Two independent clocked FIFOs buffering data in opposite directions
- Memory size: IDT723632—512 x 36 x 2
- · Mailbox bypass register for each FIFO
- · Programmable Almost-Full and Almost-Empty flags
- · Microprocessor Interface Control Logic
- IRA, ORA, AEA, and AFA flags synchronized by CLKA
- IRB, ORB, AEB, and AFB flags synchronized by CLKB
- Supports clock frequencies up to 67MHz
- · Fast access times of 11ns
- Available in 132-pin Plastic Quad Flatpack (PQF) or space-saving 120-pin Thin Quad Flatpack (PF)

#### **DESCRIPTION:**

The IDT723632 is a high-speed, low-power, CMOS Bidirectional Synchronous (clocked) FIFO memoy which supports clock frequencies up to 67MHz and have read access times as fast as 11ns. Two independent 512 x 36 Dual-Port FIFOs on board each chip buffer data in opposite directions. Each FIFO has flags to indicate when a selected number of words is stored in memory. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices may be used in parallel to create wider data paths.

The IDT723632 is a synchronous (clocked) FIFO, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a

#### PIN CONFIGURATION



SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

## **DESCRIPTION (CONTINUED)**


port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The Input Ready (IRA) and Almost-Full (AFA, AFB) flags of a FIFO are two-stage synchronized to the port clock that writes


data into its array. The Output Ready (ORA, ORB) and Almost-Empty (AEA, AEB) flags of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offset values for the Almost-Full and Almost-Empty flags of both FIFOs can be programmed from Port A.

The 723632 is characterized for operation from 0°C to 70°C.

#### PIN CONFIGURATION



## **FUNCTIONAL BLOCK DIAGRAM**



## **PIN DESCRIPTIONS**

Symbol	1/0	DESCRIPTION
AO-A35	1/0	Port-A data. 36-bit bidirectional data port for side A.
AEA	O (Port A)	Port-A almost-empty flag. Programmable almost-empty flag synchronized to CLKA. It is LOW when the numbr of words in FIF02 is less than or equal to the value in the almost-empty A offset register, X2
AEB	O (Port B)	Port-B almost-empty flag . Programmable almost-empty flag synchronzed to CLKB. It is LOW when the number of words in FIF01 is less than or equal to the value in the almost-empty B offset register, X1.
AFA	O (Port A)	Port-A almost-full flag. Programmable almost-full flag synchronized to CLKA. It is LOW when the number of empty locations in FIF01 is less than or equal to the value in the almost-full A offset register, Y1.
AFB	O (Port B)	Port-B almost-full flag. Programmable almost-full flag synchronized to CLKB. It is LOW when the number of empty locations in FIF02 is less than or equal to the value in the almost-full B offset register, Y2.
BO - B35	1/0	Port-B data. 36-bit bidirectional data port for side B.
CLKA	1	Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. IRA, ORA, AFA, and AEA are all synchronized to the LOW-to-HIGH transition of CLKA.
CLKB	1	Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. IRB, ORB, AFB, and AEB are synchronized to the LOW-to-HIGH transition of CLKB.
CSA	l	Port-A chip select. CSA must be LOW to enable to LOW-to-HIGH transition of CLKA to read or write data on port A. The AO-A35 outputs are in the high-impedance state when CSA is HIGH.
CSB	I .	Port-B chip select. CSB must be LOW to enable a LOW-to-HIGH transiion of CLKB to read or write data on port B. The BO-B35 outputs are in the high-impedance state when CSB is HIGH.
ENA	I	Port-A enable. ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port A.
ENB	1	Port-B enable. ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port B.
FSO, FS1	ı	Flag offset selects. The LOW-to-HIGH transition of a FIFO's reset input latches the values of If either FSO or FS1 is HIGH when are reset input goes HIGH, one of three preset values is selected as the offset for the FIFOs almost-full and almost-empty flags. If both FIFOs are reset simultaneously and both FSO and FS1 are LOW when RST1 and RST2 go HIGH, the first four writes to FIF0 program the almost-full and almost empty offsets for both FIFOs.
IRA	O (Port A)	Input-ready flag. IRA is synchronized to the LOW-to-HIGH transition of CLKA. When IRA LOW, FIF01 is full and writes to its array are disabled. IRA is set LOW when FIF01 is reset and is set HIGH on the second LOW-to-HIGH transition of CLKA after reset.

# PIN DESCRIPTIONS (CONT.)

Symbol	I/O	DESCRIPTION
IRB	O (Port B)	Input-ready flag. IRB is synchronized to the LOW-to-HIGH transition of CLKB. When IRB is LOW, FIFOs is full and writes to its array are disabled. IRB is set LOW when FIFO2 is reset and is set HIGH on the second LOW-to-HIGH transition of CLKB after reset.
MBA	1	Port-A mailbox select. A HIGH level on MBA chooses a mailbox register for a port-A read or write operation. When the AO-A35 outputs are active, a HIGH level on MBA selects data from the mail2 register for output and a LOW level selects FIF02 output-register data for output.
MBB	I	Port-B mailbox select. A HIGH level on MBB chooses a mailbox register for a port-B read or write operation. When the BO-B35 outputs are active, a HIGH level on MBB selects data from the mail1 register t or output and a LOW level selects FIF01 output-register data for output.
MBF1	0	Mail1 register flag. MBF1 is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is LOW. MBF1 is set HIGH by a LOW-to-HIGH transition of CLKB when a port-B read is selected and MBB is HIGH. MBF1 is set HIGH when FIF01 is reset.
MBF2	0	Mail2 register flag. MBF2 is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes to the MBF2 register are inhibited while MBF2 is LOW. MBF2 is set HIGH by a LOW-to-HIGH transition of CLKA when a port-A read is selected and MBA is HIGH. MBF2 is also set HIGH when FIF02 is reset.
ORA	O (Port A)	Output-ready flag. ORA is synchronized to the LOW-to-HIGH transition of CLKA. When ORA is LOW, FIF02 is empty and reads from its memory are disabled. Ready data is present on the output register of FIF02 when ORA is HIGH. ORA is forced LOW when FIF02 is reset and goes HIGH on the third LOW-to-HIGH transition of C LKA after a word is loaded to empty memory.
ORB	O (Port B)	Output-ready flag. ORB is synchronized to the LOW-to-HIGH transition of CLKB. When ORB is LOW, FIFO1 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO1 when ORB is HIGH. ORB is forced LOW when FIFO1 is reset and goes HIGH on the third LOW-to-HIGH transition of CLKB after a word is loaded to empty memory.
RST1	I	FIFO1 reset. To reset FIFO1, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while RST1 is LOW. The LOW-to-HIGH transition of RST1 latches the status of FSO and FS1 for AFA and AEB offset selection. FIFO1 must be reset upon power up before data is written to its RAM.
RST2	I	FIFO2 reset. To reset FIFO2, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while RST2 is LOW. The LOW-to-HIGH transition of RST2 latches the status of FSO and FS1 for AFB and AEA offset selection. FIFO2 must be reset upon power up before data is written to its RAM.
W/RA	I	Port-A write/read select. A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/RA is HIGH.
W/RB	1	Port-B write/read select. A LOW selects a write operation and a HIGH selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The BO-B35 outputs are in the high-impedance state when W/RB is LOW.

# 5

#### **FUNCTIONAL DESCRIPTION**

#### Reset

The FIFO memories of the IDT723632 are reset separately by taking their reset (RST1, RST2) inputs LOW for at least four port-A clock (CLKA) and four port-B clock (CLKB) LOW-to-HIGH transitions. The reset inputs can switch asynchronously to the clocks. A FIFO reset initializes the internal read and write pointers and forces the input-ready flag (IRA, IRB) LOW, the output-ready flag (ORA, ORB) LOW, the almost-empty flag (AEA, AEB) LOW, and the almost-full flag (AFA, AFB) HIGH. Resetting a FIFO also forces the mailbox flag (MBF1, MBF2) of the parallel mailbox register HIGH. After a FIFO is reset, its input-ready flag is set HIGH after two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.

A LOW-to-HIGH transition on a FIFO reset (RST1, RST2) input latches the value of the flag-select(FS0,FS1) inputs for choosing the almost-full and almost-empty offset programming method (see almost-empty and almost-full flag offset programming below).

# Almost-empty flag and almost-full flag offset programming

Four registers in the IDT723632 are used to hold the offset values for the almost-empty and almost-full flags. The port-B almost-empty flag ( $\overline{AEB}$ ) offset register is labeled X1 and the port-A almost-empty flag ( $\overline{AEA}$ ) offset register is labeled X2. The port-A almost-full flag ( $\overline{AFA}$ ) offset register is labeled Y1 and the port-B almost-full flag ( $\overline{AFB}$ ) offset register is labeled Y2. The index of each register name corresponds to its FIFO number. The offset registers can be loaded with preset values during the reset of a FIFO or they can be programmed from port A (see Table 1).

To load a FIFO almost-empty flag and almost-full flag offset registers with one of the three preset values listed in Table1, at least one of the flag-select inputs must be HIGH during the LOW-to-HIGH transition of its reset input. For example, to load the preset value of 64 into X1 and Y1, FSO and FS1 must be HIGH when FIFO1 reset (RST1) returns HIGH. Flag-offset registers associated with FIFO2 are loaded with one of the preset values in the same way with FIFO2 reset (RST2). When using one of the preset values for the flag offsets, the FIFOs can be reset simultaneously or at different times.

To program the X1, X2, Y1, and Y2 registers from port A, both FIFOs should be reset simultaneously with FS0 and FS1 LOW during the LOW-to-HIGH transition of the reset inputs. After this reset is complete, the first four writes to FIFO1 do not store data in RAM but load the offset registers in the order Y1, X1, Y2, X2. Each offset register uses port-A (A8-A0) inputs, with A8 as the most significant bit. Each register value can be programmed from 1 to 508. After all the offset registers are programmed from port A, the port-B input-ready flag (IRB) is set HIGH and both FIFOs begin normal operation.

#### FIFO write/read operation

The state of the port-A data (A0-A35) outputs is controlled by port-A chip select ( $\overline{\text{CSA}}$ ) and port-A write/read select ( $W/\overline{\text{RA}}$ ). The A0-A35 outputs are in the high-impedance state when either  $\overline{\text{CSA}}$  or  $W/\overline{\text{RA}}$  is HIGH. The A0-A35 outputs are active when both  $\overline{\text{CSA}}$  and  $W/\overline{\text{RA}}$  are LOW.

Data is loaded into FIFO1 from the A0-A35 inputs on a LOW-to-HIGH transition of CLKA when  $\overline{\text{CSA}}$  is LOW, W/ $\overline{\text{RA}}$  is HIGH, ENA is HIGH, MBA is LOW, and IRA is HIGH. Data is read from FIFO2 to the A0-A35 outputs by a LOW-to-HIGH transition of CLKA when  $\overline{\text{CSA}}$  is LOW, W/ $\overline{\text{RA}}$  is LOW, ENA is HIGH, MBA is LOW, and ORA is HIGH (see Table 2). FIFO reads and writes on port A are independent of any concurrent port-B operation.

FS1	FS0	RST1	RST2	X1 AND Y1 REGISTERS <sup>(1)</sup>	X2 AND Y2 REGISTERS(2)
Н	Н	1	Х	64	X
Н	Н	Х		X	64
Н	L		Х	16	X
Н	L	Х		X	16
L	H		Х	8	X
L	Н	Х		X	8
L	L			Programmed from port A	Programmed from port A
			1		

#### NOTES

- 1. X1 register holds the offset for AEB; Y1 register holds the offset for AFA.
- 2. X2 register holds the offset tor AEA; Y2 register holds the offset for AFB.

**Table 1. Flag Programming** 

The port-B control signals are identical to those of port A with the exception that the port-B write/read select ( $\overline{W}/RB$ ) is the inverse of the port-A write/read select (W/RA). The state of the port-B data (B0-B35) outputs is controlled by the port-B chip select ( $\overline{CSB}$ ) and port-B write/read select ( $\overline{W}/RB$ ). The B0-B35 outputs are in the high-impedance state when either  $\overline{CSB}$  is HIGH or  $\overline{W}/RB$  is LOW. The B0-B35 outputs are active when  $\overline{CSB}$  is LOW and  $\overline{W}/RB$  is HIGH.

Data is loaded into FIFO2 from the <u>B0</u>-B35 inputs on a LOW-to-HIGH transition of CLKB when  $\overline{\text{CSB}}$  is LOW,  $\overline{\text{W}}/\text{RB}$  is LOW, ENB is HIGH, MBB is LOW, and IRB is HIGH. Data is read from FIFO1 to the <u>B0</u>-B35 outputs by a LOW-to-HIGH transition of CLKB when  $\overline{\text{CSB}}$  is LOW,  $\overline{\text{W}}/\text{RB}$  is HIGH, ENB is HIGH, MBB is LOW, and ORB is HIGH (see Table 3) . FIFO reads and writes on port B are independent of any concurrent port-A operation.

The setup and hold time constraints to the port clocks for the

port chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port's chip select and write/read select may change states during the setup and hold time window of the cycle.

When a FIFO output-ready flag is LOW, the next data word is sent to the FIFO output register automatically by the LOW-to-HIGH transition of the port clock that sets the output-ready flag HIGH. When the output-ready flag is HIGH, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port's chip select, write/read select, enable, and mailbox select.

### Synchronized FIFO flags

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability

CSA	W/RA	ENA	MBA	CLKA	A0-A35 OUTPUTS	PORT FUNCTION
Н	Х	Х	X	X	In high-impedance state	None
L	Н	L	Х	Х	In high-impedance state	None
L	Н	Н	L	<b>≠</b>	In high-impedance state	FIFO1 write
L	Н	Н	Н	<b>≠</b>	In high-impedance state	Mail1 write
L	L	L	L	X	Active, FIFO2 output register	None
L	L	Н	L	<b>≠</b>	Active, FIFO2 output register	FIFO2 read
L	L	L	Н	Х	Active, mail2 register	None
L	L	Н	Н	≠	Active, mail2 register	Mail2 read (set MBF2 HIGH)

3022 tbl 04

Table 2. Port-A Enable Function Table

CSB	W/RB	ENB	MBB	CLKB	B0-B35 OUTPUTS	PORT FUNCTION
Н	Х	Х	Х	Х	In high-impedance state	None
L	L	L	Х	Χ	In high-impedance state	None
L	L	Н	L	≠	In high-impedance state	FIFO2 write
L	L	Н	Н	<b>≠</b>	In high-impedance state	Mail2 write
L	Н	L	Ĺ	Χ	Active, FIFO1 output register	None
L	Н	Н		≠	Active, FIFO1 output register	FIFO1 read
L	Н	L	Ι	Χ	Active, mail1 register	None
L	Н	Н	Н	<b>≠</b>	Active, mail1 register	Mail1 read (set MBF1 HIGH)

Table 3. Port-B Enable Function Table

#### SYNCHRONIZED FIFO FLAGS

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability by reducing the probability of metastable events when CLKA and CLKB operate asynchronously to one another. ORA, AEA, IRA, and AFA are synchronized to CLKA. ORB, AEB, IRB, and AFB are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

#### **OUTPUT-READY FLAGS (ORA, ORB)**

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array. When the output-ready flag is HIGH, new data is present in the FIFO output register. When the output-ready flag is LOW, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.

A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of the output-ready flag synchronizing clock. Therefore, an output-ready flag is LOW if a word in memory is the next data to be sent to the FIFO output register and three cycles of the port Clock that reads data from the FIFO have not elapsed since the time the word was written. The output-ready flag of the FIFO remains LOW until the third LOW-to-HIGH transition of the synchronizing clock occurs, simultaneously forcing the output-ready flag HIGH and shifting the word to the FIFO output register.

A LOW-to-HIGH transition on an output-ready flag synchronizing clock begins the first synchronization cycle of a write H the clock transition occurs at time tsk1 or greater after the

NO. OF WORDS IN FIFO1 <sup>(1,2)</sup>	SYN TO CI		SYNC. TO CLKA		
	ORB	AEB	ĀFĀ	IRA	
0	L	L	Н	Н	
1 to X1	Н	L	H	Н	
(X1 + 1) to (512 - (Y1 + 1)	Н	Н	Н	Н	
(512 - Y1) - 511	Н	Н	L	Н	
512	Н	Н	L	L	

Table 4. FIF01 Flag Operation

#### NOTES:

- X1 is the almost-empty offset for FIF01 used by AEB. Y1 is the almost-full offset for FIF01 used by AFA. Both X1 and Y1 are selected during a reset of FIFO 1 or programmed from port A.
- When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 7 and 8).

### **INPUT-READY FLAGS (IRA, IRB)**

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array. When the input-ready flag is HIGH, a memory location is free in the SRAM to receive new data. No memory locations are free when the input-ready flag is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of two cycles of the input-ready flag synchronizing clock. Therefore, an input-ready flag is LOW if less than two cycles of the input-ready flag synchronizing clock have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on the input-ready flag synchronizing Clock after the read sets the input-ready flag hIGH.

A LOW-to-HIGH transition on an input-ready flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time tsk1 or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 9 and 10).

## ALMOST-EMPTY FLAGS (AEA, AEB)

The almost-empty flag of a FIFO is synchronized to the port Clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the contents of register X1 for  $\overline{AEB}$  and register X2 for  $\overline{AEA}$ . These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset

NO. OF WORDS IN FIFO2 <sup>(1,2)</sup>	SYN TO CI		SYNC. TO CLKB		
	ORA	AEA	AFB	IRB	
0	L	L	Н	Н	
1 to X2	Н	L	Н	H	
(X2 + 1) to (512 - (Y21 + 1)	Н	Н	Н	н	
(512 - Y2) - 511	Н	Н	L	н	
512	Н	Н	L	L	

3022 tbl 07

#### TEQ.

X2 is the almost-empty offset for FIF02 used by AEA. Y2 is the almost-full
offset for FIF02 used by AFB. Both X2 and Y2 ara selected during a reset
of FIF02 or programmed from port A.

Table 5. FIF02 Flag Operation

When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

3022 tb! 06

programming above). An almost-empty flag is LOW when its FIFO contains X or less words and is HIGH when its FIFO contains (X+1) or more words. A data word present in the FIFO output register has been read from memory.

Two LOW-to-HIGH transitions of the almost-empty flag synchronizing clock are required after a FIFO write for its almost-empty flag to reflect the new level of fill. Therefore, the almost-empty flag of a FIFO containing (X + 1) or more words remains LOW if two cycles of its synchronizing clock have not elapsed since the write that filled the memory to the (X + 1) level. An almost-empty flag is set HIGH by the second LOW-to-HIGH transition of its synchronizing clock after the FIFO write that fills memory to the (X + 1) level. A LOW-to-HIGH transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time tsk2 or greater after the write that fills the FIFO to (X + 1) words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 11 and 12).

## ALMOST-FULL FLAGS (AFA, AFB)

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost full, almost ful1-1, or almost full-2. The almost-full state is defined by the contents of register Y1 for  $\overline{\text{AFA}}$  and register Y2 for  $\overline{\text{AFB}}$ . These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming above). An almost-full flag is LOW when its FIFO contains (512 - Y) or more words and is HIGH when its FIFO contains [512 - (Y + 1)] or less words. A data word present in the FIFO output register has been read from memory.

Two LOW-to-HIGH transitions of the almost-full flag synchronizing clock are required after a FIFO read for its almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing 1512- (y+1)] or less words remainsLOW H two cycles of its synchronizing clock have not elapsed since the read that reduced the number of words in memory to [512- (Y+1)]. An almost-full flag is set HIGH by the second LOW-to-HIGH transition of its synchronizing clock after the FIFO read that reduces the number of words in memory to [512- (Y+1)]. A LOW-to-HIGH transition of an almost-full flag synchronizing clock begins the first synchronization cycle H it occurs at time tsk2 or greater after the read that reduces the number of words in memory to [512- (Y+1)]. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 13 and 14).

#### **MAILBOX REGISTERS**

Each FIFO has a 36-bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A LOW-to-HIGH transition on CLKA writes AO-A35 data to the mail1 register when a port-A write is selected by CSA, W/RA, and ENA and with MBA HIGH, A LOW-to-HIGH transition on CLKB writes BO-B35 data to the mail2 register when a port-B write is selected by CSB. W/RB, and ENB and with MBB HIGH. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) LOW. Attempted writes to a mail register are ignored while the mail flag is LOW. When data outputs of a port are active, the data on the bus comes from the FIFO output register when the port mailbox select input is LOW and from the mail register when the portmailbox select input is HIGH. The mail1 register flag (MBF1) ) is set HIGH by a LOW-to-HIGH transition on CLKB when a port-B read is selected by CSB, W/RB, and ENB and with MBB HIGH. The mail2 register flag (MBF2) is set HIGH by a LOWto-HIGH transition on CLKA when a port-A read is selected by CSA, W/RA, and ENA and with MBA HIGH. The data in a mail register remains intact after it is read and changes only when new data is written to the register.





Figure 1. FIFO1 Reset Loading X1 and Y1 With a Preset Value of Eight†

† FIFO2 is reset in the same manner to load X2 and Y2 with a preset value.



NOTE: CSA = L, W/RA = H, MBA = L It is not necessary to program offset register on consecutive clock cycles.

† t<sub>sk1</sub> is the minimum time between the rising CLKA edge and a rising CLKB edge for IRB to transition high in the next cycle. If the time between the rising edge of CLKA and rising edge of CLKB is less than t<sub>sk1</sub>, then IRB may transition high one cycle later than shown.

Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values After Reset




Figure 3. Port-A Write Cycle Timing for FIFO1




Figure 4. Port-B Write Cycle Timing for FIFO2




Figure 5. Port-B Read Cycle Timing for FIFO1






Figure 6. Port-A Read Cycle Timing for FIFO2




<sup>†</sup> t<sub>sk1</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for ORB to transition high and to clock the next word to the FIFO1 output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than t<sub>sk1</sub>, then the transition of ORB high and load of the first word to the output register may occur one CLKB cycle later than shown.

Figure 7. ORB Flag Timing and First Data Word Failthrough When FIFO1 Is Empty



<sup>†</sup> t<sub>sk1</sub> is the minimum time between a rising CLKB edge and a rising CLKA edge for ORA to transition high and to clock the next word to the FIFO2 output register in three CLKA cycles. If the time between the rising CLKB edge and rising CLKA edge is less than t<sub>sk1</sub>, then the transition of ORA high and load of the first word to the output register may occur one CLKA cycle later than shown.

Figure 8. ORA Flag Timing and First Data Word Fallthrough When FIFO2 is Empty




<sup>†</sup> t<sub>sk1</sub> is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t<sub>sk1</sub>, then IRA may transition high one CLKA cycle later than shown.

Figure 9. IRA Flag Timing and First Available Write When FIFO1 is Full

5.24


3022 drw 12

15



<sup>†</sup> t<sub>sk1</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for IRB to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t<sub>sk1</sub>, then IRB may transition high one CLKB cycle later than shown.


Figure 10. IRB Flag Timing and First Available Write When FIFO2 Is Full



NOTE: FIFO1 write (CSA = L, W/RA = H, MBA = L), FIFO1 read (CSB = L, W/RB = H, MBB = L). Data in the FIFO1 output register has been read from the FIFO.

Figure 11. Timing for AEB When FIFO1 Is Almost Empty

3022 drw 14




NOTE: FIFO2 write (CSB = L, W/RB = L, MBB = L), FIFO2 read (CSA = L, W/RA = L, MBA = L). Data in the FIFO2 output register has been read from the FIFO.

Figure 12. Timing for AEA When FIFO2 is Almost Empty

<sup>†</sup> t<sub>sk2</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for AEB to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t<sub>sk2</sub>, then AEB may transition high one CLKB cycle later than shown.


<sup>†</sup> t<sub>sk2</sub> is the minimum time between a rising CLKB edge and a rising CLKA edge for AEA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t<sub>sk2</sub>, then AEA may transition high one CLKA cycle later than shown.



NOTE: FIFO1 write (CSA = L, W/RA = H, MBA = L), FIFO1 read (CSB = L, W/RB = H, MBB = L). Data in the FIFO1 output register has been read from the FIFO.

Figure 13. Timing for AFA When FIFO1 is Almost Full

3022 drw 16



NOTE: FIFO2 write (CSB = L, W/RB = L), FIFO2 read (CSA = L, W/RA = L, MBA = L). Data in the FIFO2 output register has been read from the FIFO.

Figure 14. Timing for AFB When FIFO2 Is Almost Full

<sup>†</sup> t<sub>sk2</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for AFA to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t<sub>sk2</sub>, then AFA may transition high one CLKB cycle later than shown.

<sup>†</sup> t<sub>Sk2</sub> is the minimum time between a rising CLKB edge and a rising CLKA edge for AFB to transition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t<sub>Sk2</sub>, then AFB may transition high one CLKA cycle later than shown.




Figure 15. Timing for Mail1 Register and MBF1 Flag

5.24




Figure 16. Timing for Mail2 Register and MBF2 Flag

# ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)\*

Parameter	Rating
Supply voltage range, Vcc	–0.5 V to 7 V
Input voltage range, VI (see Note 1)	-0.5V to Vcc+0.5V
Output voltage range, VO (see Note 1 )	-0.5V to Vcc+0.5V
Input clamp current, IIK (VI < O or VI > Vcc)	±20 mA
Output clamp current, 4K (Vo < O or Vo > Vcc)	±50 mA
Continuous output current, lo (Vo = O to Vcc)	±50mA
Continuous current through Vcc or GND pins	±400 mA
Storage temperature range	-65°C to 1 50°C

#### NOTES:

3022 tbl 08

2. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V -
VIL	Low-level input voltage		0.8	V
IOH	High-level output current		-4	V
IOL	Low-level output current		8	mA
TA	Operating free-air temperature	0	70	°C

 <sup>&</sup>quot;Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress
ratingsonly and functional operation of the device at these or any other conditions beyond those indicated under "recommended
operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 5

# ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

Symbol	Test Conditions			Min.	Typ. <sup>(1)</sup>	Max.	Unit
VOH	VCC = 4.5, IOH = -4 mA			2.4			V
VOL	VCC = 4.5, IOL = 8 mA					0.5	V
	VCC = 5.5, VI = VCC or 0					±5	μА
IOZ	VCC = 5.5, VO = VCC or 0					±5	μА
ICC	VCC = 5.5, V I = VCC - 0.2 V or 0					400	μΑ
		CSA = VIH	A0 - A35		0		mA
dlcc <sup>(2)</sup>	VCC =5.5, One input at 3.4 V,	CS <sub>B</sub> = VIH	B0 - B35		0		mA
	Other inputs at Vcc or GND	$\overline{CSA} = VIL$	A0 - A35		L	11	mA
		CS <sub>B</sub> = VIL	_B0 - B35		l	11	mA
		All other inputs				1_	mA
Ci	VI = 0 V, $fS = 1 MHz$				6		pF
Со	VO = 0 V, fS = 1 MHz				8		pF

#### NOTES:

3022 tbl 10

# TIMING REQUIREMENTS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE (SEE FIGURES 1 THROUGH 16)

Symbol	Parameter	723632-15	723632-20	723632-30	Unit
		Min. Max.	Min. Max.	Min. Max.	1
fclock	Clock frequency, CLKA or CLKB	66.7	50	33.4	MHz
tc	Clock cycle time, CLKA or CLKB	15	20	30	ns
tw(CLKH)	Pulse duration, CLKA and CLKB HIGH	6	8	10	ns
tw(CLKL)	Pulse duration, CLKA and CLKB LOW	6	8	10	ns
tsu(D)	Setup time, A0-A35 before CLKAT and B0-B35 before CLKBT	4	5	6	ns
tsu(EN)	Setup time, CSA, W/RA, ENA, and MBA before CLKA↑, CSB  W/RB, ENB, and MBB before CLKB↑	4.5	5	6	ns
tsu(RS)	Setup time, RST1 or RST2 LOW before CLKA↑ or CLKB↑(1)	5	6	7	ns
tsu(FS)	Setup time, FS0 and FS1 before RST1 and RST2 HIGH	7.5	8.5	9.5	ns
th(D)	Hold time, A0-A35 after CLKA↑ and B0-B35 after CLKB↑	1	1	1	ns
th(EN)	Hold time, CSA, W/RA, ENA, and MBA after CLKA1; CSB, W/RB, ENB, and MBB after CLKB1	1	1	1	ns
th(RS)	Hold time, RST1 or RST2 LOW after CLKA↑ or CLKB1↑(1)	4	4	5	ns
th(FS)	Hold time, FS0 and FS1 after RST1 and RST2 HIGH	2	3	3	ns
t sk1 <sup>(2)</sup>	Skew time, between CLKA1↑ and CLKB1↑ for ORA, ORB, IRA, and IRB	7.5	9	11	ns
tsk2 <sup>(2)</sup>	Skew time, between CLKAT and CLKBT for AEA, AEB, AFA, and AFB	12	16	20	ns

#### NOTES:

<sup>1.</sup> All typical values are at Vcc = 5 V, TA = 25 C.

<sup>2.</sup> This is the supply current when each input is at one of the specified TTL voltage levels rather than O V or Vcc.

<sup>1.</sup> Requirement to count the clock edge as one of at least four needed to reset a FIFO

Skew time is not a timing constraint for proper device operation.

SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE AIR TEMPERATURE, CL = 30 PF (SEE FIGURES 1 THROUGH 16)

Symbol	Parameter	7236	32-15	7236	32-20	723632-30		Unit
oyiiiboi	T arameter	Min.		Min.		Min.	Max.	0,,,,,
ta	Access time, CLKA↑ to A0-A35 and CLKB↑ to B0-B35	3	11	3	13	3	15	ns
tpd(C-IR)	Propagation delay time, CLKA↑ to IRA and CLKB↑ to IRB	2	8	2	10	2	12	ns
tpd(C-OR)	Propagation delay time, CLKA↑ to ORA and CLKB↑ to ORB	1	8	1	10	1	12	ns
tpd(C-AE)	Propagation delay time, CLKA↑ to AEA and CLKB↑ to AEB	1	8	1	10	1	12	ns
tod(C-AF)	Propagation delay time, CLKAT to AFA and CLKBT to AFB	1	8	1	10	1	12	ns
tpd(C-MF)	Propagation delay time, CLKAT to MBF1 LOW or MBF2 HIGH and CLKBT to MBF2 LOW or MBF1 HIGH	0	8	0	10	0	12	ns
tpd(C-MR)	Propagation delay time, CLKA↑ to B0-B35 and CLKB↑ to A0-A35 <sup>(2)</sup>	3	13.5	3	15	3	17	ns
tpd(M-DV)	Propagation delay time, MBA to A0-A35 valid and MBB to B0-B35 valid	3	11	3	13	3	15	ns
tpd(R-F)	Propagation delay time, RST1 LOW to AEBLOW, AFA HIGH, and MBF1 HIGH, and RST2 LOW to AEA LOW, AFB HIGH, and MBF2 HIGH	1	15	1	20	1	30	ns
ten	Enable time, CSA↑ and W/RA low to A0-A35 active and CSB↑ LOW and W/RB HIGH to B0-B35 active	2	12	2	13	2	14	ns
tdis	Disable time, CSA↑ or W/RA HIGH to A0-A35 at high-impedance and CSB↑ HIGH or W/RB LOW to B0-B35 at high-impedance	1	8	1	10	1	11	ns

#### NOTES:


- 1. Writing data to the mail 1 register when the B0- B35 outputs are active and MBB is HIGH
- 2. Writing data to the mail 2 register when the A0-A35 outputs are active and MBA is HIGH

3022 tbl 12


5.24

# 5


# PARAMETER MEASUREMENT INFORMATION





PROPAGATION DELAY LOAD CIRCUIT



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES







NOTE A: Includes probe and jig capacitance

Figure 17. Load Circuit and Voltage Waveforms

#### TYPICAL CHARACTERISTICS

#### SUPPLY CURRENT ٧S CLOCK FREQUENCY 270 f data = 1/2fclock TA = 75°C 240 CL = 0 pFCCF - Supply Current - mA 210 Vcc = 5 V 180 150 VCC =4.5 V 120 90 60 30 0 30 40 60 70

Figure 18

fclock - Clock Frequency - MHz

3022 drw 21

#### CALCULATING POWER DISSIPATION

The ICC current for the graph in Figure 18 was taken while simultaneously reading and writing a FIFO on the IDT723632 with CLKA and CLKB set to fclock. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data output channel and the number of IDT723632 inputs driven by TTL high levels are known, the power dissipation can be calculated with the equation below.

With ICCF taken from Figure 18, the maximum power dissipation (Pt) of the IDT723632 can be calculated by:

Pt = VCC x [ICCF + (N x  $\Delta$ lcc x dc)] +  $\Sigma$ (CL x Vcc<sup>2</sup> x fo) where:

N = number of inputs driven by TTL levels

Δlcc= increase in power supply current for each input at a TTL high level

dc = duty cycle of inputs at a TTL high level of 3.4 V


CL = output capacitive load

f o = switching frequency of an output

When no reads or write are occurring on the IDT723632, the power dissipated by a single clock input (CLKA or CLKB) running at frequency fclock is calculated by:

Pt = VCC x fclock x 0.184 mA/MHz

## **ORDERING INFORMATION**



# CMOS SyncBiFIFO™ 256 x 36 x 2, 1024 x 36 x 2

## ADVANCED INFORMATION IDT723622 IDT723642

#### **FEATURES:**


- · Free-running CLKA and CLKB may be asynchronous or coincident
- Two independent clocked FIFOs buffering data in opposite directions
- · Memory sizes: IDT723622-256 x 36 x 2 IDT723642-1024 x 36 x 2
- Mailbox bypass register for each FIFO
- Programmable Almost-Full and Almost-Empty flags
- Microprocessor Interface Control Logic
- IRA, ORA, AEA, and AFA flags synchronized by CLKA
- IRB, ORB, AEB, and AFB flags synchronized by CLKB
- Supports clock frequencies up to 67MHz
- Fast access times of 11ns
- Available in 132-pin Plastic Quad Flatpack (PQF) or space-saving 120-pin Thin Quad Flatpack (PF)

#### DESCRIPTION:

The IDT723622/42 are high-speed, low-power, CMOS Bidirectional Synchronous (clocked) FIFO memories which support clock frequencies up to 67MHz and have read access times as fast as 11ns. Two independent 256/1024 x 36 dualport FIFOs on board each chip buffer data in opposite directions. Each FIFO has flags to indicate when a selected number of words is stored in memory. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices may be used in parallel to create wider data paths.

The IDT723622/42 are Synchronous (clocked) FIFOs, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH

#### PIN CONFIGURATION



SyncFiFO and SyncBiFIFO are trademarks and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

**OCTOBER 1993** 

@1993 Integrated Device Technology, Inc. DSC-2064/-5.25

# 5


#### **DESCRIPTION (CONTINUED)**

transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.


The Input Ready (IRA) and Almost-Full (AFA, AFB) flags of a FIFO are two-stage synchronized to the port clock that writes data into its array. The Output Ready (ORA, ORB) and

Almost-Empty (AEA, AEB) flags of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offset values for the Almost-Full and Almost-Empty flags of both FIFOs can be programmed from Port A

#### PIN CONFIGURATION



## **FUNCTIONAL BLOCK DIAGRAM**





## 512/1024/2048 x 36 CMOS Dual-Port SyncFIFO<sup>TM</sup>

ADVANCED INFORMATION

IDT723631 IDT723641 IDT723651

#### **FEATURES:**


- Free-running CLKA and CLKB may be asynchronous or coincident
- · Clocked FIFO buffering data from Port A to Port B
- Memory sizes: IDT723631—512 x 36 IDT723641—1024 x 36 IDT723651—2048 x 36
- · Synchronous read retransmit capability
- · Mailbox register in each direction
- · Programmable Almost-Full and Almost-Empty Flags
- · Microprocessor Interface Control Logic
- Input-Ready (IR) and Almost-Full (AF) flags synchronized by CLKA
- Output-Ready (OR) and Almost-Empty (AE) flags synchronized by CLKB

- · Supports clock frequencies up to 67MHz
- · Fast access times of 11ns
- Available in 132-pin Plastic Quad Flatpack (PQF) or space-saving 120-pin Thin Quad Flatpack (PF)

#### **DESCRIPTION:**

The IDT723631/41/51 are high-speed, low-power, CMOS synchronous (clocked) FIFO memories which support clock frequencies up to 67MHz and have read access times as fast as 11ns. The 512/1024/2048 x 36 Dual-Port FIFO buffers data from Port A to Port B. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. The FIFO has flags to indicate empty and full conditions, and two programmable flags (Almost-Full and Almost-Empty) to indicate when a selected number of words is stored in memory. Communication between each port may take





SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc

DSC-2057/-

## **DESCRIPTION (CONTINUED)**


place with two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices may be used in parallel to create wider data paths. Expansion is also possible in word depth.

The IDT723631/41/51 are Synchronous (clocked) FIFOs, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent

of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between the microprocessor and/or buses with synchronous control.


The Input Ready (IR) and Almost-Full (AF) flags of the FIFO are two-stage synchronized to CLKA. The Output Ready (OR) and Almost-Empty (AE) flags are synchronized to CLKB. Offset values for the AF and AE flags can be programmed from Port A or through a serial port.

#### PIN CONFIGURATION



# 5

## **FUNCTIONAL BLOCK DIAGRAM**





SPECIALITY MEMORY PRODUCTS
FIFO PRODUCTS
PACKAGE DIAGRAM OUTLINES
QUALITY AND RELIABILITY
TECHNOLOGY AND CAPABILITIES
GENERAL INFORMATION

SUBSYSTEMS PRODUCTS

# 6

#### **MULTI-PORT RAMS**

Integrated Device Technology has emerged as the leading multi-port RAM supplier by combining CEMOS/BiCEMOS technology with innovative circuit design. With system performance advantages as a goal, we have brought system design expertise together with circuit and technology expertise in defining dual-port and four-port RAM products. Our dual-port memories are now industry standards. The synergistic relationship between advanced process technology, system expertise and unique design capability add value beyond that normally achieved. As an example, our dual-port memories provide arbitration along with a completely tested solution to the metastability problem. Various arbitration techniques are available to the designer to prevent contention and system wait states. On-chip hardware arbitration, "semaphore" token passing or software arbitration allow the most

efficient memory to be selected for each application. At IDT, innovation counts only when it provides system advantages to the user.

Both commercial and military versions of all IDT memories are available. Our military devices are manufactured and processed strictly in conformance with all the administrative processing and performance requirements of MIL-STD-883. Because we anticipated increased military radiation resistance requirements, all devices are also offered with special radiation resistant processing and guarantees. As the loading supplier of military specialty RAMs, IDT provides performance and quality levels second to none.

Our commercial dual-port and four-port memories, in fact, share most processing steps with military devices.

## **TABLE OF CONTENTS**

		PAGE
SPECIALTY MEMOR	Y PRODUCTS	
IDT7130SA/LA	8K (1K x 8) Dual-Port RAM (Master with Interrupts)	6.1
IDT7140SA/LA	8K (1K x 8) Dual-Port RAM (Slave with Interrupts)	6.1
IDT7132SA/LA	16K (2K x 8) Dual-Port RAM (Master)	6.2
IDT7142SA/LA	16K (2K x 8) Dual-Port RAM (Slave)	6.2
IDT71321SA/LA	16K (2K x 8) Dual-Port RAM (Master with Interrupts)	6.3
IDT71421SA/LA	16K (2K x 8) Dual-Port RAM (Slave with Interrupts)	6.3
IDT70121S/L	18K (2K x 9) Dual-Port RAM (Master with Busy and Interrupt)	6.4
IDT70125S/L	18K (2K x 9) Dual-Port RAM (Slave with Busy and Interrupt)	6.4
IDT7133SA/LA	32K (2K x 16) Dual-Port RAM (Master)	6.5
IDT7143SA/LA	32K (2K x 16) Dual-Port RAM (Slave)	6.5
IDT7134SA/LA	32K (4K x 8) Dual-Port RAM	6.6
IDT71342SA/LA	32K (4K x 8) Dual-Port RAM (with Semaphore)	6.7
IDT7014S	36K (4K x 9-Bit) Dual-Port RAM	6.8
IDT7005S/L	64K (8K x 8) Dual-Port RAM	6.9
IDT7024S/L	64K (4K x 16) Dual-Port RAM	6.10
IDT7006S/L	128K (16K x 8) Dual-Port RAM	6.11
IDT7025S/L	128K (8K x 16) Dual-Port RAM	6.12
IDT7007S/L	256K (32K x 8) Dual-Port RAM	6.13
IDT7026S/L	256K (16K x 16) Dual-Port RAM	6.14
IDT70261S/L	256K (16K x 16) Dual-Port RAM (with Interrupts)	6.15
IDT7052S/L	16K (2K x 8) FourPort Static RAM	6.16
IDT7099S	36K (4K x 9) Synchronous Dual-Port RAM	6.17
IDT70825S/L	128K (8K x 16) Sequential Access Random Access Memory (SARAM™)	6.18
IDT71V321S/L	16K (2K x 8) 3.3V Dual-Port RAM (with Interrupts)	6.19
IDT70V05S/L	64K (8K x 8) 3.3V Dual-Port RAM	6.20
IDT70V24S/L	64K (4K x 16) 3.3V Dual-Port RAM	6.21
IDT70V06S/L	128K (16K x 8) 3.3V Dual-Port RAM	6.22
IDT70V25S/L	128K (8K x 16) 3.3V Dual-Port RAM	6.23
IDT70V07S/L	256K (32K x 8) 3.3V Dual-Port RAM	6.24
IDT70V26S/L	256K (16K x 16) 3.3V Dual-Port RAM	6.25
IDT70V261S/L	256K (16K x 16) 3.3V Dual-Port RAM (with Interrupts)	6.26
SUBSYSTEMS DRODUC	TS (Please refer to pages indicated in Section 7 of this book.)	
MULTI-PORT MODULES	13 (Ficase Feler to pages indicated in Section 7 of this book.)	
IDT7M1002	16K x 32 Dual-Port Static RAM Module	7.1
IDT7M1001	128K x 8 Dual-Port Static RAM Module	7.2
IDT7M1003	64K x 8 Dual-Port Static RAM Module	7.2
IDT7M1014	4K x 36 Dual-Port Static RAM Module	7.3
IDT7M1024	4K x 36 Synchronous Dual-Port Static RAM Module	7.4



### CMOS DUAL-PORT RAM 8K (1K x 8-BIT)

IDT7130SA/LA IDT7140SA/LA

### **FEATURES**

- · High-speed access
- -Military: 25/35/55/100ns (max.)
- -Commercial: 25/35/55/100ns (max.)
- -Commercial: 20ns in PLCC only for 7130
- · Low-power operation
  - -- IDT7130/IDT7140SA
    - Active: 325mW (typ.)
    - Standby: 5mW (typ.)
  - -IDT7130/IDT7140LA
  - Active: 325mW (typ.)
  - Standby: 1mW (typ.)
- MASTER IDT7130 easily expands data bus width to 16-or-more-bits using SLAVE IDT7140
- On-chip port arbitration logic (IDT7130 Only)
- BUSY output flag on IDT7130; BUSY input on IDT7140
- INT flag for port-to-port communication
- Fully asynchronous operation from either port
- · Battery backup operation-2V data retention
- TTL-compatible, single 5V ±10% power supply
- · Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing #5962-86875
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

### DESCRIPTION


The IDT7130/IDT7140 are high-speed 1K x 8 Dual-Port Static RAMs. The IDT7130 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7140 "SLAVE" Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by  $\overline{\text{CE}}$ , permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 325mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.

The IDT7130/IDT7140 devices are packaged in 48-pin sidebraze or plastic DIPs, LCCs, or flatpacks, 52-pin PLCCs and 64-pin TQFPs. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

### **FUNCTIONAL BLOCK DIAGRAM**



NOTES: INT L<sup>(2)</sup> 

1. IDT7130 (MASTER): BUSY is open drain output and requires pullup resistor. IDT7140 (SLAVE): BUSY is input.


2. Open drain output: requires pullup resistor.


The IDT logo is a registered trademark of Integrated Device Technology, Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES


**NOVEMBER 1993** 

### PIN CONFIGURATIONS









<sup>\*</sup> Index Indicator is PIN 1 ID in package outline.

## 6

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

#### NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
  may cause permanent damage to the device. This is a stress rating only
  and functional operation of the device at these or any other conditions
  above those indicated in the operational sections of the specification is not
  implied. Exposure to absolute maximum rating conditions for extended
  periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2	_	6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	0.5 <sup>(1)</sup>		8.0	٧

#### NOTE:

2689 tbl 01

1. VIL (min.) = -3.0V for pulse width less than 20ns.

2. VTERM must not exceed Vcc + 0.5V.

2689 tbl 02

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	OV	5.0V ± 10%

2689 tbl 03

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

			7130 7140		713 714		
Symbol	Parameter	Test Conditions	Min.	Max.	Max.	Max.	Unit
[111]	Input Leakage Current <sup>(1)</sup>	2.0 ≤ VCC ≤ 5.5V, VIN = 0V to VCC	_	10	_	5	μА
[lLO]	Output Leakage Current <sup>(1)</sup>	2.0 ≤ Vcc ≤ 5.5V, CE = ViH, Vout = 0V to Vcc		10	_	5	μА
Vol.	Output Low Voltage (I/O0-I/O7)	IOL = 4mA	_	0.4		0.4	V
Vol	Open Drain Output Low Voltage (BUSY, INT)	loL = 16mA	_	0.5	_	0.5	V
Vон	Output High Voltage	IOH = -4mA	2.4		2.4		V

NOTES:

1. At Vcc<2.0V leakages are undefined.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1,6) (Vcc = $5.0V \pm 10\%$ )

Symbol	Parameter	Test Conditions	Vers	ion			7140	x25 <sup>(3)</sup> x25 <sup>(3)</sup> Max.	714	0x35 0x35 Max.	7140	0x55 0x55 Max.	7140	0x100 0x100 Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE = VIL, Outputs open, f = fMAX <sup>(4)</sup>	MIL.	SA LA SA LA	 125 125	  265 215	125 125 125 125 125	300 240 260 210	125 125 75 75	290 230 195 155	65 65 65 65	230 185 180 140	65 65 65 65	190 155 180 130	mA
ISB1	Standby Current (Both Ports - TTL Level Inputs)	CEL and CER ≥ VIH, f = fMAX <sup>(4)</sup>	MIL.	SA LA SA LA	 30 30	— 65 45	30 30 30 30	80 60 65 45	30 30 25 25	80 60 65 45	25 25 25 25 25	65 55 65 45	25 25 25 25 25	65 45 55 35	mA
ISB2	Standby Current (One Port - TTL Level Inputs)	$\overline{CEL}$ or $\overline{CER} \ge VIH$ Active Port Outputs Open, $f = fMAX^{(4)}$	MIL.	SA LA SA LA	80 80	180 145	80 80 80 80	195 160 175 140	80 80 40 40	185 150 130 95	40 40 40 40	135 110 115 85	40 40 40 40	125 100 110 75	mA
ISB3	Full Standby Current (Both Ports - All CMOS Level Inputs	$\overline{CE}$ L and $\overline{CE}$ R $\geq$ VCC -0.2V, VIN $\geq$ VCC -0.2V or VIN $\leq$ 0.2V,f = 0 <sup>(5)</sup>	MIL.	SA LA SA LA	1.0 0.2	 15 5	1.0 0.2 1.0 0.2	30 10 15 5	1.0 0.2 1.0 0.2	30 10 15 4	1.0 0.2 1.0 0.2	30 10 15 4	1.0 0.2 1.0 0.2	30 10 15 4	mA
ISB4	Full Standby Current (One Port - All CMOS Level Inputs)	$\overline{\text{CE}}$ L or $\overline{\text{CE}}$ R ≥ Vcc -0.2V, ViN ≥ Vcc -0.2V or ViN ≤ 0.2V, Active Port Outputs Open, f = fMAX <sup>(4)</sup>	MIL. COM'L.	SA LA SA LA	 70 70	 175 140	70 70 70 70 70	185 150 170 135	70 70 40 35	175 140 115 90	40 35 40 35	120 90 100 75	40 35 40 35	110 80 95 70	mA

#### NOTES

1. x in part numbers indicates power rating (SA or LA).

- 2. 0°C to +70°C temperature range only, PLCC package only.
- 3. Not available in DIP packages..
- 4. At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 6. Vcc=5V, Ta=+25°C for Typ.

### DATA RETENTION CHARACTERISTICS (LA Version Only)

Symbol	Parameter	Test Conditions		IDT713 Min.	0LA/IDT714 Typ. <sup>(1)</sup>	OLA Max.	Unit
VDR	Vcc for Data Retention			2.0		_	V
-ICCDR	Data Retention Current		Mit.		100	4000	μА
		Vcc = 2.0V, CE ≥ Vcc -0.2V	Com'l.		100	1500	μА
tcdR <sup>(3)</sup>	Chip Deselect to Data	Vin ≥ Vcc -0.2V or Vin ≤ 0.2V		0	_		ns
	Retention Time	VIIV 2 VOO 0.2 V OI VIIV 3 0.2 V		1			
tR <sup>(3)</sup>	Operation Recovery			trc(2)		_	ns
	Time						

#### NOTES:


1. VCC = 2V,  $TA = +25^{\circ}C$ 

2. trc = Read Cycle Time

3. This parameter is guaranteed but not tested.

2689 tbl 06

### **DATA RETENTION WAVEFORM**



### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2, and 3
	-

2689 tbl 07




Figure 1. Output Load




Figure 3. BUSYand INT Output Load




Figure 2. Output Load (for thz, tLz, twz, and tow)

2689 drw 07

\* Including scope and jig


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(3)</sup>

		7130			7130x35 7140x35		7130x55 7140x55		7130x100 7140x100			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle											
trc	Read Cycle Time	20		25		35		55_	_	100		ns
tAA	Address Access Time		20		25		35		55		100	ns
tACE	Chip Enable Access Time	_	20		25	-	35		55_		100	ns
tage	Output Enable Access Time	İ	11		12	_	25_		35		40	ns
ton	Output Hold From Address Change	0		0	_	0	_	0	_	10	_	ns
tLZ	Output Low-Z Time <sup>(1,4)</sup>	0		0	_	0	_	5	_	5	_	ns
tHZ	Output High-Z Time <sup>(1,4)</sup>	_	10	_	10	_	15	_	25		40	ns
<b>t</b> PU	Chip Enable to Power Up Time <sup>(4)</sup>	0	_	0		0		0	_	0	_	ns
tPD	Chip Disable to Power Down Time <sup>(4)</sup>	_	50		50	_	50	_	50		50	ns

#### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage load (Figure 2).
- 2. 0°C to +70°C temperature range only, PLCC package only.
- 3. "x" in part numbers indicates power rating (SA or LA).
- 4. This parameter is guaranteed but not tested.
- 5. Not available in DIP packages.

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1,2,4)



### NOTES:


- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{CE} = V_{IL}$ .
- 3. Addresses valid prior to or coincident with CE transition low.
- 4. <del>OE</del> = VIL.

2689 tbl 08

2689 drw 08

6.1

### TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1,3)



### NOTES:

- R/W is high for Read Cycles.
- 2. Device is continuously enabled, CE = VIL.
- 3. Addresses valid prior to or coincident with CE transition low.
- 4.  $\overline{OE} = VIL.$

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(5)</sup>

		7130	x20 <sup>(2)</sup>	7130	(25 <sup>(6)</sup>	713	0x35	713	0x55	7130	x100	
		ĺ		7140	(25 <sup>(6)</sup>	714	0x35	714	0x55	7140	x100	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle												
twc	Write Cycle Time <sup>(3)</sup>	20	_	25		35	_	55	_	100	_	ns
tew .	Chip Enable to End-of-Write	15		20	_	30		40		90		ns
taw	Address Valid to End-of-Write	15	_	20	_	30	_	40		90		ns
tas	Address Set-up Time	0	_	0	_	0	_	0		0	_	ns
twp	Write Pulse Width <sup>(4)</sup>	15	_	15	_	25	_	30		55		ns
twr	Write Recovery Time	0	_	0	_	0		0		0	_	ns
tow	Data Valid to End-of-Write	10	_	12	_	15		20	_	40	_	ns
tHZ	Output High-Z Time <sup>(1)</sup>	I —	10	_	10	_	15	_	25	_	40	ns
tDH	Data Hold Time	0		0		0	_	0		0	_	ns
twz	Write Enabled to Output in High-Z <sup>(1)</sup>	<b> </b>	10	_	10		15	1	30	_	40	ns
tow	Output Active From End-of-Write <sup>(1)</sup>	0		0	_	0	_	0		0		ns

### NOTES:

2689 tbl 09

2689 drw 09

- 1. Transition is measured ±500mV from low or high impedance voltage with load(Figure 2). This parameter guaranteed but not tested.
- 2. 0°C to +70°C temperature range only, PLCC package only.
- 3. For MASTER/SLAVE combination, two = tBAA + twp.
- 4. Specified for  $\overline{\text{OE}}$  at high (Refer to "Timing Waveform of Write Cycle", Note 6)
- 5. "x" in part numbers indicates power rating (SA or LA).
- 6. Not available in DIP packages.


### CAPACITANCE (TA = +25°C, f = 1.0MHz)

טאו אטו	TANGE (TA = TES O	, 1 – 1.01411 12)		
Symbol	Parameter (1)	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	рF
Соит	Output Capacitance	VIN = 0V	11	рF


#### NOTE:

 This parameter is determined by device characterization but is not production tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, (R/W CONTROLLED TIMING)(1,2,3,6)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CE CONTROLLED TIMING)(1,2,3,5)



2689 drw 11

2689 drw 10

### NOTES:

- 1. Either R/W or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low  $\overline{\text{CE}}$  and a low  $\overline{\text{R/W}}$ .

  3. twn is measured from the earlier of  $\overline{\text{CE}}$  or  $\overline{\text{R/W}}$  going high to the end of the write cycle.
- During this period, the I/O pins are in the output state and input signals must not be applied.
   If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. If OE is low during a R/W controlled write cycle, the write pulse width must be larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(7)</sup>


<u> </u>	7130x20 <sup>(1)</sup> 7130x25 <sup>(9)</sup> 7130x35 7130x55 7130x100											
ł		7130	x20 <sup>(1)</sup>	7130	x25 <sup>(9)</sup>	713	0x35	713	0x55	713	0x100	
				7140	x25 <sup>(9)</sup>	714	0x35	714	0x55	714	0x100	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min	. Max.	Min.	Max.	Unit
Busy 1	liming (For Master IDT7130 Only)											
tBAA	BUSY Access Time from Address		25		25		35		45		50	ns
tBDA	BUSY Disable Time from Address	_	20	<u> </u>	20	_	30	_	40_		50	ns
TBAC	BUSY Access Time from Chip Enable	<u> </u>	20		20	<u>L</u> _	30	_	35	<u> </u>	50	ns
tBDC	BUSY Disable Time from Chip Enable		20_		20		25		30		50	_ns
tWDD	Write Pulse to Data Delay(2)	<u></u>	50	L	50	<u> </u>	60		80	<u> </u>	120	ns
topp	Write Data Valid to Read Data Delay(2)	_	35		35	_	35	_	55	_	100	ns
taps	Arbitration Priority Set-up Time(3)	5		5		5		5		5		_ns
tBDD	BUSY Disable to Valid Data <sup>(4)</sup>	l —	Note 4	l —	Note 4		Note 4	<b>—</b>	Note 4	l —	Note 4	ns
Busy T	iming (For Slave IDT7140 Only)											
twB	Write to BUSY Input <sup>(5)</sup>		_	0		0		0		0		ns
twn	Write Hold After BUSY <sup>(6)</sup>			15		20		20		20		ns
twnd	Write Pulse to Data Delay <sup>(8)</sup>	_		_	50		60		80	_	120	ns
tDDD	Write Data Valid to Read Data Delay(8)	_	_		35	_	35	_	55		100	ns

NOTES:

- 0°C to +70°C temperature range only, PLCC package only.

  Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY" (For Master IDT7130 only)".
- 3. To ensure that the earlier of the two ports wins.
- tBDD is a calculated parameter and is the greater of 0, twoD-twp (actual) or tDDD tDW (actual)
- To ensure that the write cycle is inhibited during contention.
- To ensure that a write cycle is completed after contention.
- "x" in part numbers indicates power rating (SA or LA).
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT7140 8. Only)".
- Not available in DIP packages .


### TIMING WAVEFORM OF READ WITH BUSY (1,2,3) (FOR MASTER IDT7130 ONLY)



#### NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2. Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.
- 4. OE at LO for the reading port.

### TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY (1.2.3) (FOR SLAVE IDT7140 ONLY)




#### NOTES

- 1. Assume BUSY input at HI for the writing port, and OE at LO for the reading port.
- 2. Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.

2689 drw 13


2689 drw 12

### TIMING WAVEFORM OF WRITE WITH BUSY INPUT (FOR SLAVE IDT7140 ONLY)




## TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, CE ARBITRATION (FOR MASTER IDT7130 ONLY)

### **CEL VALID FIRST:**



### **CER VALID FIRST:**


2689 drw 15




2689 drw 16

# TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION $^{(1)}$ (FOR MASTER IDT7130 ONLY)

### **LEFT ADDRESS VALID FIRST:**



### **RIGHT ADDRESS VALID FIRST:**



## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(2)</sup>


		7130	(20 <sup>(1)</sup>	7130: 7140:		7130 7140			0x55 0x55		x100 x100	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Interrup	t Timing											
tas	Address Set-up Time	0		0		0	_	0		0	_	ns
twn	Write Recovery Time	0		0		0		0	_	0		ns
tins	Interrupt Set Time	T -	25		25	_	35		45		60	ns
tinn	Interrupt Reset Time	1 =	25		25	_	35	_	45	_	60	ns

#### NOTES:

- 0°C to +70°C temperature range only, PLCC package only.
- 2. "x" in part numbers indicates power rating (SA or LA).
- 3. Not available in DIP packages .


### TIMING WAVEFORM OF INTERRUPT MODE

### LEFT SIDE SETS INTR:(1)



2689 drw 19

### RIGHT SIDE CLEAR INTR:(2)




### NOTES:

- 1.  $\overline{\text{CE}}_L = \text{Low}$ ,  $\overline{\text{BUSY}}_L = \text{High}$ .
- 2.  $\overline{\text{CE}}_{R} = \text{Low}$ ,  $\overline{\text{BUSY}}_{R} = \text{High}$ .


### TIMING WAVEFORM OF INTERRUPT MODE

### RIGHT SIDE SETS INTL:(1)



2689 drw 21


### LEFT SIDE CLEAR INTL:(2)



NOTES:

- 1. CER = Low, BUSYR = High
- 2. CEL = Low, BUSYL = High

### 16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTE:

1. In IDT7140 (SLAVE), BUSY-IN inhibits write - there is no arbitration.

### **FUNCTIONAL DESCRIPTION:**

The IDT7130/IDT7140 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. The IDT7130/IDT7140 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\text{OE}}$ ). In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. Noncontention READ/WRITE conditions are illustrated in Table

The interrupt flag ( $\overline{\text{INT}}$ ) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INTL}}$ ) is set when the right port writes to memory location 3FE (HEX). The left port clears the interrupt by reading address location 3FE. Likewise, the right port interrupt flag ( $\overline{\text{INTR}}$ ) is set when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory location 3FF. The message (8-bits) at 3FE or 3FF is user defined. If the interrupt function is not used, address locations 3FE or 3FF are not used as mailboxes, but as part of the random access memory. Refer to Table II for the interrupt operation.

## ARBITRATION LOGIC FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The  $\overline{\text{BUSY}}$  flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's  $\overline{\text{BUSY}}$  flag.  $\overline{\text{BUSY}}$  is set at speeds that permit the processor to hold the operation and its respective address data. It is important to note that the write operation is invalid for the port that has  $\overline{\text{BUSY}}$  set LOW. The delayed port will have access when  $\overline{\text{BUSY}}$  goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{\text{CE}}$ , on-chip control logic arbitrates between  $\overline{\text{CEL}}$  and  $\overline{\text{CER}}$  for access; or (2) if the  $\overline{\text{CE}}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's  $\overline{\text{BUSY}}$  flag is set and will reset when the port granted access completes its operation and  $\overline{\text{ADDR}}/\overline{\text{CE}}$  conditions which produced the contention state are removed.

## DATA BUS WIDTH EXPANSION MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to sixteen-or-more-bits in a Dual-Port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding Dual-Port RAMs in width, the writing of the SLAVE RAMs must be delayed, until after the  $\overline{\text{BUSY}}$  input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past  $\overline{\text{BUSY}}$  to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all Dual-Port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to  $\overline{\text{BUSY}}$  from the MASTER.

### **TRUTH TABLES**

### **TABLE I -- NON-CONTENTION** READ/WRITE CONTROL<sup>(4)</sup>

Le	ft Or I	Right	Port <sup>(1)</sup>	
R/₩	CE	Œ	D0-7	Function
Х	Н	Х	Z	Port Disabled and in Power
				Down Mode ISB2 or ISB4
Х	Н	Х	Z	CER = CEL = H, Power Down
				Mode, ISB1 or ISB3
L	L	Х	DATAIN	Data on Port Written into Memory <sup>(2)</sup>
Н	L	L	DATAout	Data in Memory Output on Port (3)
Н	L	Н	Z	High Impedance Outputs

### NOTES:

2689 tbl 13

- 1. AoL-A10L ≠ AOR-A10R
- 2. If BUSY = L, data is not written.
- 3. If  $\overline{\text{BUSY}} = L$ , data may not be valid, see two and tbo timing.
- 4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

### TABLE II - INTERRUPT FLAG(1,4)

Left Port				Right Port						
R/WL	CE.	OEL.	A0L-A10L	INTL	R/WR	CER	ŌĒR	A0L-A10R	ĪNTR	Function
L	L	X	3FF	Х	Х	Х	Х	X	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	X	Х	Х	Х	L	L	3FF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	X	L <sup>(3)</sup>	L	L	Х	3FE	Х	Set Left INTL Flag
Х	L	L	3FE	H <sup>(2)</sup>	Х	Х	Х	Х	Х	Reset Left INTL Flag
OTFS:										2689 tbl 1

NOTES:

- 1. Assumes  $\overline{BUSY}_L = \overline{BUSY}_R = H$ .
- 2. If BUSYL = L, then NC.
- 3. If BUSYR = L, then NC.
- 4. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE.

### TARLE III - ARRITRATION(1,2)


Left	t Port	Righ	t Port	Fla	ags		
CEL	AoL-A9L	CER	Aor-Agr	BUSYL	BUSYR	Function <sup>(3)</sup>	
Н	Х	Н	Х	Н	Н	No Contention	
L	Х	Н	Х	Н	Н	No Contention	
Н	Х	Ĺ	Х	Н	Н	No Contention	
L	≠ AoR-A9R	L	≠ AoL-A9L	н н		No Contention	
Address Arbi	tration With CE L	ow Before Add	ress Match				
L	LV5R	L,	LV5R	H .	L	L-Port Wins	
L	RV5L	L	RV5L	L	Н	R-Port Wins	
L	Same	L	Same	Н	L	Arbitration Resolved	
L	Same	L	Same	L	Н	Arbitration Resolved	
E Arbitratio	n With Address I	Match Before C					
LL5R	= A0R-A9R	LL5R	= A0L-A9L	Н	L	L-Port Wins	
RL5L	= AoR-A9R	RL5L	= A0L-A9L	L	Н	R-Port Wins	
LW5R	= Aor-Agr	LW5R	= A0L-A9L	Н	L	Arbitration Resolved	
LW5R	= A0R-A9R	LW5R	= A0L-A9L	L	Н	Arbitration Resolved	

### NOTES:

- 1. INT Flags Don't Care.
- 2. X = DON'T CARE, L = LOW, H = HIGH
  - LV5R = Left Address Valid ≥ 5ns before right address.
  - RV5L = Right Address Valid ≥ 5ns before left address.
  - Same = Left and Right Addresses match within 5ns of each other.
  - LL5R = Left CE = LOW ≥ 5ns before Right CE.
  - RL5L = Right CE = LOW ≥ 5ns before Left CE.
  - LW5R = Left and Right  $\overline{CE}$  = LOW within 5ns of each other.

3. Arbitration Resolved = Contention resolved arbitrarily; if specified taps is not observed, then either BUSYL Or BUSYR will go Low (active), but which one goes Low cannot be predicted.

### ORDERING INFORMATION





## CMOS DUAL-PORT RAM 16K (2K x 8-BIT)

IDT7132SA/LA IDT7142SA/LA

### **FEATURES:**

- · High-speed access
  - Military: 25/35/55/100ns (max.)
  - Commercial: 25/35/55/100ns (max.)
  - Commercial: 20ns only in PLCC for 7132
- · Low-power operation
  - IDT7132/42SA
     Active: 325mW (typ.)
     Standby: 5mW (typ.)
  - IDT7132/42LA Active: 325mW (typ.) Standby: 1mW (typ.)
- · Fully asynchronous operation from either port
- MASTER IDT7132 easily expands data bus width to 16-ormore bits using SLAVE IDT7142
- On-chip port arbitration logic (IDT7132 only)
- BUSY output flag on IDT7132; BUSY input on IDT7142
- Battery backup operation —2V data retention
- TTL-compatible, single 5V ±10% power supply
- Available in popular hermetic and plastic packages
- · Military product compliant to MIL-STD, Class B
- Standard Military Drawing # 5962-87002
- Industrial temperature range (-40°C to +85°C) is available, tested to miliary electrical specifications

### **DESCRIPTION:**


The IDT7132/IDT7142 are high-speed 2K x 8 Dual-Port Static RAMs. The IDT7132 is designed to be used as a standalone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7142 "SLAVE" Dual-Port in 16-bit-ormore word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by  $\overline{\text{CE}}$  permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 325mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.

The IDT7132/7142 devices are packaged in a 48-pin sidebraze or plastic DIPs, 48-pin LCCs, 52-pin PLCCs, and 48-lead flatpacks. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

### **FUNCTIONAL BLOCK DIAGRAM**



NOTE:

 IDT7132 (MASTER): BUSY is open drain output and requires pullup resistor. IDT7142 (SLAVE): BUSY is input.


The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

**NOVEMBER 1993** 

### PIN CONFIGUARATIONS

2692 drw 02



\* Index indicator is PIN 1 ID in package outline

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Tstg	Storage Temperature	-55 to +125	-65 to +150	ô
lout	DC Output Current	50	50	mA

### NOTE:


- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

### **RECOMMENDED** DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
VjH	Input High Voltage	2.2		6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧
NOTE:					2692 tbl 02

#### NOTE:

- 1. VIL (min.) = -3.0V for pulse width less than 20ns.
- 2. VTERM must not exceed Vcc + 0.5V.



### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	OV	5.0V ± 10%
Commercial	0°C to +70°C	ΟV	5.0V ± 10%

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ±10%)

			7132	7132SA		2LA	
			7142	2SA	714	}	
Symbol	Parameter	Test Conditions	Min.	Max.	Max.	Max.	Unit
lu	Input Leakage Current <sup>(7)</sup>	$2.0 \le VCC \le 5.5V$ , Vin = 0V to VCC	_	10	_	5	μΑ
[lLO]	Output Leakage Current <sup>(7)</sup>	$2.0 \le \text{VCC} \le 5.5\text{V},$ $\overline{\text{CE}} = \text{VIH, VOUT} = 0\text{V to VCC}$	_	10	_	5	μΑ
Vol	Output Low Voltage (I/O0-I/O7)	IOL = 4mA	_	0.4	_	0.4	V
Vol	Open Drain Output Low Voltage (BUSY)	IoL = 16mA	_	0.5	-	0.5	٧
Vон	Output High Voltage	loн = -4mA	2.4		2.4	_	V

2692 tbl 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1,6)</sup> (Vcc = 5.0V ± 10%)

	THIC TENS END					x20 <sup>(2)</sup>		x25 <sup>(3)</sup>		2x35		2x55	713	2x100	
								x25 <sup>(3)</sup>	i	2x35	Į.	2x55	,	2x100	
Symbol	Parameter	Test Conditions	Vers	ion	Tvp.	Max.	Tvp.		i	Max.	,		,	Max.	Unit
lcc	Dynamic Operating Current (Both Ports	CE = VIL, Outputs open,	MIL.	SA LA	11		125 125	300 240	125 125	290 230	65 65	230 185	65 65	190 155	mA
	Active)	f = fMAX <sup>(4)</sup>	COM'L.	SA LA	125 125	265 215	125 125	260 210	75 75	195 155	65 65	180 140	65 65	180 130	
ISB1	Standby Current (Both Ports - TTL	CEL and CER ≥ VIH, f = fMAX <sup>(4)</sup>	MIL.	SA LA		_	30 30	80 60	30 30	80 60	25 25	65 55	25 25	65 45	mA
	Level Inputs)		COM'L.	LA	30 30	65 45	30 30	65 45	25 25	65 <u>45</u>	25 25	65 45	25 25	55 _35	
ISB2	Standby Current (One Port - TTL	CEL or CER ≥ VIH Active Port Outputs		SA LA			80 80	195 _160	80 80	185 150	40 40	135 110	40 40	125 100	mA
	Level Inputs)	Open, $f = f_{MAX}^{(4)}$	COM'L.	SA LA	80 80	180 145	80 80	175 140	40 40	130 95	40 40	115 85	40 40	110 75_	
ISB3	Full Standby Current (Both Ports - All	CEL and CER ≥ Vcc -0.2V,	MIL.	SA LA	_ 	_	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs	$VIN \ge VCC -0.2V \text{ or } VIN \le 0.2V, f = 0^{(5)}$	COM'L.	SA LA	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 4	1.0 0.2	15 4	1.0 0.2	15 4	
ISB4	Full Standby Current (One Port - All	CEL or CER ≥ Vcc -0.2V,	MIL.	SA LA	_	_	70 70	185 150	70 70	175 140	40 35	120 90	40 35	110 80	mA
	CMOS Level Inputs)	VIN $\geq$ Vcc -0.2V or VIN $\leq$ 0.2V, Active Port Outputs	COM'L.	SA LA	70 70	175 140	70 70	170 135	40 35	115 90	40 35	100 75	40 35	95 70	
		Open, $f = fMAX^{(4)}$			L								ł		

#### NOTES:

- 1. x in part numbers indicates power rating (SA or LA).
- 2. 0°C to +70°C temperature range only, Only available inPLCC package.
- 3. Not available in DIP packages...
- 4. At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 6. Vcc=5V, Ta=+25°C for Typ.
- 7. At Vcc<2.0V leakages are undefined.


### DATA RETENTION CHARACTERISTICS (LA Version Only)

Symbol	Parameter	Test Conditions	IDT7132 Min.	LA/IDT714 Typ.	12LA Max.	Unit	
<b>V</b> DR	Vcc for Data Retention			2.0	_	_	V
ICCDR	Data Retention Current	Vcc = 2.0V, CE Vcc -0.2V	Mil.	_	100	4000	μA
		VIN VCC -0.2V or VIN 0.2V	Com'l.	_	100	1500	μА
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	·		0		_	ns
<b>t</b> R <sup>(3)</sup>	Operation Recovery			tRC <sup>(2)</sup>			ns
	Time		i				•

### NOTES:

- 1. Vcc = 2V, Ta = +25°C
- 2. tnc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

### **DATA RETENTION WAVEFORM**



2692 drw 05

### **AC TEST CONDITIONS**

Input Pulse Levels	GND TO 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2, & 3

2692 tbl 07

2692 tbl 06




Figure 1. Output Load




Figure 3. Busy Output Load (IDT7132 only)




Figure 2. Output Load (for thz, tLz, twz, and tow)

\* Including scope and jig

## 6

2692 tbl 08

2692 drw 07


## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(3) 7132x20<sup>(2)</sup> 7132x25<sup>(5)</sup> 7132x35 7132x55 7132x100 7142x25<sup>(5)</sup> 7142x35 7142x55 7142x100 Symbol Parameter Min. Max. Min. Max. Min. Max. Min. Max Min. Max. Unit Read Cycle **t**RC Read Cycle Time 20 25 35 55 100 ns taa Address Access Time 20 25 35 55 100 ns Chip Enable Access Time **t**ACE 20 25 35 55 100 ns **TAOE** Output Enable Access Time 11 12 25 35 40 ns Output Hold From Address Change ton 0 0 0 0 10 ns Output Low Z Time<sup>(1,4)</sup> tLZ 0 0 0 5 5 ns Output High Z Time(1,4) 15 25 tHZ 10 10 30 ns Chip Enable to Power Up Time(4) tPU 0 0 0 0 0 ns Chip Disable to Power Down Time(4) 50 50 50 50 50 **t**PD ns

### NOTES:

- 1. Transition is measured ±500mV from low to high impedance voltage (Figure 2).
- 2. 0°C to +70°C temperature range only, PLCC package only.
- 3. "x" in part numbers indicates power rating (SA or LA).
- 4. This parameter is guaranteed but not tested.
- 5. Not available in DIP packages.


## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE<sup>(1,2,4)</sup>



### NOTES:

- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{CE} = VIL$ .
- 3. Addresses valid prior to or coincident with  $\overline{\text{CE}}$  transition low.
- 4.  $\overline{OE} = VIL$

### TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1,3)



#### NOTES:

- R/W is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{CE} = V_{iL}$ .
- 3. Addresses valid prior to or coincident with  $\overline{\text{CE}}$  transition low.
- 4.  $\overline{OE} = VIL.$

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE®

		7132	7132x20 <sup>(2)</sup> 7132x25 <sup>(6)</sup>		713	2x35	713	2x55	7132	x100		
				7142	(25 <sup>(6)</sup>	714	2x35	714	2x55	7142	x100	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle												
twc	Write Cycle Time <sup>(3)</sup>	20		25	_	35	_	55	-	100	_	ns
tEW	Chip Enable to End of Write	15		20		30		40		90		ns
taw	Address Valid to End of Write	15		20		30		40		90	_	ns
tas	Address Set-up Time	0		0		0	_	0	-	0		ns
twp	Write Pulse Width <sup>(4)</sup>	15		15	_	25		30		55		ns
twn	Write Recovery Time	0	_	0	_	0	_	0		0		ns
tow	Data Valid to End of Write	10	_	12		15		20		40		ns
tHZ	Output High Z Time(1)	T-	10		10		15	_	25		40	ns
tDH	Data Hold Time	0		0		0		0		0		ns
twz	Write Enabled to Output in High Z <sup>(1)</sup>		10		10	<u> </u>	15		30	_	40	ns
tow	Output Active From End of Write <sup>(1)</sup>	0	_	0	_	0	_	0	_	0		ns

### NOTES:

2692 tbl 09

2692 drw 08

- 1. Transition is measured ±500mV from low or high impedance voltage with load(Figure 2). This parameter guaranteed but not tested.
- 2. 0°C to +70°C temperature range only, PLCC package only.
- 3. For MASTER/SLAVE combination, two = tBAA + twp.
- 4. Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 6)
- 5. "x" in part numbers indicates power rating (SA or LA).
- 6. Not available in DIP packages.

### **CAPACITANCE** (TA = $+25^{\circ}$ C,f = 1.0MHz)

Symbol	Parameter (1)	Conditions	Max.	Unit
Cin	Input Capacitance	ViN = 0V	11	рF
COUT	Output Capacitance	VIN = 0V	11	рF


### NOTE:

2692 tbl 10


1. This parameter is sampled and not 100% tested.

## 6

### TIMING WAVEFORM OF WRITE CYCLE NO. 1, (R/W CONTROLLED TIMING)(1,2,3,6)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CE CONTROLLED TIMING) (1,2,3,5)



### NOTES:

- 1. Either R/W or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low  $\overline{CE}$  and a low  $R/\overline{W}$ .
- 3. twn is measured from the earlier of CE or R/W going high to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. If  $\overline{OE}$  is low during a  $R/\overline{W}$  controlled write cycle, the write pulse width must be larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is high during an  $R/\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(7)</sup>

		7132	2x20 <sup>(1)</sup>	7132x25 <sup>(9)</sup> 7142x25 <sup>(9)</sup>			2x35 2x35		2x55 2x55	7132x100 7142x100		
Symbol	Parameter	Min.	Max.	Min.					. Max.			Unit
Busy T	iming (For Master IDT7132 Only)											
tBAA	BUSY Access Time from Address	_	25	_	25	_	35	_	45	_	50	ns
tBDA	BUSY Disable Time from Address	_	20	_	20	_	30	_	40	_	50	ns
<b>TBAC</b>	BUSY Access Time from Chip Enable	_	20	_	20	-	30	_	35	_	50	ns
tBDC	BUSY Disable Time from Chip Enable	_	20		20		25	_	30	_	50	ns
twod	Write Pulse to Data Delay <sup>(2)</sup>	_	50	_	50	_	60	_	80	_	120	ns
todo	Write Data Valid to Read Data Delay <sup>(2)</sup>	_	35	_	35	_	35		55	_	100	ns
taps	Arbitration Priority Set-up Time(3)	5	_	5		5		5		5		ns
tBDD	BUSY Disable to Valid Data(4)	_	Note 4		Note 4		Note 4	_	Note 4	_	Note 4	ns
Busy T	iming (For Slave IDT7142 Only)											
twB	Write to BUSY Input <sup>(5)</sup>	_		0		0		0		0		ns
twn	Write Hold After BUSY <sup>(6)</sup>	_		15		20		20		20		ns
twdd	Write Pulse to Data Delay <sup>(8)</sup>	_			50		60		80	_	120	ns
todo	Write Data Valid to Read Data Delay <sup>(8)</sup>	_		_	35		35	_	55	_	100	ns


#### NOTES:

- 1. 0°C to +70°C temperature range only, PLCC package only.
- 2. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT7132 only)".
- To ensure that the earlier of the two ports wins.
- 4. tedd is a calculated parameter and is the greater of 0, twod-twp (actual) or todd tow (actual)
- 5. To ensure that the write cycle is inhibited during contention.
- 6. To ensure that a write cycle is completed after contention.
- 7. "x" in part numbers indicates power rating (SA or LA).
- 8. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT7142 Only)".
- 9. Not available in DIP packages .

2692 drw 11


2692 drw 12

## TIMING WAVEFORM OF READ WITH BUSY (1,2,3) (FOR MASTER IDT7132 ONLY)



- 1. To ensure that the earlier of the two ports wins.
- 2. Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continously enabled for both ports.
- 4. OE at LO for the reading port.


## TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY (1,2,3) (FOR SLAVE IDT7142 ONLY)



### NOTES:

- 1. Assume BUSY input at HI for the writing port, and OE at LO for the reading port.
- Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.

## TIMING WAVEFORM OF WRITE WITH BUSY (FOR SLAVE, IDT7142, ONLY)




6.2


2692 drw 14

# TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, CE ARBITRATION (FOR MASTER IDT7132 ONLY)

### **CEL VALID FIRST:**




### **CER VALID FIRST:**




# TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION<sup>(1)</sup> (FOR MASTER IDT7132 ONLY)


### LEFT ADDRESS VALID FIRST:



### **RIGHT ADDRESS VALID FIRST:**



### 16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



#### NOTE:

1.In IDT7142 (SLAVE), BUSY-IN inhibits write -there is no arbitration.

### **FUNCTIONAL DESCRIPTION:**

The IDT7132/42 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. These devices have an automatic power-down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\text{OE}}$ ). In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

### ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address data. It is important to note that the write operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{CE}$ , on-chip control logic arbitrates between  $\overline{CE}$ L

and CER for access; or (2) if the CEs are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's BUSY flag is set and will reset when the port granted access completes its operation and the ADDR/CE conditions which produced contention state are removed.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another acitivates its BUSYR signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed, until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than on chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

6.2

### **TRUTH TABLES**

### **TABLE I - NON-CONTENTION** READ/WRITE CONTROL<sup>(4)</sup>

Le	ft Or	Right	Port <sup>(1)</sup>	Franklan
R/₩	CE	Œ	D0-7	Function
X	Н	X	Z	Port Disabled and in Power
				Down Mode ISB2 or ISB4
Х	Н	Х	Z	CER = CEL = H, Power Down
				Mode, ISB1 or ISB3
	L	X	DATAIN	Data on Port Written into Memory(2)
Н	L	L	DATAOUT	Data in Memory Output on Port(3)
Н	L	Н	Z	High Impedance

### NOTES:

2692 tbl 12

- Aol Aiol ≠ Aor Aior
   If BUSY = L, data is not written
- 3. If  $\overline{BUSY} = L$ , data may not be valid, see two and too timing.
- 4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE


TABLE II – ARBITRATION<sup>(1,2)</sup> (FOR MASTER ONLY, IDT7132)

Left	Port	Righ	nt Port	Flag	S	Function <sup>(3)</sup>
CEL	A0L A10L	CER	A0R - A10R	BUSYL	BUSYR	- Function -
Н	Х	Н	X	Н	Н	No Contention
L	Х	Н	X	Н	Н	No Contention
Н	Х	L	X	Н	Н	No Contention
L	≠ Aor -A1or	L.	≠ AoL -A10L	Н	Н	No Contention
Address Arbi	tration With CE L	ow Before Add	Iress Match			
L	LV5R	L	LV5R	Н	L	L-Port Wins
L	RV5L	L	RV5L	L	Н	R-Port Wins
L	Same	L	Same	Н	L	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
CE Arbitration	n With Address M	latch Before C				
LL5R	= AOR -A10R	LL5R	= A0L -A10L	Н	L	L-Port Wins
RL5L	= A0R -A10R	RL5L	= A0L -A10L	L	Н	R-Port Wins
LW5R	= AOR -A10R	LW5R	= AoL -A1oL	Н	L	Arbitration Resolved
LW5R	= AOR -A10R	LW5R	= A0L -A10L	L	Н	Arbitration Resolved

### NOTES:

- 1. X = DON'T CARE, L = LOW, H = HIGH
- 2. LV5R = Left Address Valid ≥ 5ns before right address.
  - RV5L = Right Address Valid ≥ 5ns before left address.
  - Same = Left and Right Addresses match within 5ns of each other.
  - LL5R = Left CE = LOW ≥ 5ns before Right CE.
  - RL5L = Right CE = LOW ≥ 5ns before Left CE.
  - LW5R = Left and Right CE = LOW within 5ns of each other.
- 3. Arbitration Resolved = Contention Resolved arbitrarily; if specified taps is not observed, then either BUSYL or BUSYR will go Low (active), but which goes Low cannot be predicted.

### **ORDERING INFORMATION**





## CMOS DUAL-PORT RAM 16K (2K x 8-BIT) WITH INTERRUPTS

IDT71321SA/LA IDT71421SA/LA

### **FEATURES:**

· High-speed access

-Commercial: 25/35/45/55ns (max.)

· Low-power operation

-IDT71321/IDT71421SA

Active: 325mW (typ.)

Standby: 5mW (typ.)

--IDT71321/421LA

Active: 325mW (typ.)

Standby: 1mW (typ.)

Two INT flags for port-to-port communications

 MASTER IDT71321 easily expands data bus width to 16or-more-bits using SLAVE IDT71421

• On-chip port arbitration logic (IDT71321 only)

• BUSY output flag on IDT71321; BUSY input on IDT71421

· Fully asynchronous operation from either port

Battery backup operation —2V data retention

TTL-compatible, single 5V ±10% power supply

· Available in popular hermetic and plastic packages

### **DESCRIPTION:**


The IDT71321/IDT71421 are high-speed 2K x 8 Dual-Port Static RAMs with internal interrupt logic for interprocessor communications. The IDT71321 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT71421 "SLAVE" Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by  $\overline{\text{CE}}$ , permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 325mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.

The IDT71321/IDT71421 devices are packaged in 52-pin PLCCs and 64-pin TQFPs.

### **FUNCTIONAL BLOCK DIAGRAM**



### NOTES:


1. IDT71321 (MASTER): BUSY is open drain output and requires pullup resistor. IDT71421 (SLAVE) BUSY is input. 2691 drw 01


2. Open drain output: requires pullup resistor.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

### **COMMERCIAL TEMPERATURE RANGES**

### PIN CONFIGURATIONS





### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	–55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	ô
Іоит	DC Output Current	50	mA

### NOTE: 2691 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	OV	5.0V ± 10%

2691 tbl 02

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
Vін	Input High Voltage	2.2	_	6.0 <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.5 <sup>(1</sup>	_	0.8	V

### NOTE:

- 1. VIL (min.) = -3.0V for pulse width less than 20ns.
- 2. VTERM must not exceed Vcc + 0.5V.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

Symbol	Parameter	Test Conditions		IDT71321SA IDT71421SA Min. Max.		IDT71321LA IDT71421LA Min. Max.	
lu	Input Leakage Current <sup>(1)</sup>	2.0 ≤ Vcc ≤ 5.5V, Vin = 0V to Vcc	_	10	_	5	μА
llo	Output Leakage Current <sup>(1)</sup>	$\overline{CE}$ = VIH, VOUT = 0V to VCC 2.0 $\leq$ VCC $\leq$ 5.5V		10	_	5	μА
Vol	Output Low Voltage (I/Oo-I/O7)	IoL = 4mA	_	0.4	-	0.4	V
Vol	Open Drain Output Low Voltage (BUSY/INT)	loL = 16mA		0.5	_	0.5	٧
Vон	Output High Voltage	IOH = -4mA	2.4		2.4		V

NOTE: 1. At Vcc<2.0V leakages are undefined.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1, 4)</sup> (Vcc = 5.0V ± 10%)

					(100 = 0.01 = 1070)				
		Test			7132 7142		713 714		
Symbol	mbol Parameter Condition		Versi	on	Тур.	Max.	Тур.	Max.	Unit
ICC	Dynamic Operating Current (Both Ports Active)	CE = VIL, Outputs Open f = fMAX <sup>(2)</sup>	COM'L.	SA LA	125 125	260 210	75 75	195 155	mA
ISB1	Standby Current (Both Ports - TTL Level Inputs)	CEL and CER ≥ VIH $f = fMAX^{(2)}$	COM'L.	SA LA	30 30	65 45	25 25	65 45	mA
ISB2	Standby Current (One Port - TTL Level Inputs)	CEL or CER ≥ VIH Active Port Outputs Open, f = fMAX <sup>(2)</sup>	COM'L.	SA LA	80 80	175 140	40 40	130 95	mA
ISB3	Full Standby Current (Both Ports - All CMOS Level Inputs)	CEL and         CER ≥ VCC -0.2V, f = 0 <sup>(3)</sup> VIN ≥ VCC -0.2V or VIN ≤ 0.2V	COM'L.	SA LA	1.0 0.2	15 5.0	1.0 0.2	15 4.0	mA
ISB4	Full Standby Current (One Port - All CMOS Level Inputs)	CEL or CER ≥ VCC -0.2V VIN ≥ VCC -0.2V or VIN ≤ 0.2V Active Port Outputs Open, f =fMAX <sup>(2)</sup>	COM'L.	SA LA	70 70	170 135	40 35	115 90	mA

2691 tbl 05

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1, 4)</sup> (Vcc = 5.0V ± 10%)

		Test			7132 7142		ì	21x55 21x55	
Symbol	Parameter	Condition	Versi	on	Тур.	Max.	Тур.	Max.	Unit
ICC	Dynamic Operating Current (Both Ports Active)	CE = VIL, Outputs Open f = fMAX <sup>(2)</sup>	COM'L.	SA LA	75 75	190 145	65 65	180 140	mA
ISB1	Standby Current (Both Ports - TTL Level Inputs)	CEL and CER ≥ VIH f = fMAX <sup>(2)</sup>	COM'L.	SA LA	25 25	65 45	25 25	65 45	mA
ISB2	Standby Current (One Port - TTL Level Inputs)	$\overline{CEL}$ or $\overline{CER} \ge VIH$ Active Port Outputs Open, $f = fMAX^{(2)}$	COM'L.	SA LA	40 40	120 85	40 40	115 85	mA
ISB3	Full Standby Current (Both Ports - All CMOS Level Inputs)	CEL and CER ≥ VCC -0.2V, f = 0 <sup>(3)</sup> VIN ≥ VCC -0.2V or VIN ≤ 0.2V	COM'L.	SA LA	1.0 0.2	15 4.0	1.0 0.2	15 4.0	mA
ISB4	Full Standby Current (One Port - All CMOS Level Inputs)	CEL or CER ≥ VCC -0.2V VIN ≥ VCC -0.2V or VIN ≤ 0.2V Active Port Outputs Open, f =fMAX <sup>(2)</sup>	COM'L.	SA LA	40 35	115 80	40 35	100 75	mA

#### NOTES

1. "x" in part numbers indicates power rating (SA or LA).

<sup>2.</sup> At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency of read cycle of 1/tnc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.

<sup>3.</sup> f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

<sup>4.</sup> Vcc = 5V, Ta = +25°C for Typ.

### DATA RETENTION CHARACTERISTICS (LA Version Only)


				71	321LA/714	21LA	
Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	VCC for Data Retention			2.0		0	V
ICCDR	Data Retention Current	VCC = 2.0V, $\overline{\text{CE}}$ ≥ VCC - 0.2V	COM'L.	_	100	1500	μΑ
tCDR <sup>(3)</sup>	Chip Deselect to Data	VIN ≥ VCC - 0.2V or VIN≤ 0.2V		0	_	_	ns
	Retention Time			ļ			1
tR <sup>(3)</sup>	Operation Recovery			tRC <sup>(2)</sup>			ns
	Time						

#### NOTES:

2691 tbl 07

- 1. Vcc = 2V, TA = +25°C
- 2. tRc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

### **DATA RETENTION WAVEFORM**




### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2691 tbl 08

2691 drw 05



BUSY, and 100pF\*
(30pF for 25ns version)

5٧

Figure 1. Output Load \* Including scope and jig.

Figure 2. BUSY and INT Output Load


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(3)</sup>

		71321x25 71421x25		71321x35 71421x35		71321x45 71421x45		71321x55 71421x55			
Symbol	Parameter	Min.	Мах.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Read Cycle											
trc	Read Cycle Time	25		35		45		55	_	ns	
tAA	Address Access Time	_	25		35		45		55	ns	
tACE	Chip Enable Access Time	ı	25	ı	35		45_		<u>55</u>	ns	
<b>t</b> AOE	Output Enable Access Time		12		25	1	30		35	ns	
ton	Output Hold From Address Change	0	_	0	_	0	_	0	_	ns	
tLZ	Output Low-Z Time <sup>(1,2)</sup>	0		0	_	5	_	5	_	ns	
tHZ	Output High-Z Time <sup>(1,2)</sup>	_	10	_	15	_	20	_	25	ns	
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0		0		0		0		ns	
<b>t</b> PD	Chip Disable to Power Down Time <sup>(2)</sup>		50		50		50	_	50	ns	


#### NOTES

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figure 1)
- 2. This parameter guaranteed but not tested.
- "x" in part numbers indicates power rating (SA or LA).

### TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE (1,2,4)



### TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1,3)



### NOTES:

- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{CE} = V_{IL}$ .
- 3. Addresses valid prior to or coincident with CE transition low.
- 4. OE = VIL.


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(5)</sup>

		71321x25		71321x35		71321x45		71321x55		
		71421x25		71421x35		71421x45		71421x55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle										
twc	Write Cycle Time <sup>(3)</sup>	25		35	. —	45		55	_	ns
tew	Chip Enable to End-of-Write	20		30		35		40		ns
taw	Address Valid to End-of-Write	20	_	30	_	35		40	_	ns
tas	Address Set-up Time	0		0		0		0		ns
twp	Write Pulse Width <sup>(4)</sup>	15		25	_	30		30		ns
twn	Write Recovery Time	0.		0	_	0	_	0		ns
tDW	Data Valid to End-of-Write	12		15		20		20		ns
tHZ	Output High-Z Time <sup>(1,2)</sup>	_	10		15	_	20	<del>-</del>	25	ns
<b>t</b> DH	Data Hold Time	0	_	0	_	0		0		ns
twz	Write Enabled to Output in High-Z <sup>(1,2)</sup>	T -	10	_	15	_	20	- T	30	ns
tow	Output Active From End-of-Write <sup>(1,2)</sup>	0	_	0	_	0		0		ns


#### NOTES:

- 1. Transition is measured  $\pm 500 \text{mV}$  from low or high impedance voltage with load (Figure 1).
- 2. This parameter guaranteed but not tested.
- 3. For MASTER/SLAVE combination, two = tBAA + twp.
- 4. Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 6).
- 5. "x" in part numbers indicates power rating (SA or LA).

### TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,2,3,6)



### TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING(1,2,3,5)



- 1. Either R/W or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twe) of a low CE and a low R/W.

  3. twn is measured from the earlier of CE or R/W going high to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE low transition occurs simultaneously with or after the RM low transition, the outputs remain in the high impedance state.

  6. If OE is low during a RM controlled write cycle, the write pulse width must be larger of twp or (twz + tow) to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>


			21x25 21x25		21x35 21x35		321x45 421x45		21x55 21x55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Busy T	iming (For Master IDT71321 Only)									
tBAA	BUSY Access Time from Address		25		35	1	35		45	ns
tBDA	BUSY Disable Time from Address	_	20		30		35	1	40	ns
<b>t</b> BAC	BUSY Access Time from Chip Enable	_	20		30		30	_	35	ns
tBDC	BUSY Disable Time from Chip Enable	_	20	_	25		25	ı	30	ns
twdd	Write Pulse to Data Delay(1)		50		60	_	70	-	80	ns
todo	Write Data Valid to Read Data Delay(1)		35	_	35	_	45		55	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		5	-	5		5	_	ns
tBDD	BUSY Disable to Valid Data(3)	_	Note 3	_	Note 3		Note 3	_	Note 3	ns
Busy T	iming (For Slave IDT71421 Only)		1.04 (200.00)					3.00		
twB	Write to BUSY Input <sup>(4)</sup>	0		0	_	0		0		ns
twH	Write Hold After BUSY <sup>(5)</sup>	15	_	20	_	20	_	20	_	ns
twdd	Write Pulse to Data Delay(7)	_	50	-	60		70		80	ns
<b>t</b> DDD	Write Data Valid to Read Data Delay <sup>(7)</sup>	-	35		35		45	_	55	ns

#### NOTES:

2691 tbl 11


- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT71321 only)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, twbd-twp (actual) or tbbd tbw (actual).
- 4. To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.
- 6. "x" in part numbers indicates power rating (SA or LA).
- 7. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT71421 Only)".

## TIMING WAVEFORM OF READ WITH BUSY (FOR MASTER IDT71321 ONLY)(1,2,3)



- 1. To ensure that the earlier of the two ports wins.
- 2. Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.
- 4. OE at LO for the reading port.


## TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(FOR SLAVE IDT71421 ONLY)(1,2,3)



#### NOTES:


- Assume BUSY input at HI for the writing port, and OE at LO for the reading port.
   Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.

## TIMING WAVEFORM OF WRITE WITH BUSY (FOR SLAVE IDT71421)




# TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, CE ARBITRATION (FOR MASTER IDT71321 ONLY)

## **CEL VALID FIRST:**




# TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION (FOR MASTER IDT71321 ONLY)<sup>(1)</sup>

#### LEFT ADDRESS VALID FIRST:



#### RIGHT ADDRESS VALID FIRST:



### AC ELECTRICAL CHARACTERISTICS OVER THE

### OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1)

		71321x25 71421x25		71321x35 71421x35		71321x45 71421x45		71321x55 71421x55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit_
Interrupt Timing										
tas	Address Set-up Time	0		0		0	_=_	0		ns
twr	Write Recovery Time	0		0		0		0		ns
tins	Interrupt Set Time		25		35		40		45	ns
tinn	Interrupt Reset Time		25		35		40		45_	ns


NOTES:

"x" in part numbers indicates power rating (SA or LA).


2691 tbl 12

### TIMING WAVEFORM OF INTERRUPT MODE

### LEFT SIDE SETS INTR:(1)



RIGHT SIDE CLEARS INTR:(2)




#### NOTES:


- 1. CEL = VIL, BUSYL = VIH
- 2. CER = VIL, BUSYR = VIH

## TIMING WAVEFORM OF INTERRUPT MODE

## RIGHT SIDE SETS INTL:(1)




### LEFT SIDE CLEARS INTL:(2)



## NOTES:

1.  $\overline{CER} = VIL$ ,  $\overline{BUSYR} = VIH$ . 2.  $\overline{CEL} = VIL$ ,  $\overline{BUSYL} = VIH$ .

#### 16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



#### NOTE:

1. In IDT71421 (SLAVE) BUSY-IN inhibits write - there is no arbitration.

#### **FUNCTIONAL DESCRIPTION**

The IDT71321/IDT71421 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. These devices have an automatic power-down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\text{OE}}$ ). In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

The interrupt flag (\$\overline{\text{INT}}\$) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\$\overline{\text{INTL}}\$) is set when the right port writes to memory location 7FE (HEX). The left port clears the interrupt by reading address location 7FE. Likewise, the right port interrupt flag (\$\overline{\text{INTR}}\$) is set when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag (\$\overline{\text{INTR}}\$), the right port must read the memory location 7FF. The message (8 bits) at 7FE or 7FF is user-defined. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes but as part of the random access memory. Refer to Table II for the interrupt operation.

## ARBITRATION LOGIC FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The  $\overline{BUSY}$  flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's  $\overline{BUSY}$  flag.  $\overline{BUSY}$  is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has  $\overline{BUSY}$  set LOW. The delayed port will have access when  $\overline{BUSY}$  goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{CE}$ , on-chip control logic arbitrates between  $\overline{CEL}$  and  $\overline{CER}$  for access; or (2) if the  $\overline{CES}$  are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III). In either mode of arbitration, the delayed port's  $\overline{BUSY}$  flag is set and will reset when the port granted access completes its operation and the ADDR/ $\overline{CE}$  conditions which produced the contention state are removed.

## DATA BUS WIDTH EXPANSION MASTER/SLAVE DESCRIPTION

Expanding the data bus width to sixteen-or-more-bits in a Dual-Port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding Dual-Port RAMS in width, the writing of the SLAVE RAMs must be delayed, until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all Dual-Port memory systems where more than one chip is active at the same time

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

2691 tbl 14

2691 tbl 15

#### TRUTH TABLES

## **TABLE I - NON-CONTENTION** READ/WRITE CONTROL(4)

Le	ft Or I	Right	Port <sup>(1)</sup>	
R/W	CE	ŌĒ.	D0-7	Function
Х	Η	X	Z	Port Disabled and in Power Down Mode ISB2 or ISB4
X	Н	X	Z	CER = CEL = H, Power Down Mode, ISB1 or ISB3
	L	X	DATAIN	Data on Port Written into Memory (2)
H	L,	L	DATAOUT	Data in Memory Output on Port (3)
H	L	H	Z	High Impedance Outputs

#### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter (1)	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Cout	Output Capacitance	VIN = 0V	11	pF

#### NOTE:

1. This parameter is determined by device characterization but is not 100% tested

#### NOTES:

- 1. AoL-A10L ≠ AOR-A10R
- 2. If BUSY = L, data is not written.
- 3. If BUSY = L, data may not be valid, see twop and teop timing.
- 4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

### TABLE II - INTERRUPT FLAG(1,4)

		Left Port					Right Port			·
R/ <b>W</b> L	CEL	OEL	AOL-A10L	ĪNT∟	R/WR	CER	ŌĒR	AOL-A10R	INTR	Function
L	L	Χ	7FF	X	Χ	Х	Х	X	L <sup>(2)</sup>	Set Right INTR Flag
Х	Χ	Х	Χ	X	Х	L	L	7FF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	X	L <sup>(3)</sup>	L	L	X	7FE	X	Set Left INTL Flag
Х	L	L	7FE	H <sup>(2)</sup>	X	Х	X	X	Х	Reset Left INTL Flag

2691 tbl 13

#### NOTES:

- 1. Assumes BUSYL = BUSYR = H.
- 2. If BUSYL = L, then NC.
- 3. If BUSYR = L, then NC.
- 4. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE.

#### TABLEIII ADDITO ATION(12)

Let	t Port	Rig	ht Port	Fla	ags	
ČĒ.	A0L-A10L	ČĒR	Aor-Aior	BUSYL	BUSYR	Function <sup>(3)</sup>
Н	X	Н	Х	Н	Н	No Contention
L	X	Н	Х	Н	Н	No Contention
Н	X	L	X	Н	Н	No Contention
L	≠ AoR-A1oR	L	≠ AoL-A1oL	Н	Н	No Contention
Address Arb	itration With CE L	ow Before Add	lress Match			
L	LV5R	L	LV5R	Н	L	L-Port Wins
L	RV5L	L	RV5L	L	Н	R-Port Wins
L	Same	L	Same	Н	L	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
E Arbitratio	n With Address M	atch Before C	E			
LL5R	= A0R-A10R	LL5R	= A0L-A10L	Н	L	L-Port Wins
RL5L	= A0R-A10R	RL5L	= A0L-A10L	L	Н	R-Port Wins
LW5R	= A0R-A10R	LW5R	= A0L-A10L	Н	L	Arbitration Resolved
LW5R	= A0R-A10R	LW5R	= A0L-A10L	1	H	Arbitration Resolved


#### NOTES:

- 1. INT Flags Don't Care.
- 2. X = DON'T CARE, L = LOW, H = HIGH
  - LV5R = Left Address Valid ≥ 5ns before right address.
  - RV5L = Right Address Valid ≥ 5ns before left address.
  - Same = Left and Right Addresses match within 5ns of each other.
  - LL5R = Left CE = LOW ≥ 5ns before Right CE
  - RL5L = Right CE = LOW ≥ 5ns before Left CE.
  - LW5R = Left and Right CE = LOW within 5ns of each other.

3. Arbitration Resolved = Contention Resolved arbitrarily; if specified taps is not observed, then either BUSYL or BUSYR will go Low (active), but which one goes Low cannot be predicted.

6.3

### **ORDERING INFORMATION**





# HIGH-SPEED 2K x 9 DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT

IDT70121S/L IDT70125S/L

#### **FEATURES:**

· High-speed access

- Commercial: 25/35/45/55ns (max.)

Low-power operation
 IDT70121/70125S

Active: 400mW (typ.)

Standby: 7mW (typ.)

- IDT70121/70125L

Active: 400mW (typ.) Standby: 2mW (typ.)

· Fully asychronous operation from either port

 MASTER IDT70121 easily expands data bus width to 18 bits or more using SLAVE IDT70125 chip

On-chip port arbitration logic (IDT70121 only)

BUSY output flag on Master; BUSY input on Slave

• INT flag for port-to-port communication

· Battery backup operation—2V data retention

TTL-compatible, signal 5V (±10%) power supply

· Available in 52-pin PLCC


#### DESCRIPTION:

The IDT70121/IDT70125 are high-speed 2K x 9 Dual-Port Static RAMs. The IDT70121 is designed to be used as a stand-alone 9-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT70125 "SLAVE" Dual-Port in 18-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 18-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power-down feature, controlled by CE, permits to enchip circuitry of each port to enter a very low standby power mode.

The IDT70121/IDT70125 utilizes a 9-bit wide data path to allow for Data/Control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

#### **FUNCTIONAL BLOCK DIAGRAM**



2654 drw 01

## 6


### **DESCRIPTION** (Continued):

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 400mW of power. Low-power (L) versions offer battery backup data

retention capability with each port typically consuming 200  $\mu$ W from a 2V battery.

The IDT70121/IDT70125 devices are packaged in a 52-pin PLCC.

#### PIN CONFIGURATIONS



## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	ů
TBIAS	Temperature Under Bias	-55 to +125	ပိ
Tstg	Storage Temperature	-55 to +125	ů
louŢ	DC Output Current	50	mA

### NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliabilty.

2. VTERM must not exceed Vcc + 0.5V.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

2654 tbl 02

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0.0	٧
ViH	Input High Voltage	2.2	-	6.0 <sup>(2)</sup>	V
ViL	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	٧

#### NOTE:

- 1. VIL = -3.0V for pulse width less than 20ns.
- 2. VTERM must not exceed Vcc + 0.5V.

2654 tbl 03

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 10\%$ )

				21S 25S		21L 25L	
Symbol	Parameter	Test Condition	Min.	Max.	Min.	Max.	Unit
ILI	Input Leakage Current <sup>(5)</sup>	2.0 ≤ Vcc ≤ 5.5V, ViN = 0V to Vcc		10		5	μА
ILO	Output Leakage Current <sup>(5)</sup>	$2.0 \le \text{Vcc} \le 5.5\text{V}, \overline{\text{CE}} = \text{ViH}$ Vout = 0V to Vcc		10	_	5	μА
Vol	Output Low Voltage	IOL = 4mA		0.4		0.4	V
Voн	Output High Voltage	IOH = -4mA	2.4		2.4	_	V

2654 tbl 04

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1,4)</sup> (Vcc = 5V ± 10%)

		Test				1 x 25 5 x 25	7012 7012	1 x 35 5 x 35		1 x 45 5 x 45	7012 7012		
Symbol	Parameter	Condition	Version	1	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE ≤ VIL,Outputs Open, f = fMAX <sup>(2)</sup>	Com'l.	S L	125 125	260 220	125 125	250 210	125 125		125 125	240 200	mA
ISB1	Standby Current (Both Ports—TTL Level Inputs)	$\overline{CE}$ L and $\overline{CE}$ R $\geq$ VIH, $f = fMAX^{(2)}$	Com'l.	S L	30 30	65 45	30 30	65 45	30 30	65 45	30 30	65 45	mA
ISB2	Standby Current (One Port—TTL Level Inputs)	$\overline{CE}$ L or $\overline{CE}$ R $\geq$ VIH, Active Port Outputs Open, $f = f_{MAX}^{(2)}$	Com'l.	S	80 80	175 145	80 80	165 135	80 80	160 130	80 80	155 125	mA
ISB3	Full Standby Current (Both Ports CMOS Level Inputs)	$\overline{CE}$ R and $\overline{CE}$ L $\geq$ Vcc $-$ 0.2V, Vin $\geq$ Vcc $-$ 0.2V or Vin $\leq$ 0.2V, $f = 0^{(3)}$	Com'l.	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	mA
ISB4	Full Standby Current (One Port CMOS Level Inputs)	CEL or CEn ≥ Vcc - 0.2V, Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V, Active Port Outputs Open, f = fмax <sup>(2)</sup>	Com'l.	S L	70 70	170 140	70 70	160 130	70 70	155 125	70 70	150 120	mA

#### NOTES:

2654 tbl 05

<sup>1. &</sup>quot;x" in part numbers indicates power rating (S or L).

<sup>2.</sup> At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.

<sup>3.</sup> f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

<sup>4.</sup> Vcc=5V, Ta=+25°C for Typ.

<sup>5.</sup> At Vcc<2.0V leakages are undefined.

2654 tbl 06


## DATA RETENTION CHARACTERISTICS (L Version Only)

				701	21L/7012	25L	
Symbol	Parameter	Test Condition		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	Vcc for Data Retention		_	2	_	_	٧
ICCDR	Data Retention Current	Vcc = 2.0V, CE Vcc - 0.2V	Com'l.		100	1500	μА
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	VIN VCC - 0.2V or VIN 0.2V		0			ns
tn(3)	Operation Recovery Time			tRC <sup>(2)</sup>	_	_	ns

#### NOTES:

- 1. Vcc = 2V, TA = +25°C.
- 2. tnc = Read Cycle Time.
- 3. This parameter is guaranteed but not tested.


#### **DATA RETENTION WAVEFORM**



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2654 tbl 07



\* Including scope and jig.

Figure 1. Equivalent Output Load (5pF for tHz, tLz, twz, and tow)


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(3)</sup>

		70121 x 25				1 x 45 5 x 45	70121 x 55 70125 x 55			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	le									
tRC	Read Cycle Time	25		35	_	45	_	55		ns
taa	Address Access Time		25	_	35	_	45		55	ns
tACE	Chip Enable Access Time	_	25		35		45	_	55	ns
taoe	Output Enable Access Time		12	_	25		30		35	ns
toh	Output Hold from Address Change	0		0		0	=	0		ns
tLZ	Output Low-Z Time <sup>(1,2)</sup>	0	_	0	_	0	_	0	_	ns
tHZ	Output High-Z Time <sup>(1,2)</sup>		10	_	15	_	20		30	ns
tPU	Chip Enable to Power-Up Time <sup>(2)</sup>	0	_	0	_	0	_	0	_	ns
tPD	Chip Disable to Power-Down Time <sup>(2)</sup>		50	_	50		50		50	ns

#### NOTES:

- 1. Transition is measured ±200mV from low or high impedance voltage with load (Figure 1).
- 2. This parameter guaranteed but not tested.
- 3. "x" in part numbers indicates power rating (S or L).


## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1,2,4)



2654 drw 05

2654 tbl 08

## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1,3)



#### NOTES:

- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{CE} = VIL$ .
- 3. Addresses valid prior to, or coincident with, CE transition low.
- 4. OE = VIL.

6.4

2654 drw 06

2654 tbl 09


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>

				1 x 25 5 x 25		1 x 35 5 x 35		1 x 45 5 x 45		1 x 55 5 x 55	
Symbol	Parameter	ſ	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle											
twc	Write Cycle Time <sup>(3)</sup>	1	25		35	_	45		55	$\Gamma =$	ns
tew	Chip Enable to End-of-Write		20		30		35	_	40	_	ns
taw	Address Valid to End-of-Write		20		30		35	_	40	_	ns
tas	Address Set-up Time		0	_	0	_	0	_	0		ns
twp	Write Pulse Width <sup>(5)</sup>		20		30		35	_	40	_	ns
twr	Write Recovery Time		0	-	0		0	_	0	_	ns
tow	Data Valid to End-of-Write		12	_	20		20	-	20	_	ns
tHZ	Output High-Z Time <sup>(1,2)</sup>		_	10	_	15		20	_	30	ns
tDH	Data Hold Time		0	-	0	_	0	_	0	_	ns
twz	Write Enabled to Output in High-Z <sup>(1,2)</sup>		_	10		15		20		30	ns
tow	Output Active from End-of-Write <sup>(1,2)</sup>		0		0		0		0	Γ-	ns


#### NOTES:

- 1. Transition is measured ±200mV from low or high impedance voltage with load (Figure 1).
- 2. This parameter guaranteed but not tested.
- 3. For MASTER/SLAVE combination, two = tBAA + twp.
- "x" in part numbers indicates power rating (S or L).
   Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 6).

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,2,3,6)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2, TE CONTROLLED TIMING(1,2,3,5)



#### NOTES:

2654 drw 08

- 1. Either R/W or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low CE and a low R.W.

  3. twn is measured from the earlier of CE or R.W going high to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. If  $\overline{OE}$  is low during a  $R\overline{M}$  controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is high during a RIW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## 6


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>

					70121 x 45 70125 x 45			1 x 55 5 x 55			
Symbol	Parameter		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Busy Timing (For Master IDT70121 Only)											
tBAA	BUSY Access Time from Address		$\Box$	25	_	35		35		45	ns
tBDA	BUSY Disable Time from Address		T =	20		30		35		40	ns
tBAC	BUSY Access Time from Chip Enable		_	20		30		30		35	ns
<b>t</b> BDC	BUSY Disable Time from Chip Enable		_	20		25	_	25		30	ns
twdd	Write Pulse to Data Delay <sup>(1)</sup>		_	50		60		70		80	ns
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>		_	35	_	45		55	_	65	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>		5	_	5		5	-	5		ns
tBDD	BUSY Disable to Valid Data(3)			Note 3		Note 3	_	Note 3	_	Note 3	ns
Busy Tim	ing (For Slave IDT70125 Only)										
twB	Write to BUSY Input <sup>(4)</sup>		0	I - I	0		0	_	0		ns
twH	Write Hold After BUSY <sup>(5)</sup>		15		20	=	20		20	=	ns
twoo	Write Pulse to Data Delay <sup>(7)</sup>	1		50		60	_	70	_	80	ns
todo	Write Data Valid to Read Data Delay <sup>(7)</sup>		T —	35		45	_	55	_	65	ns

#### NOTES:


- 2654 tbl 10
- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT70121 Only)."
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, twdd twP (actual) or tddd tddd (actual).
- 4. To ensure that a write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.
- 6. "x" in part numbers indicates power rating (S or L).
- 7. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY Port-to-Port Delay (For SLAVE IDT70125 Only)."

## TIMING WAVEFORM OF READ WITH BUSY(1,2,3) (FOR MASTER IDT70121)



- 1. To ensure that the earlier of the two ports wins.
- 2. Write Cycle parameters should be adhered to, to ensure proper writing.
- 3. Device is continuously enabled for both ports.
- 4. OE at LOW for the reading port.

## TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1,2,3) (FOR SLAVE IDT70125 ONLY)




- 1. Assume  $\overline{\text{BUSY}}$  input at HIGH for the writing port, and  $\overline{\text{OE}}$  at LOW for the reading port.
- 2. Write Cycle parameters should be adhered to, to ensure proper writing.

3. Device is continuously enabled for both ports.

2654 drw 10


2654 drw 09

## TIMING WAVEFORM OF WRITE WITH BUSY (FOR SLAVE ONLY, IDT70125)




# TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{\text{CE}}$ ARBITRATION (FOR MASTER IDT70121 ONLY)

## **CEL VALID FIRST:**




### **CER VALID FIRST:**




# TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION (FOR MASTER IDT70121 ONLY)<sup>(1)</sup>

#### LEFT ADDRESS VALID FIRST:



#### RIGHT ADDRESS VALID FIRST:



NOTE: 1. CEL = CER = VIL.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>

			1 x 25 5 x 25							
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Interrupt	Timing									
tas	Address Set-up Time	0	_	0		0	_	0	_	ns
twn	Write Recovery Time	0		0		0		0		ns
tins	Interrupt Set Time		25	_	35	_	40		45	ns
tinn	Interrupt Reset Time	T =	25		35		40		45	ns


NOTES:

1. "X" in part numbers indicates power rating (S or L).

2654 tbl 11


### TIMING WAVEFORM OF INTERRUPT MODE

## LEFT SIDE SETS INTR:(1)



2654 drw 16

## RIGHT SIDE CLEARS INTR:(2)




### NOTES:


- 1.  $\overrightarrow{CE}_L = V_{IL}$ ,  $\overrightarrow{BUSY}_L = V_{IH}$ . 2.  $\overrightarrow{CE}_R = V_{IL}$ ,  $\overrightarrow{BUSY}_R = V_{IH}$ .

### TIMING WAVEFORM OF INTERRUPT MODE

## RIGHT SIDE SETS INTL:(1)




## LEFT SIDE CLEARS INTL:(2)



#### NOTES:

- 1. CER = VIL, BUSYR = VIH.
- 3. CEL = VIL, BUSYL = VIH.

## 18-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



#### NOTE:

1. In IDT70125 (SLAVE),  $\overline{\text{BUSY}}{}_{\text{IN}}$  inhibits write - there is no arbitration.

## 6

#### **FUNCTIONAL DESCRIPTION**

The IDT70121/IDT70125 provide two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power-down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\text{OE}}$ ). In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table I.

The interrupt flag ( $\overline{\text{INT}}$ ) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INT}}$ L) is set when the right port writes to memory location 7FE (HEX). The left port clears the interrupt by reading address location 7FE. Likewise, the right port interrupt flag ( $\overline{\text{INTR}}$ ) is set when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory location 7FF. The message (9 bits) at 7FE or 7FF is user-defined. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes but as part of the random access memory. Refer to Table II for the interrupt operation.

## ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the write operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{\text{CE}}$ , on-chip logic arbitrates between  $\overline{\text{CE}}$  and  $\overline{\text{CE}}$  for access; or (2) if the  $\overline{\text{CE}}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III). In either mode of arbitration, the delayed port's  $\overline{\text{BUSY}}$  flag is set and will reset when the port granted access completes its operation and the ADDR/ $\overline{\text{CE}}$  conditions which produced the contention state are removed.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION

Expanding the data bus width to eighteen-or-more-bits in a Dual-Port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid this "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding Dual-Port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all Dual-Port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

2654 tbl 13

2654 tbl 14

2654 tbl 15

#### TRUTH TABLES

## TABLE I. NON-CONTENTION READ/WRITE CONTROL<sup>(4)</sup>

L	eft or	Right	Port <sup>(1)</sup>	
R/W	CE	ŌĒ	D0-8	Function
Х	Н	Х	Z	Port Disabled and in Power- Down Mode, ISB2 or ISB4
X	Н	X	Z	CER = CEL = H, Power-Down Mode, ISB1 or ISB3
	اا	Х	DATAIN	Data on Port Written Into Memory (2)
Н	L	L	DATAOUT	Data in Memory Output on Port <sup>(3)</sup>
Н	L	Н	Z	High Impedance Outputs

## **CAPACITANCE** ( $TA = +25^{\circ}C$ , f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Cout	Output Capacitance	Vout = 0V	11	pF

#### NOTE:

 This parameter is determined by device characterization but is not production tested.

#### NOTES:

- 1. AOL A10L ≠ AOR A10R.
- 2. If BUSY = L, data is not written.
- 3. If BUSY = L, data may not be valid, see two and too timing.
- 4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

## TABLE II. INTERRUPT FLAG(1,4)

Left Port										
R/WL	CEL	OEL	AOL - A1OL	INT∟	R/WR	CER	OER	A0L - A10R	INTR	Function
L	L	X	7FF	Х	X	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
X	Х	X	Х	Х	X	L	L	7FF	H <sub>(3)</sub>	Reset Right INTR Flag
Х	X	X	Х	L <sup>(3)</sup>	L	L	X	7FE	X	Set Left INTL Flag
X	L	L	7FE	H <sup>(2)</sup>	X	Х	Х	X	Х	Reset Left INTL Flag

2654 tbl 12

#### NOTES:

- 1. Assumes BUSYL = BUSYR = H.
- 2. If BUSYL = L, then NC.
- 3. If BUSYR = L, then NC.
- 4. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE

## TABLE III. ARBITRATION(2)

Le	ft Port	Rigi	nt Port	Flag	gs <sup>(1)</sup>	
CEL	A0L - A10L	ČER	A0r - A10r	BUSYL	BUSYR	Function <sup>(3)</sup>
Н	X	Н	Х	н	Н	No Contention
L	Х	Н	X	Н	Н	No Contention
Н	X	L	X	н	Н	No Contention
L	≠ A0R - A10R	L	≠ A0L - A10L	Н	Н	No Contention
Address Arbit	ration With CE Lov	Before Addres	s Match			
L	LV5R	L	LV5R	H	L	L-Port Wins
L	RV5L	L	RV5L	L	Н	R-Port Wins
Ĺ	Same	L	Same	Н	L	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
<b>CE</b> Arbitration	With Address Mat	ch Before CE				
LL5R	= A0R - A10R	LL5R	= A0L - A10L	Н	L	L-Port Wins
RL5L	= A0R - A10R	RL5L	= A0L - A10L	L	Н	R-Port Wins
LW5R	= A0R - A10R	LW5R	= A0L A10L	Н	L	Arbitration Resolved
LW5R	= A0R - A10R	LW5R	= A0L - A10L	L	Н	Arbitration Resolved

#### NOTES:

- 1. INT Flags Don't
- 2. X = DON'T CARE, L = LOW, H = HIGH
  - LV5R = Left Address Valid ≥ 5ns before right address.
  - RV5L = Right Address Valid ≥ 5ns before left address.
  - Same = Left and Right Addresses match within 5ns of each other.

LL5R = Left  $\overline{CE}$  = LOW  $\geq$  5ns before Right  $\overline{CE}$ .


RL5L = Right CE = LOW ≥ 5ns before Left CE LW5R = Left and right CE = LOW within 5ns of each other.

Arbitration Resolved = Contention resolved arbitrarily; if specified taps is not observed then either BUSY L or BUSYR will go Low but which goes Low cannot be predicted.

6.4 15

## 6

### **ORDERING INFORMATION**



2654 drw 21



# CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

IDT7133SA/LA IDT7143SA/LA

#### **FEATURES:**

· High-speed access

Military: 35/45/55/70/90ns (max.)

- Commercial: 25/35/45/55/70/90ns (max.)

· Low-power operation

IDT7133/43SA
 Active: 500 mW (typ.)

 Standby: 5mW (typ.)

- IDT7133/43LA

Active: 500mW (typ.) Standby: 1mW (typ.)

 Versatile control for write: separate write control for lower and upper byte of each port

 MASTER IDT7133 easily expands data bus width to 32 bits or more using SLAVE IDT7143

On-chip port arbitration logic (IDT7133 only)

BUSY output flag on IDT7133; BUSY input on IDT7143

Fully asynchronous operation from either port

· Battery backup operation-2V data retention

TTL-compatible; single 5V (±10%) power supply

Available in 68-pin ceramic PGA, Flatpack, and PLCC

· Military product compliant to MIL-STD-883, Class B

Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

#### **DESCRIPTION:**


The IDT7133/7143 are high-speed 2K x 16 Dual-Port Static RAMs. The IDT7133 is designed to be used as a stand-alone 16-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7143 "SLAVE" Dual-Port in 32-bit-ormore word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by  $\overline{CE}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 500mW of power. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 200µW for a 2V battery.

The IDT7133/7143 devices have identical pinouts. Each is packed in a 68-pin ceramic PGA, 68-pin flatpack, and 68-pin PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


#### **FUNCTIONAL BLOCK DIAGRAM**



**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**NOVEMBER 1993** 

## PIN CONFIGURATIONS(1,2,3)



		51	50	48	48	44	42	40	38	36	
11		Ası	AsL	AзL	A1L	BUSYL	CEn	Aon	A 28	A <sub>4R</sub>	
	53	52	49	47	45	43	41	39	37	35	34
10	As∟	A7L	A <sub>4</sub> L	Azı	ΑαL	CEL	BUSYR	A 1R	Asa	A sa	Asr
	55	54		•						32	33
09	A 10L	A 9L								A <sub>8R</sub>	А79
	57	56	1							30	31
08	R/W LLB	ŌĒL								A ton	Asr
	59	58	1							28	29
07	Vcc (1)	R/W LUB								RWRLB	ŌĒя
	61	60	1		- 1	DT7133/4 GU68-1	43			26	27
06	1/O 1L	1/OaL				G008-1				GND <sup>(2)</sup>	R/W R∪B
	63	62	1							24	25
05	I/O3L	l/Oal			_	PGA				I/O 14R	I/O 15R
	65	64	Ì		10	OP VIE	:W			22	23
04	I/OsL	1/O4L								I/O 12R	I/O 13R
	67	66	Ì							20	21
03	1/O7L	I/OaL								I/O 10R	I/O 11R
	68	1	3	5	7	9	11	13	15	18	19
02	I/OaL	I/O aL	I/O 11L	I/O 13L	1/O 15L	GND (2)	l/O1R	I/O <sub>3</sub> A	I/O 5R	I/O ar	1/O 9R
		2	4	6	8	10	12	14	16	17	
01	<u> </u>	I/O 10L	I/O 12L	I/O 14L	Vcc(1)	I/O or	I/O 2R	I/O4R	I/O 6R	1/O7R	
Pin 1/ Designate	or A	В	С	D	E	F	G	н	J	к	L
											2746 drw 03

### NOTES:

- Both Vcc pins must be connected to the supply to assure reliable operation.
- Both GND pins must be connected to the supply to assure reliable operation.
- 3. UB = Upper Byte, LB = Lower Byte

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
PT <sup>(3)</sup>	Power Dissipation	2.0	2.0	W
Іоит	DC Output Current	50	50	mA

#### NOTE:

2746 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.
- 3. VTERM = 5.5V.

### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	11	, pF
Соит	Input/Output Capacitance	V1/O = 0V	11	pF

#### NOTE:

2746 tbl 02

 This parameter is determined by device characterization but is not production tested.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	٥V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2746 tbl 03

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
Vін	Input High Voltage	2.2	_	6.0	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

#### NOTE:

2746 tbl 04

1. VIL (min.) = -3.0V for pulse width less than 20ns.

2. VTERM must not exceed Vcc + 0.5V.

## 6

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Either port, $Vcc = 5.0V \pm 10\%$ )

				33SA 43SA	IDT71 IDT71		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
[ILI]	Input Leakage Current <sup>(6)</sup>	VCC = 5.5V, VIN = 0V to VCC	_	10	_	5	μА
Iro	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10		5	μА
Vol	Output Low Voltage (I/Oo-I/O15)	IOL = 4mA	_	0.4		0.4	V
VoL	Open Drain Output Low Voltage (BUSY)	IOL = 16mA	_	0.5	_	0.5	V
Vон	Output High Voltage	fон = -4mA	2.4	_	2.4	_	V

2746 tbl 05

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(3)</sup> (Vcc = 5.0V ± 10%)

		Test				3x25(1) 3x25(1)		3x35 3x35		3x45 3x45		3x55 3x55		(70/90 (70/90	
Symbol	Parameter	Condition	Version		Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Тур. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
lcc	Dynamic Operating Current	CE ≤ VIL Outputs Open	MIL.	S L		_	_	325 295	_ _	320 290	_	315 285	-	310 280	mA
	(Both Ports Active)	f = fMAX <sup>(4)</sup>	COM'L.	S L	_	300 270	_  -	295 265	_ _	290 260	_	285 255	_	280 250	
ISB1	Standby Current (Both Ports — TTL	CEL and CER≥ VIH f = fMAX <sup>(4)</sup>	MIL.	S L	_ _	_	25 25	85 75	25 25	80 70	25 25	80 70	25 25	75 65	mA
	Level Inputs)		COM'L.	S L	25 25	80 70	25 25	75 65	25 25	75 65	25 25	70 60	25 25	70 60	
ISB2	Standby Current (One Port — TTL	CEL or CER≥ VIH f = fMAX <sup>(4)</sup>	MIL.	s L		_	_	220 200	-	210 190	_	210 190	-	200 180	mA
	Level Inputs)	Active Port Outputs Open	COM'L.	S	11	200 180	1	190 170	-	190 170	1	180 160		180 160	
ISB3	Full Standby Current (Both Ports —	Both Ports CEL & CER ≥ Vcc - 0.2V	MIL.	SL		1 1	1 0.2	30 10	1 0.2	30 10	1 0.2	30 10	1 0.2	30 10	mA
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V \text{ or } VIN \le 0.2V, f = 0^{(5)}$	COM'L.	S L	1 0.2	15 4	1 0.2	15 4	1 0.2	15 4	1 0.2	15 4	1 0.2	15 4	
ISB4	Full Standby Current (One Port — All	One Port CEL or CER ≥ Vcc - 0.2V	MIL.	s		-		210	-	200	-	200	_	190	mA
	CMOS Level Inputs)	VIN ≥ VCC - 0.2V or VIN ≤ 0.2V Active Port Outputs	COM'L.	S		190	_	190 180	_	180	_	180 170	_	170 170	
		Open, f = fMax <sup>(4)</sup>		L	_	170	_	160	_	160	-	150	_	150	

### NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. Vcc = 5V, Ta = +25°C.
- 3. "x" in part number indicates power rating (SA or LA).
- 4. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 6. At Vcc≤2.0V input leakages are undefined.

2746 tbl 06

2746 tbl 07

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES<sup>(1)</sup>


(LA Version Only) VLC = 0.2V, VHC = VCC - 0.2V

		1		IDT7133L	}		
Symbol	Parameter	Test Condi	tion	Min.	Max.	Unit	
VDR	Vcc for Data Retention	Vcc = 2V		2.0	_	٧	
ICCDR	Data Retention Current	CE VHC	MIL.		4000	μA	
		VIN VHC or VLC	COM'L.		1500		
tcdr <sup>(3)</sup>	Chip Deselect to Data Retention Time	1		0	-	ns	
tR <sup>(3)</sup>	Operation Recovery Time	7	Γ	tRC <sup>(2)</sup>	_	ns	

#### NOTES:

- 1. Vcc = 2V, TA = +25°C
- 2. tRc = Read Cycle Time
- This parameter is guaranteed but not tested.


### LOW Vcc DATA RETENTION WAVEFORM



### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 & 3

2746 tbl 08




## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(4)</sup>


			(0)		IDT7133x35 IDT7143x35		33x45 43x45			IDT7133x70/90 IDT7143x70/90		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE											
tac	Read Cycle Time	25	_	35	_	45	<b>—</b>	55		70/90	_	ns
taa	Address Access Time	T -	25		35		45		55		70/90	ns
tace	Chip Enable Access Time	-	25		35		45	_	55		70/90	ns
taoe	Output Enable Access Time	-	15	_	20	_	25	_	30	_	40/40	ns
tон	Output Hold from Address Change	0	_	0		0	_	0	_	0/0		ns
tLZ	Output Low-Z Time <sup>(1, 3)</sup>	0	_	0		0	_	5	_	5/5	_	ns
tHZ	Output High-Z Time <sup>(1, 3)</sup>		15	_	20	_	20	_	20		25/25	ns
tPU	Chip Enable to Power Up Time <sup>(3)</sup>	0	<b>—</b>	0	_	0	_	0	<u> </u>	0/0	_	ns
tPD	Chip Disable to Power Down Time <sup>(3)</sup>	<u> </u>	50	_	50		50	_	50	_	50/50	ns
IOTES:											2	746 tbl 09

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2, and 3).
- 2. 0°C to +70°C temperature range only.
- 3. This parameter is guaranteed but not tested.
- 4. "x" in part number indicates power rating (SA or LA).

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1, 2, 4)



## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1, 3)



#### NOTES:

- 1.  $R/\overline{W}$  is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{CE} = V_{IL}$ .
- Addresses valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.
- OE = VIL.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(7)</sup>

		IDT7133x25 <sup>(2)</sup> IDT7133x3 IDT7143x25 <sup>(2)</sup> IDT7143x3									L	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	/CLE											
twc	Write Cycle Time <sup>(4)</sup>	25	Γ-	35		45		55		70/90	_	ns
tew	Chip Enable to End-of-Write	20		25	_	30		40		50/50		ns
taw	Address Valid to End-of-Write	20	_	25	_	30	-	40	_	50/50		ns
tas	Address Set-up Time	0	_	0	_	0	_	0		0/0		ns
twp	Write Pulse Width <sup>(6)</sup>	20	_	25	_	30	_	40		50/50	_	ns
twr	Write Recovery Time	0	-	0	_	0	_	0		0/0	_	ns
tow	Data Valid to End-of-Write	15	_	20	_	20	_	25	_	30/30	_	. ns
tHZ	Output High-Z Time <sup>(1, 3)</sup>	-	15	_	20		20	_	20	_	25/25	ns
ton	Data Hold Time <sup>(5)</sup>	0	_	0	_	5	_	5	_	5/5	_	ns
twz	Write Enable to Output in High-Z <sup>(1, 3)</sup>		15	1	20	_	20		20		25/25	ns
tow	Output Active from End-of-Write <sup>(1, 3, 5)</sup>	0		0		5		5		5/5		ns

#### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2, and 3).
- 2. 0°C to +70°C temperature range only.
- 3. This parameter is guaranteed but not tested
- 4. For MASTER/SLAVE combination, tWC = tBAA + tWR + tWP.
- 5. The specification for tDH must be met by the device supplying write data to the RAM under all operation conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW.
- 6. Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7).
- 7. "x" in part number indicates power rating (SA or LA).

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE(8)

			3x25 <sup>(1)</sup> 3x25 <sup>(1)</sup>		33x35 43x35		33x45 43x45				3x70/90 3x70/90	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.		Unit
	IING (For MASTER IDT7133)											
<b>TBAA</b>	BUSY Access Time from Address	_	25		35	_	45	_	50	_	55/55	ns
tBDA	BUSY Disable Time from Address	_	20	_	30	_	40		40	_	45/45	ns
tBAC	BUSY Access Time from Chip Enable	<u> </u>	20	_	25	_	30	_	35	_	35/35	ns
tBDC	BUSY Disable Time from Chip Enable	_	20	_	20	_	25	_	30	_	30/30	ns
twdd	Write Pulse to Data Delay <sup>(2)</sup>	_	50		60	_	80	_	80	_	90/90	ns
todo	Write Data Valid to Read Data Delay <sup>(2)</sup>	_	35	_	45		55		55		70/70	ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	_	Note 3	_	Note 3	-	Note 3	_	Note 3		Note 3	ns
taps	Arbitration Priority Set Up Time <sup>(4)</sup>	5	_	5	_	5		5	_	5/5	_	ns
BUSY INF	PUT TIMING (For SLAVE IDT7143)											
twB	Write to BUSY <sup>(5)</sup>	0	_	0	_	0	-	0		0/0	1	ns
twн	Write Hold After BUSY <sup>(6)</sup>	20		25	_	30		30		30/30		ns
twdd	Write Pulse to Data Delay <sup>(7)</sup>	_	50		60	_	80	_	80	_	90/90	ns
todo	Write Data Valid to Read Data Delay <sup>(7)</sup>	_	35	_	45	_	55	_	55	_	70/70	ns


#### NOTES:

- 0°C to +70°C temperature range only.
- Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF READ WITH BUSY (For Master IDT7133)" tBDD is calculated parameter and is greater of 0, twob two (actual) or tobo tow (actual).
- To ensure that the earlier of the two ports wins.
- To ensure that the write cycle is inhibited during contention.
- To ensure that a write cycle is completed after contention.
- Port-to-port delay through RAMcells from writing port to reading port, refer to "TIMING WAVEFORMOF READ WITH PORT-TO-PORT DELAY (For Slave IDT7143)"
- "x" in part number indicates power rating (SA or LA).


2746 tbl 11

2746 tbl 10

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)(1, 2, 3, 7)




## WRITE CYCLE NO. 2 (CE CONTROLLED TIMING)(1, 2, 3, 5)



#### NOTES:

- 1. R/W or CE must be high during all address transitions.
- A write occurs during the overlap (tew or twp) of a low  $\overline{\text{CE}}$  and a low  $R/\overline{W}$ .
- twn is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  going high to the end-of-write cycle.
- During this period, the I/O pins are in the output state, and input signals must not be applied. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state. 6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 7. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can
- be as short as the specified twp. 8.  $R/\overline{W}$  for either upper or lower byte.


## TIMING WAVEFORM OF READ WITH BUSY<sup>(1, 2, 3)</sup> (For MASTER IDT7133)



#### NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2. Write cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.
- 4. OE at LO for the reading port.


## TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(1, 2, 3) (For SLAVE IDT7143)



## NOTES:

- 1. Assume  $\overline{\text{BUSY}}$  input at HI for the writing port, and  $\overline{\text{OE}}$  at LO for the reading port.
- 2. Write cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.


#### TIMING WAVEFORM OF WRITE WITH BUSY(1)




6.5

2746 drw 12

## TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, CE ARBITRATION (For MASTER IDT7133)




### **CER VALID FIRST:**




# TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION<sup>(1)</sup> (For MASTER IDT7133)

### **LEFT ADDRESS VALID FIRST:**



### RIGHT ADDRESS VALID FIRST:



NOTE: 1. CEL = CER = VIL

#### **FUNCTIONAL DESCRIPTION:**

The IDT7133/43 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. The devices have an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected  $(\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is pemitted. Each port has its own Output Enable control  $(\overline{\text{OE}})$ . In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

## ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that a write operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{\text{CE}}$ , on-chip control logic arbitrates between  $\overline{\text{CE}}$  and  $\overline{\text{CE}}$ n for

access; or (2) if the  $\overline{\text{CE}}$ s are low before an address match, onchip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's  $\overline{\text{BUSY}}$  flag is set and will-reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to 32 bits or more in a Dual-Port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its  $\overline{\text{BUSYL}}$  while another activates its  $\overline{\text{BUSYL}}$  signal. Both sides are now busy and the CPUs will await indefinately for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding Dual-Port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the  $\overline{BUSY}$  input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past  $\overline{BUSY}$  to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all Dual-Port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

TABLE I - NON-CONTENTION READ/WRITE CONTROL(4)

	LEF	ORRIG	SHT PO	RT <sup>(1)</sup>		
R/WLB	R/ <b>W</b> ∪B	CE	ŌĒ	1/00-7	I/O8-15	Function
Х	X	Н	Х	Z	Z	Port Disabled and in Power Down Mode, ISB2, ISB4
Х	X	Н	Х	Z	Z	CER = CEL = H, Power Down Mode, ISB1 or ISB3
L	L	L	Х	DATAIN	DATAIN	Data on Lower Byte and Upper Byte Written into Memory <sup>(2)</sup>
L	Н	L	L	DATAIN	DATAOUT	Data on Lower Byte Written into Memory <sup>(2)</sup> , Data in Memory Output on Upper Byte <sup>(3)</sup>
Н	L	L	L	DATAout	DATAIN	Data in Memory Output on Lower Byte $^{(3)}$ , Data on Upper Byte Written into Memory $^{(2)}$
L	Н	L	Н	DATAIN	Z	Data on Lower Byte Written into Memory <sup>(2)</sup>
Н	L	L	Н	Z	DATAIN	Data on Upper Byte Written into Memory <sup>(2)</sup>
H	Н	L	L	DATAOUT	DATAOUT	Data in Memory Output on Lower Byte and Upper Byte
Н	Н	L	H	Z	Z	High Impedance Outputs

#### NOTES:

1. AOL - A10L ≠ AOR - A10R

2. If BUSY = LOW, data is not written.

3. If BUSY = LOW, data may not be valid, see twop and toop timing.

4. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance, LB = Lower Byte, UB = Upper Bytle

2746 tbl 12

6.5

2746 tbl 13

## TABLE II — ARBITRATION(1)

	,					
LEFT	PORT	RIGHT	T PORT	FL	AGS	
<u>C</u> EL	A0L - A10L	ČĒR	AOR - A1OR	BUSYL	BUSYR	Function
Н	Х	Х	Х	Н	Н	No Contention
Х	Х	Н	Х	Н	Н	No Contention
L	≠ AoR - A10R	L	≠ AoL - A1oL	Н	Н	No Contention
ADDRESS A	ARBITRATION W	TH CE LOW E	BEFORE ADDR	ESS MATCH	·	
L	LV5R	L	LV5R	Н	L	L-Port Wins
L	RV5L	L	RV5L	L	Н	R-Port Wins
L	Same	L	Same	Н	L	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
CE ARBITRA	ATION WITH ADD	RESS MATCH	BEFORE CE			
LL5R	= A0R - A10R	LL5R	= AOL - A10L	Н	L	L-Port Wins
RL5L	= A0R - A10R	RL5L	= A0L - A10L	L	Н	R-Port Wins
LW5R	= A0R - A10R	LW5R	= AoL - A1oL	Н	Ĺ	Arbitration Resolved
LW5R	= A0R - A10R	LW5R	= A0L - A10L	L	Н	Arbitration Resolved

#### NOTES:


1. H = HIGH, L = LOW, X = Don't Care

LV5R = Left Address Valid ≥ 5ns before right address RV5L = Right Address Valid ≥ 5ns before left address

Same = Left and Right Address match within 5ns of each other

LL5R = Left  $\overline{CE}$  = LOW ≥ 5ns before Right  $\overline{CE}$ RL5L = Right  $\overline{CE}$  = LOW ≥ 5ns before Left  $\overline{CE}$ LW5R = Left and Right  $\overline{CE}$  = LOW within 5ns of each other


### 32-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



#### NOTES:

1. No arbitration in IDT7143 (SLAVE). BUSY-IN inhibits write in IDT7143 (SLAVE).

## **ORDERING INFORMATION**



2746 drw 19



## CMOS DUAL-PORT RAM 32K (4K x 8-BIT)

IDT7134SA IDT7134LA

#### **FEATURES:**

· High-speed access

— Military: 35/45/55/70ns (max.)

Commercial: 25/35/45/55/70ns (max.)

· Low-power operation

IDT7134SA
 Active: 500mW (typ.)
 Standby: 5mW (typ.)

— IDT7134LA

Active: 500mW (typ.) Standby: 1mW (typ.)

· Fully asynchronous operation from either port

Battery backup operation—2V data retention

TTL-compatible; single 5V (±10%) power supply

Available in several popular hermetic and plastic packages

Military product compliant to MIL-STD-883, Class B

 Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

#### **DESCRIPTION:**

The IDT7134 is an extremely high-speed 4K x 8 Dual-Port Static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself


to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simultaneously access the same Dual-Port RAM location.

The IDT7134 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports. An automatic power down feature, controlled by  $\overline{\text{CE}}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these Dual-Port typically on only 500mW of power. Low-power (LA) versions offer battery backup data retention capability, with each porttypically consuming 200µW from a 2V battery.

The IDT7134 is packaged on either a sidebraze or plastic 48-pin DIP, 48-pin LCC, 52-pin PLCC and 48-pin Ceramic Flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


#### **FUNCTIONAL BLOCK DIAGRAM**




2720 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

#### PIN CONFIGURATIONS



2720 drw 02



2720 drw 03

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to Ground	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	65 to +135	ç
Тѕтс	Storage Temperature	55 to +125	-65 to +150	ŷ
PT <sup>(3)</sup>	Power Dissipation	1.5	1.5	W
lout	DC Output Current	50	50	mA

2720 tbl 01

#### NOTE:

- 1. Stressesgreater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V.
- 3. VTERM = 5.5V.


## **CAPACITANCE**<sup>(1)</sup> (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	рF
Соит	Output Capacitance	Vout = 0V	11	рF

2720 tbl 02

### NOTE:

1. This parameter is determined by device characterization but is not production tested.



2720 drw 04

\* Index Indicator is PIN 1 ID in package outline.

## 6

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc		
Military	–55°C to +125°C	OV	5.0V ± 10%		
Commercial	0°C to +70°C	٥V	5.0V ± 10%		

2720 tbl 03

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	V
ViH	Input High Voltage	2.2		6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTES:

- 1. VIL (min.) = -3.0V for pulse width less than 20ns.
- 2. VTERM must not exceed Vcc + 0.5V.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc = $5V \pm 10\%$ )

			IDT7134SA		IDT71		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
111	Input Leakage Current <sup>(5)</sup>	VCC = 5.5V, VIN = 0V to VCC		10		5	μА
[ILO]	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10	1	5	μА
Vol	Output Low Voltage	IOL = 6mA		0.4		0.4	v
		IOL = 8mA		0.5		0.5	٧
Vон	Output High Voltage	loн = <b>-4mA</b>	2.4	_	2.4	_	٧

2720 tbl 05

2720 tbl 04

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (Vcc = 5.0V ± 10%)

				7134)	(25 <sup>(4)</sup>	7134	1X35	7134	X45	7134	1X55	7134X70		
Symbol	Parameter	Test Conditions	Version	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
Icc	Dynamic Operating Current	CE ≤ VIL Outputs Open	MIL. S			-	300 260	_	280 240	_	270 220	_	270 220	mA
	(Both Ports Active)	f = fmax <sup>(3)</sup>	COM'L. S	_	280 240	_	260 220	1	240 200	_	240 200	_	240 200	
ISB1	Standby Current (Both Ports—TTL	CEL and CER ≥ VIH f = fMAX <sup>(3)</sup>	MIL. S	=		25 25	75 55	25 25	70 50	25 25	70 50	25 25	70 50	mA
	Level Inputs)		COM'L. S L	25 25	80 50	25 25	75 45	25 25	70 40	25 25	70 40	25 25	70 40	
ISB2	Standby Current (One Port—TTL	CEL or CER ≥ VIH Active Port Outputs	MIL. S L	_	=	-	200 170		190 160	_	180 150		180 150	mA
	Level Inputs)	Open, f = fmax <sup>(3)</sup>	COM'L. S L	_	180 150	_	170 140	_	160 130	_	160 130		160 130	
Isas	Full Standby Current (Both Ports—All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL. S L	_		1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs)	$\label{eq:Vin} \begin{split} V\text{IN} &\geq V\text{CC} - 0.2V \text{ or} \\ V\text{IN} &\leq 0.2V, \ f = 0^{(3)} \end{split}$	COM'L. S L	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	
İSB4	Full Standby Current (One Port—All	One Port CEL or CER ≥ Vcc - 0.2V	MIL. S L		1	- -	190 160	-	180 150	-	170 140	1 1	170 140	mA
	CMOS Level Inputs)	Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V	COM'L. S L	-	170 140	1 1	160 130		150 120	-	150 120		150 120	
		Active Port Outputs Open, f = fMax <sup>(3)</sup>		_										

#### NOTES

- 1. "X" in part number indicates power rating (SA or LA).
- 2. Vcc = 5V, TA = +25°C.
- 3. fMax = 1/tRc = All inputs cycling at f = 1/tRc (except Output Enable). f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby IsB3.
- 4. 0°C to +70°C temperature range.
- At Vcc≤2.0V input leakages are undefined.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(LA Version Only) VLC = 0.2V, VHC = VCC - 0.2V

Symbol	Parameter	Parameter Test Condition		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	VCC for Data Retention	Vcc = 2V		2.0	-	_	٧
ICCDR	Data Retention Current	CE VHC	MIL.		100	4000	μΑ
		VIN VHC or VLC	COM'L.	_	100	1500	
tcdR <sup>(3)</sup>	Chip Deselect to Data Retention Time		•	0	_	_	ns
tR <sup>(3)</sup>	Operation Recovery Time	1		tRC <sup>(2)</sup>			ns

NOTES:

- 1. Vcc = 2V, Ta = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed but not tested.

## LOW VCC DATA RETENTION WAVEFORM



## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2720 tbl 08




Figure 1. Output Load

DATAOUT +5V 1250Ω 775Ω 5pF \*

Figure 2. Output Load (for tLz, tHz, twz, tow)

\*Including scope and jig

2720 tbl 09


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(4)</sup>

		7134	X25 <sup>(3)</sup>	7134X35		7134X45		7134	1X55	7134	1X70	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ	CYCLE										-	
tRC	Read Cycle Time			35	_	45	<u> </u>	55	_	70		ns
taa	Address Access Time		25	_	35		45	_	55	_	70	ns
tace	Chip Enable Access Time		25	_	35	_	45	_	55	-	70	ns
taoe	Output Enable Access Time		15	-	20		25		30	_	40	ns
<b>t</b> OH	Output Hold from Address Change	0		0		0	-	0		.0	_	ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	0	_	0	_	5		5	_	5	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	<u> </u>	15	_	20		20	_	25	_	30	ns
<b>t</b> PU	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0		0	_	0	_	. 0		ns
<b>t</b> PD	Chip Disable to Power Down Time <sup>(2)</sup>	_	50	_	50	_	50	_	50		50	ns


#### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. 0°C to +70°C temperature range only.
- 4. "X" in part number indicates power rating (SA or LA).

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1, 2, 4)



## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1,3)



- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{CE} = V_{IL}$ .
- 3. Addresses valid prior to or coincident with  $\overline{CE}$  transition low.
- 4. OE = VIL.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(6)</sup>


		7134	X25 <sup>(5)</sup>	713	4X35	7134	1X45	7134	1X55	7134	X70	•
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WF	RITE CYCLE											
twc	Write Cycle Time	25	-	35		45	I	55	-	70	_	ns
tew	Chip Enable to End-of-Write	20		30	-	40		50	_	60	_	ns
taw	Address Valid to End-of-Write	20	-	30	_	40	_	50		60	_	ns
tas	Address Set-up Time	0	_	0	_	0	-	0		0	_	ns
twp	Write Pulse Width	20	_	25		40		50	_	60	_	ns
twr	Write RecoveryTime	0	_	0		0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	15		20	-	20	_	25		30	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>		15	_	20	_	20	_	25	_	30	ns
<b>t</b> DH	Data Hold Time <sup>(3)</sup>	0	_	3	_	3	_	3	_	3	_	ns
twz	Write Enabled to Output in High-Z <sup>(1, 2)</sup>	_	15	_	20		20	_	25		30	ns
tow	Output Active from End-of-Write <sup>(1, 2, 3)</sup>	3	_	3		3		3	_	3	_	ns
twdd	Write Pulse to Data Delay <sup>(4)</sup>	_	50		70	_	80	_	80		90	ns
todo	Write Data Valid to Read Data Delay <sup>(4)</sup>		35	_	55		55		65	_	70	ns

#### NOTES:

2720 tbl 10

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
- 5. 0°C to +70°C temperature range only.
- 6. "X" in part number indicates power rating (SA or LA).

## TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(1)




#### NOTE:


1. Write cycle parameters should be adhered to, in order to ensure proper writing.

## 6

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1, 2, 3, 4, 6, 7)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING(1, 2, 3, 5)



- 1. Either  $R/\overline{W}$  or  $\overline{CE}$  must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low  $\overline{CE}$  and a R/ $\overline{W}$ .
- 3. twn is measured from the earlier of  $\overline{\text{CE}}$  or  $R/\overline{W}$  going high to the end-of-write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
   Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 7. If  $\overline{OE}$  is low during a  $\overline{PVW}$  controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If  $\overline{OE}$  is high during an  $\overline{PVW}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.

## **FUNCTIONAL DESCRIPTION**

The IDT7134 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected  $(\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control  $(\overline{\text{OE}})$ . In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in the table below.

## TABLE I - READ/WRITE CONTROL

Le	ft or F	light F	Port <sup>(1)</sup>	
R/₩	CE	ŌĒ	D0-7	Function
Х	Н	Х	Z	Port Disabled and in Power Down Mode, IsB2 or IsB4
Х	Н	Х	Z	CER = CEL = H, Power Down Mode, ISB1 or ISB3
L	L	Х	DATAIN	Data on port written into memory
Н	L	L	DATAOUT	Data in memory output on port
X	Х	Н	Z	High impedance outputs

2720 tbl 11


#### NOTE:

H = HIGH, L = LOW, X = Don't Care, Z = High Impedance

<sup>1.</sup> AOL - A11L ≠ AOR - A11R

## 6

## ORDERING INFORMATION



2720 drw 12



## CMOS DUAL-PORT RAM 32K (4K x 8-BIT) WITH SEMAPHORE

IDT71342SA IDT71342LA

#### **FEATURES:**

- High-speed access
  - Commercial: 25/35/45/55/70ns (max.)
- Low-power operation
- IDT71342SA
  - Active: 500mW (typ.) Standby: 5mW (typ.)
- IDT71342LA
  - Active: 500mW (typ.)
- Standby: 1mW (typ.)
   Fully asynchronous operation from either port
- Full on-chip hardware support of semaphore signalling
- between portsBattery backup operation—2V data retention
- TTL-compatible; single 5V (±10%) power supply
- Available in plastic packages


#### **DESCRIPTION:**

The IDT71342 is an extremely high-speed 4K x 8 Dual-Port Static RAM with full on-chip hardware support of semaphore signalling between the two ports.

The IDT71342 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. To assist in arbitrating between ports, a fully independent semaphore logic block is provided. This block contains unassigned flags which can be accessed by either side; however, only one side can control the flag at any time. An automatic power down feature, controlled by CE and SEM, permits the on-chip circuitry of each port to enter a very low standby power mode (both CE and SEM high).


Fabricated using IDT's CMOS high-performance technology, this device typically operates on only 500mW of power. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 200µW from a 2V battery. The device is packaged in either a 64-pin TQFP, thin quad plastic flatpack, or a 52-pin PLCC.


#### **FUNCTIONAL BLOCK DIAGRAM**



2721 drw 01

### PIN CONFIGURATIONS





## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to Ground	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
PT <sup>(3)</sup>	Power Dissipation	1.5	1.5	W
lout	DC Output Current	50	50	mΑ

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended

periods may affect reliability. VTERM must not exceed Vcc + 0.5V.

VTERM = 5.5V.

## **CAPACITANCE**<sup>(1)</sup> (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit	
Cin	Input Capacitance	VIN = 0V	11	pF	
Соит	Output Capacitance	Vout = 0V	11	pF	

2721 tbl 01

1. This parameter is determined by device characterization but is not production tested.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥V	5.0V ± 10%

2721 tbl 03

2721 tbl 02

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	٧
ViH	Input High Voltage	2.2		6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧
					2721 tbl 0

- 1. VIL (min.) = -3.0V for pulse width less than 20ns.
- 2. VTERM must not exceed Vcc + 0.5V.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc = 5V ± 10%)

			IDT71	342SA	IDT71		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
[lul	Input Leakage Current <sup>(4)</sup>	VCC = 5.5V, VIN = 0V to VCC	_	10		5	μА
[lLO]	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10		5	μА
Vol	Output Low Voltage	IOL = 6mA		0.4		0.4	V
		IOL = 8mA	_	0.5	_	0.5	٧
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4		٧

2721 tbl 05

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (Vcc = $5.0V \pm 10\%$ )

				71342	2X25	7134	2X35	7134	2X45	71342	2X55	7134	2X70	
Symbol	Parameter	Test Conditions	Version	Typ. <sup>(2)</sup>	Max.	Unit								
lcc	Dynamic Operating Current (Both Ports Active)	CE ≤ VIL Outputs Open SEM = Don't Care f = fMAX <sup>(3)</sup>	COM'L. S L		<b>280</b> 240	-	<b>260</b> 220	_	<b>240</b> 200	1 1	<b>240</b> 200	_	<b>240</b> 200	mA
lcc1	Dynamic Operating Current (Semaphores Both Sides)	CE ≥ VH Outputs Open SEM ≤ VL f = fMax <sup>(3)</sup>	COM'L. S L	_	200 170		185 155	-	170 140	1	170 140	=	170 140	mA
ISB1	Standby Current (Both Ports—TTL Level Inputs)	CEL and CER ‡ VIH SEML = SEMR ≥ VIH f = fMAX <sup>(3)</sup>	COM'L. S L	25 25	80 50	25 25	75 45	25 25	70 40	25 25	70 40	25 25	70 40	mA
ISB2	Standby Current (One Port—TTL Level Inputs)	CEL or CER ≥ VIH Active Port Outputs Open, f = fMAX <sup>(3)</sup> SEML =SEMR ≥ VIH	COM'L. S L	-	180 150	_	170 140	-	160 130	1-1	160 130	_	160 130	mA
ISB3	(Both Ports—All	Both Ports CEL and CEn ≥ Vcc - 0.2V  Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V  SEML = SEMn ≥ Vcc - 0.2V, f = 0 <sup>(3)</sup>	COM'L. S L	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	mA
ISB4	Full Standby Current (One Port—All CMOS Level Inputs)	One Port CEL or CER ≥ Vcc - 0.2V	COML. S L	_	170 140		150 130	-	150 120		150 120	_	150 120	mA

#### NOTES:

- 1. "X" in part number indicates power rating (SA or LA).
- 2. Vcc = 5V, TA = +25°C.
- 3. fMax = 1/tRc = All inputs cycling at f = 1/tRc (except Output Enable). f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby IsB3.

6.7

4. At Vcc≤2.0V input leakages are undefined.

## 6

## **DATA RETENTION CHARACTERISTICS**

(LA Version Only) VLc = 0.2V, VHC = Vcc - 0.2V


Symbol	Parameter	Test Condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	VCC for Data Retention	<del>-</del> .	2.0	_		٧
ICCDR	Data Retention Current	Vcc = 2V, CE VHC COM'L. SEM > VHC		100	1500	μА
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	VIN VHC or VLC	0	_	_	ns
tR <sup>(3)</sup>	Operation Recovery Time		tRC <sup>(2)</sup>		_	ns

#### 2721 tbl 07

#### NOTES:

- 1. Vcc = 2V, TA = +25°C.
- 2. trc = Read Cycle Time.
- 3. This parameter is guaranteed but not tested.

## **DATA RETENTION WAVEFORM**



## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2721 tbl 08




Figure 1. Output Load




Figure 2. Output Load (for tLz, tHz, twz, tow)

\*Including scope and jig


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(5)</sup>

		7134	2X25	7134	12X35	7134	2X45	7134	2X55	7134	2X70	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ	CYCLE											
trc	Read Cycle Time	25		35		45	-	55		70	1.	ns
taa	Address Access Time		25		35		45	ı	55		70	ns
tACE	Chip Enable Access Time <sup>(3)</sup>	_	25		35	_	45	1	55	_	70	ns
taoe	Output Enable Access Time	-	15	_	20	_	25	1	30	_	40	ns
tон	Output Hold from Address Change	0		0		0	-	0	_	0	_	ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	0	_	0	_	5	_	5		5	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	15	_	20	_	20		25	_	30	ns
tpu	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0		0	_	0		0	_	ns
<b>t</b> PD	Chip Disable to Power Down Time <sup>(2)</sup>	1	50	_	50		50	_	50	_	50	ns
tsop	SEM Flag Update Pulse (OE or SEM)	10	_	15		15	_	20		20	_	ns
twoD	Write Pulse to Data Delay <sup>(4)</sup>	_	50	_	70	_	80	T =	80	<u> </u>	90	ns
tDDD	Write Data Valid to Read Data Delay <sup>(4)</sup>	_	35	_	55	_	55	_	65	_	70	ns
tsaa	Semaphore Address Access Time	-	30	<u> </u>	35	_	45	_	55 .		70	ns
NOTES:												2721 tbl 09


#### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CE} = V_{IH}$ ,  $\overline{SEM} = V_{IL}$ .
- 4. Port to Port delay through RAM cells from writing port to a reading port.
- 5. "X" in part number indicates power rating (SA or LA).

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1, 2, 4, 5)




## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1, 3)



- 1. R/W is high for Read Cycles.
- 2. taa for RAM Address Access and tsaa for Semaphore Address Access.
- 3. Addresses valid prior to or coincident with CE transition low.
- 4.  $\overline{OE} = VIL.$
- 5. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CE} = V_{IH}$ ,  $\overline{SEM} = V_{IL}$ .

## TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(1,2)



#### NOTES:


- 1. Write cycle parameters should be adhered to, in order to ensure proper writing.
- 2. Device is continuously enabled for both ports.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(6)</sup>


		7134	2X25	7134	2X35	7134	2X45	7134	2X55	7134	2X70	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WF	RITE CYCLE											
twc	Write Cycle Time	25		35	_	45		55		70	_	ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	20		30		40	_	50		60		ns
taw	Address Valid to End-of-Write	20	_	30	_	40	_	50		60	-	ns
tas	Address Set-up Time	0	_	0	_	0		0	_	0	_	ns
twp	Write Pulse Width	20	_	25	_	40		50	_	60	_	ns
twn	Write Recovery Time	0	_	0	_	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	15	-	20		20	_	25	_	30	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>		15		20	_	20		25	_	30	ns
tDH	Data Hold Time <sup>(4)</sup>	0		3	_	3	-	3		3		ns
twz	Write Enabled to Output in High-Z <sup>(1, 2)</sup>	_	15		20	_	20		25		30	ns
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	3	_	3		3	_	3	_	3	_	ns
tswr	SEM Flag Write to Read Time	10		10	_	10		10	_	10		ns
tsps	SEM Flag Contention Window	10	_	10		10		10		10		ns
												2721 tbl 10

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. To access RAM,  $\overrightarrow{CE} = VIL$ ,  $\overrightarrow{SEM} = VIH$ . To access semaphore,  $\overrightarrow{CE} = VIH$ ,  $\overrightarrow{SEM} = VIL$ . This condition must be valid for the entire tew time.
- 4. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 5. "X" in part number indicates power rating (SA or LA).

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1, 2, 3, 7)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING(1, 2, 3, 5)



- 1. Either R/W or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low  $\overline{\text{CE}}$  or  $\overline{\text{SEM}}$  and a low  $\overline{\text{R/W}}$ .
- 3. two is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  (or  $\overline{SEM}$  or  $R/\overline{W}$ ) going high to the end-of-write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 7. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.
- 8. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CE} = V_{IH}$ ,  $\overline{SEM} = V_{IL}$ . Either condition must be valid for the entire tew time.

## 6


## TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



#### NOTE:

1. CE = V<sub>IH</sub> for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE CONTENTION(1, 3, 4)



- 1. DoR = DoL = ViH, CER = CEL = ViH, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. Either side "A" = left and side "B" = right, or side "A" = right and side "B" = left.
- 3. This parameter is measured from the point where R/WA or SEMA goes high until R/WB or SEMB goes high.
- 4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

#### **FUNCTIONAL DESCRIPTION**

The IDT71342 is an extremely fast Dual-Port 4K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAMs and can be read from or written to at the same time, with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Table 1 where  $\overline{CE}$  and SEM are both high.

Systems which can best use the IDT71342 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT71342's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT71342 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by

reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor had set the latch first, has the token and is using the shared resource: The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT71342 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the  $\overline{SEM}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{OE}$ , and  $\overline{R/W}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through the address pins Ao–Az. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other (see Table II). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\text{SEM}}$ ) and output enable ( $\overline{\text{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{\text{SEM}}$  or  $\overline{\text{OE}}$ ) to go inactive or the output will never change.

A sequence of WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as a one, a fact which the processor will verify by the subsequent read (see Table II). As an example, assume a

6

processor writes a zero in the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource inquestion. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during a subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 3. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first

TABLE I — NON-CONTENTION READ/WRITE CONTROL

Let	ft or Right	Port <sup>(1)</sup>			
R/ <b>W</b>	CE	SEM	ŌĒ	D0-7	Function
Х	Н	Н	Х	Z	Port Disabled and in Power Down Mode
Н	Н	L	L	DATAOUT	Data in Semaphore Flag Output on Port
Х	Х	X	Н	Z	Output Disabled
ſ	Н	L	Х	DATAIN	Port Data Bit D0 Written Into Semaphore Flag
Н	L	Н	L	DATAOUT	Data in Memory Output on Port
L	L	Н	Х	DATAIN	Data on Port Written Into Memory
Х	L	L	Х	_	Not Allowed
					27211

#### NOTE:

1.  $AOL = A10L \neq A0R - A10R$ 

H = HIGH, L = LOW, X = Don't Care, Z = High Impedance

\[
\int = \text{Low-to-High transition.}
\]

#### TABLE II — EXAMPLE SEMAPHORE PROCUREMENT SEQUENCE<sup>(1)</sup>

Function	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left side has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

6.7

10

<sup>1.</sup> This table denotes a sequence of events for only one of the eight semaphores on the IDT71342.

side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen. Code integrity is of the utmost importance when semaphores are used instead of slower, more restrictive hardware intensive schemes.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## **USING SEMAPHORES—Some examples**

Perhaps the simplest application of semaphores is their application as resource markers for the IDT71342's Dual-Port RAM. Say the 4K  $\times$  8 RAM was to be divided into two 2K  $\times$  8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of the memory.

To take a resource, in this example the lower 2K of Dual-Port RAM, the processor on the left port could write and then read a zero into Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile, the right processor would attempt to perform the same function. Since this processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 2K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write

a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 2K blocks of Dual-Port RAM with each other

The blocks do not have to by any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices had determined which memory area was "off limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 3. IDT71342 Semaphore Logic

6.7

## **ORDERING INFORMATION**





## HIGH-SPEED 36K (4K x 9-BIT) DUAL-PORT RAM

**IDT7014S** 

#### **FEATURES:**

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
  - Military: 20/25/35ns (max.)
  - Commercial: 12/15/20/25ns (max.)
- · Low-power operation
  - IDT7014S

Active: 900mW (tvp.)

- IDT'S BiCMOS process
- · Fully asynchronous operation from either port
- TTL-compatible; single 5V (±10%) power supply
- Available in 52-pin PLCC, 68-pin LCC, and a 64-pin TQFP
- Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT7014 is an extremely high-speed 4K x 9 Dual-Port Static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself

to high-speed applications which do not rely on BUSY signals to manage simultaneous access.


The IDT7014 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. See functional description.

The IDT7014 utilitizes a 9-bit wide data path to allow for parity at the user's option. This feature is especially useful in data communication applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's BiCMOS high-performance technology, these Dual-Ports typically operate on only 900mW of power at maximum access times as fast as 12ns.


The IDT7014 is packaged in a 52-pin PLCC and 68-pin fine pitch LCC, and a 64-pin thin plastic quad flatpack, (TQFP). Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc

#### PIN CONFIGURATION



PLCC Top View 2528 drw 02

#### NOTES:

- 1. All Vcc pins must be connected to power supply.
- 2. All ground pins must be connected to ground supply.


## ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
VTERM <sup>(3)</sup>	Terminal Voltage	-0.5 to Vcc	-0.5 to Vcc	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA
NOTES:			25	28 tbl 01


- Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Inputs and Vcc terminals only.
- 3. I/O terminals only.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	vcc		
Military	-55°C to +125°C	OV	5.0V ± 10%		
Commercial	0°C to +70°C	ΟV	5.0V ± 10%		
			2528 tbl 0		



LCC Top View



TQFP Top View 2528 drw 04

## RECOMMENDED DC OPERATING CONDTIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2		6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	V
NOTE:				2	528 tbl 03

1. VIL = -3.0V for pulse width less than 20ns.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 10\%$ )

			IDT	IDT7014S			
Symbol	Parameter	Test Condition	Min.	Max.	Unit		
lu	Input Leakage Current	VCC = 5.5V, VIN = 0V to VCC	<del>                                     </del>	10	μА		
lto	Output Leakage Current	VOUT = 0V to VCC	_	10	μА		
Vol	Output Low Voltage	IOL = 4mA		0.4	V		
Vон	Output High Voltage	IOH = -4mA	2.4	T	V		

2528 tbl 04

2528 tbl 05

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5V ± 10%)

		Test		IDT7014S12 <sup>(1)</sup>		IDT7014S15 <sup>(1)</sup>		IDT7014S20		IDT7014S25		IDT7014S35 <sup>(2)</sup>		
Symbol	Parameter	Condition	Version	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic Operating	Outputs Open f = fMAX <sup>(3)</sup>	Mil.	_	_	_	260	_	260	_	255	_	250	mA
	Current (Both Ports Active)		Com'l.	-	250	_	250	_	245	_	240	_	_	

#### NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. At f = fMAX, address inputs are cycling at the maximum read cycle of 1/tRC using the "AC Test Conditions" input levels of GND to 3V.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2, and 3

2528 tbl 06


# DATAOUT $Z_0 = 50\Omega$ $50\Omega$

Figure 1. Output load.

2528 drw 05

## **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Соит	Output Capacitance	Vout = 0V	11	pF



\* Including scope and jig.

Figure 2. Output Load (for tHZ, tWZ, and tOW)




Figure 3. Lumped Capacitive Load, Typical Derating.

2528 tbl 08


## AC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

		7014Sx12 <sup>(3)</sup>		7014Sx15 <sup>(3)</sup>		7014Sx20		7014Sx25		7014Sx35 <sup>(4)</sup>		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE											
trc	Read Cycle Time	12	-	15	_	20	-	25	_	35	_	ns
taa	Address Access Time	_	12		15	[ <del>-</del>	20	_	25	_	35	ns
taoe	Output Enable Access Time	T	8	_	8		10	_	12	_	20	ns
tон	Output Hold from Address Change	3	_	3	_	3	_	3	_	3	_	ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	0	_	0		0		0	_	3		ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	T -	7		7	[	9	_	11		15	ns


#### NOTES:

- 1. Transition is measured ±500mV from low or high-impedance voltage with load (Figure 2).
- 2. This parameter is guaranteed but not tested.
- 3. 0°C to +70°C temperature range only.
- 4. -55°C to +125°C temperature range only.

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1,2)



## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1, 3)



- 1. R/W is HIGH for Read Cycles.
- 2. OE = VIL.
- 3. Addresses valid prior to OE transition LOW.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE


		7014	S12 <sup>(5)</sup>	7014	S15 <sup>(5)</sup>	701	4S2 <u>0</u>	701	4S25	7014	S35 <sup>(6)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE	CYCLE											
twc	Write Cycle Time	12		15		20		25		35		ns
taw	Address Valid to End-of-Write	10	_	14	1	15	ı	20	1	30		ns
tas	Address Set-up Time	0	-	0		0		0	1	0		ns
twp	Write Pulse Width	10	_	12		15		20	_	30		ns
twn	Write Recovery Time	1		1		2	_	2	_	2	_	ns
tow	Data Valid to End-of-Write	8	_	10		12	_	15		25	] —	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	7		7		9		11		15	ns
tDH	Data Hold Time <sup>(3)</sup>	0	_	0		0	_	0		0	-	ns
twz	Write Enabled to Output in High-Z <sup>(1, 2)</sup>		7	_	7	_	9	_	11		15	ns
tow	Output Active from End-of-Write <sup>(1, 2, 3)</sup>			0	_	0	_	0	_	0		ns
twdd	Write Pulse to Data Delay <sup>(4)</sup>		25	_	30		40		45	_	55	ns
todo	Write Data Valid to Read Data Delay <sup>(4)</sup>		22		25	_	30		35	_	45	ns

#### NOTES:


2528 tbl 09

- 1. Transition is measured ±500mV from low or high-impedance voltage with load (Figure 2).
- 2. This parameter is guaranteed but not tested.
- 3. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although toH and tow values will vary over voltage and temperature, the actual toH will always be smaller than the actual tow.
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
- 5. 0°C to +70°C temperature range only.
- 6. -55°C to +125°C temperature range only.

## TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY



## TIMING WAVEFORM OF WRITE CYCLE<sup>(1, 2, 3, 4, 5)</sup>



#### NOTES:

- 1. Either R/W or CE must be HIGH during all address transitions.
- 2. twn is measured from R/W going HIGH to the end of write cycle.
- During this period, the I/O pins are in the output state, and input signals must not be applied.
   Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 5. If  $\overline{OE}$  is LOW during a R/ $\overline{W}$  controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during an R/ $\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.

#### **FUNCTIONAL DESCRIPTION**

The IDT7014 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. It lacks the chip enable feature of CMOS Dual Ports, thus it operates in active mode as soon as power is applied. Each port has its own Output Enable control  $\overline{(\text{OE})}$ . In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. The user application should avoid simultaneous write operations to the same memory location. There is no on-chip arbitration circuitry to resolve write priority and partial data from both ports may be written. READ/WRITE conditions are illustrated in table 1.


## TABLE I - READ/WRITE CONTROL

Lef	or Rig	ht Port <sup>(1)</sup>	
R/₩	ŌĒ	D0-8	Function
L	Х	X DATAIN Data on port written into	
Н	L	DATAout	Data in memory output on port
Χ	Н	Z	High-impedance outputs

NOTE: 1. AoL - A11L ≠ AOR - A11R

H = HIGH, L = LOW, X = Don't Care, Z = High Impedance

## ORDERING INFORMATION



2528 drw 12



## HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM

IDT7005S/L


## **FEATURES:**

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
  - Military: 35/45/55/70ns (max.)
  - Commercial:25/35/45/55ns (max.)
- · Low-power operation
  - IDT7005S
    - Active: 750mW (typ.)
    - Standby: 5mW (typ.)
  - IDT7005L
    - Active: 750mW (typ.)
    - Standby: 1mW (typ.)
- IDT7005 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master
   M/S = L for BUSY input on Slave

- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- · Battery backup operation—2V data retention
- TTL-compatible, single 5V (±10%) power supply
- Available in 68-pin PGA, quad flatpack, and PLCC, a 68pin fine pitch LCC, and a 64-pin TQFP
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

### **DESCRIPTION:**

The IDT7005 is a high-speed 8K x 8 Dual-Port Static RAM. The IDT7005 is designed to be used as a stand-alone 64K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-



**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**NOVEMBER 1993** 

Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by  $\overline{\text{CE}}$  permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technol-

ogy, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of  $500\mu$ W from a 2V battery.

The IDT7005 is packaged in a ceramic 68-pin PGA, an 68-pin quad flatpack, a fine pitch LCC, a PLCC and a 64-pin thin plastic quad flatpack, (TQFP). Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

#### PIN CONFIGURATIONS



11		51 A5L	50 <b>A</b> 4L	48 A2L	46 AoL	44 BUSYL	42 M/S	40 INTR	38 A1R	36 A3R	
10	53 A7L	52 A6L	49 A3L	47 A1L	45 INTL	43 GND	41 BUSYF	39 Aor	37 A2R	35 A4R	34 A5R
09	55 A9L	54 A8L		L	I	L	<u> </u>	L	L	32 A7R	33 A6R
08	57 A11L	56 A10L				30 A9R	31 A8R				
07	59 Vcc	58 A12L				28 A11R	29 A10R				
06	61 N/C	60 N/C				26 GND	27 A12R				
05	63 SEM L	62 CEL								24 N/C	25 N/C
04	65 OEL	64 R⁄WL								22 SEMR	23 CER
03	67 I/OoL	66 N/C	1							20 OER	21 R/ <b>W</b> R
02	68 I/O1L	1 I/O2L	3 I/O4L	5 GND	7 I/O7L	9 GND	11 I/O1R	13 Vcc	15 I/O4R	18 I/O7R	19 N/C
01	<b>*</b>	2 I/O3L	4 I/O5L	6 I/O6L	8 Vcc	10 I/OoR	12 I/O2R	14 I/O3R	16 I/O5R	17 I/O6R	
INDEX	Α	В	С	D	E	F	G	Н	J	К	L

2738 drw 04

## PIN NAMES

I III NAMES		
Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
ŌĒL	<b>ŌĒ</b> R	Output Enable
A0L - A12L	A0R - A12R	Address
I/OoL — I/O7L	I/O0R - I/O7R	Data Input/Output
SEML	SEMR	Semaphore Enable
ĪNTL	ĪNĪR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
, N	N/S	Master or Slave Select
V	'cc	Power
G	ND	Ground

- NOTES:
- All Vcc pins must be connected to power supply.
   All GND pins must be connected to ground supply.

## TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

	Inp	uts <sup>(1)</sup>		Outputs				
CE	R/₩	Œ	SEM	I/O0-7	Mode			
Н	Х	Х	Н	High-Z	Deselected: Power Down			
L	L	Х	Н	DATAIN	Write to Memory			
L	Н	L	Н	DATAout	Read Memory			
Х	X	Н	Х	High-Z	Outputs Disabled			

NOTE:

1. AoL - A12L ≠ AOR - A12R

2738 tbl 01

## TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	lnp	uts		Outputs				
CE	R/₩	ŌĒ	SEM	I/O0-7	Mode			
Н	Н	L	L	DATAout	Read Data in Semaphore Flag			
Н	5	Х	L	DATAIN	Write DIN0 into Semaphore Flag			
L	Х	Х	L		Not Allowed			

2738 tbl 02

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
Та	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ç
lout	DC Output Current	50	50	mA

## NOTES:

2738 tbl 03

2. VTERM must not exceed Vcc + 0.5V.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	ov	5.0V ± 10%
Commercial	0°C to +70°C	OV	5.0V ± 10%

2738 tbl 04

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	ter Min.		Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
Vıн	Input High Voltage	2.2		6.0 <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	V

#### NOTES:

V<sub>IL</sub>≥ -3.0V for pulse width less than 20ns.

2. VTERM must not exceed Vcc + 0.5V.

## 2738 tbl 05

## **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	рF
Соит	Output Capacitance	Vout = 0V	11	pF

#### NOTE:

2738 tbl 06

 This parameter is determined by device characterization but is not production tested.

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)**

			IDT7	005S	IDT7	]	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
[11]	Input Leakage Current <sup>(5)</sup>	Vcc = 5.5V, Vin = 0V to Vcc	_	10	_	5	μА
ILO	Output Leakage Current	CE = VIH, VOUT = 0V to Vcc		10		5	μА
Vol	Output Low Voltage	IOL = 4mA	_	0.4		0.4	٧
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	·	V

2738 tbi 07

## DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (Vcc = 5.0V ± 10%)**

	Test			COM'L	ONLY			
Parameter	Condition	Version		Typ. <sup>(2)</sup>	Max.	Тур. <sup>(2)</sup>	Max.	Uni
Dynamic Operating Current	CE ≤ ViL, Outputs Open SEM ≥ VIH	MIL.	S L			160 160	400 340	mΑ
(Both Ports Active)	I = IMAX'-'	COM L.	L	170	310	160	290	
Standby Current (Both Ports — TTL	CER = CEL≥ VIH SEMR = SEML≥ VIH	MIL.	s L	_	_	20 20	85 65	mΑ
Level Inputs)	$f = fMAX^{(3)}$	COM'L.	COM'L. S 25 70 20 70 L 25 50 20 50					
Standby Current	CEL or CER≥ VIH	MIL.	S	_	_	95	290	mΑ
(One Port — TTL	Active Port Outputs Open		L		_	95	250	<u> </u>
Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S	105	250	95	240	]
	SEMR = SEML≥ VIH		L	105	220	95	210	<u>L_</u>
Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L	_	_	1.0 0.2	30 10	mΑ
CMOS Level Inputs)	VIN $\geq$ VCC - 0.2V or VIN $\leq$ 0.2V, f = 0 <sup>(4)</sup> $\overline{SEMR} = \overline{SEML} \geq$ VCC - 0.2V	COM'L.	S L	1.0 0.2	15 5	1.0 30 m/		
Full Standby Current (One Port — All	One Port CEL or CER ≥ Vcc - 0.2V	MIL.	S		_	90 90	216 215	mA
CIVIOS Level Inputs)	Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V	COM'L.	s	100	230	90	220	ł
	Active Port Outputs Open f = fMaX <sup>(3)</sup>		Ĺ	100	190	90	180	
	Dynamic Operating Current (Both Ports Active)  Standby Current (Both Ports — TTL Level Inputs)  Standby Current (One Port — TTL Level Inputs)  Full Standby Current (Both Ports — All CMOS Level Inputs)	Parameter       Condition         Dynamic Operating Current (Both Ports Active) $\overline{CE} \le VIL$ , Outputs Open $\overline{SEM} \ge VIH$ $f = fMAX^{(3)}$ Standby Current (Both Ports — TTL Level Inputs) $\overline{CER} = \overline{CEL} \ge VIH$ $\overline{SEMR} = \overline{SEML} \ge VIH$ $f = fMAX^{(3)}$ Standby Current (One Port — TTL Level Inputs) $\overline{CEL}$ or $\overline{CER} \ge VIH$ Active Port Outputs Open $f = fMAX^{(3)}$ $\overline{SEMR} = \overline{SEML} \ge VIH$ Full Standby Current (Both Ports — All CER ≥ Vcc - 0.2V or VIN ≥ Vcc - 0.2V or VIN ≥ Vcc - 0.2V or VIN ≥ Vcc - 0.2V or VIN ≤ 0.2V, $f = 0^{(4)}$ $\overline{SEMR} = \overline{SEML} \ge Vcc - 0.2V$ Full Standby Current (One Port — All CMOS Level Inputs)       One Port $\overline{CEL}$ or $\overline{CER} \ge Vcc - 0.2V$ $\overline{VIN} \ge Vcc - 0.2V$ $\overline{VIN} \ge Vcc - 0.2V$ $\overline{VIN} \ge Vcc - 0.2V$ or $\overline{VIN} \le 0.2V$ Active Port Outputs Open	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Parameter   Condition   Version   Typ. (2)   Max.   Typ. (2)   Typ. (2)   Max.   Typ. (2)	Parameter   Condition   Version   Comult   Typ. (2)   Max.   Max.   Typ. (2)   Typ. (2)   Typ.

- 1. X in part numbers indicates power rating (S or L)
- 2. Vcc = 5V, TA = +25°C.
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. At Vcc≤2.0V input leakages are undefined.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1)(Continued) (Vcc = 5.0V ± 10%)

		Test				5X45		X55	7005 MIL (	ONLY	
Symbol	Parameter	Condition	Versio	n	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
Icc	Dynamic Operating Current	CE VIL, Outputs Open SEM VIH	MIL.	S L	155 155	400 340	150 150	395 335	140 140	390 330	mA
	(Both Ports Active)	f = fmax <sup>(3)</sup>	COM'L.	S L	155 155	340 290	150 150	335 285	_		
ISB1	Standby Current (Both Ports — TTL	CEL = CER VIH SEMR = SEML VIH	MIL.	s L	16 16	85 65	13 13	85 65	10 10	85 65	mA i
	Level Inputs)	f = fmax <sup>(3)</sup>	COM'L.	S L	16 16	70 50	13 13	70 50	_		
ISB2	Standby Current	CER or CEL VIH	MIL.	S	90	290	85	290	80	290	mΑ
l	(One Port TTL	Active Port Outputs Open	<u> </u>	L	90	250	85	250	80	250	\
	Level Inputs)	f = fMAX <sup>(3)</sup>	COM'L.	s	90	240	85	240	-		1.
L		SEMR = SEML VIH	l _	L	90	210	85	210			_
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER Vcc - 0.2V	MIL.	S L	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs)	VIN VCC - 0.2V or VIN 0.2V, f = 0 <sup>(4)</sup> SEMR = SEML VCC - 0.2V	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5		_	
ISB4	Full Standby Current (One Port — All	One Port CEL or CER Vcc - 0.2V	MIL.	s	85	260	80	260	75	260	mA
}	CMOS Level Inputs)	SEMR = SEML Vcc - 0.2V		L.	85	215	80	215	75	215	j i
		Vin Vcc - 0,2V or Vin 0,2V	COM'L.	S	85	220	80	220	_		
		Active Port Outputs Open, $f = f_{MAX}^{(3)}$		L	85	180	80	180	_		

#### NOTES:

4. f = 0 means no address or control lines change.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)


(VLC = 0.2V, VHC = VCC - 0.2V)

Symbol	Parameter	Test Condition		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V		2.0			٧
ICCDR	Data Retention Current	CE VHC	MIL.	_	100	4000	μΑ
		VIN VHC or VLC	COM'L.	_	100	1500	
tcdR <sup>(3)</sup>	Chip Deselect to Data Retention Time	SEM VHC		0			ns
tR <sup>(3)</sup>	Operation Recovery Time	]		tRC <sup>(2)</sup>			ns

#### NOTES:

Ta = +25°C, Vcc = 2V
 tac = Read Cycle Time
 This parameter is guaranteed but not tested.

## **DATA RETENTION WAVEFORM**



6.09

2738 tbl 09

X in part numbers indicates power rating (S or L)
Vcc = 5V, Ta = +25°C.
At f = fwx, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.

## **AC TEST CONDITIONS**

/.c c . c	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2738 tol 10




Figure 1. Output Load (5pF for tLz, tHz, twz, tow) \* Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>


			005X25 L ONLY	IDT700		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CY	CLE			Max.         Min.         Max.           —         35         —           25         —         35           25         —         35           13         —         20           —         3         —           —         3         —           15         —         15           —         0         —		
tRC	Read Cycle Time	25	_	35	_	ns
taa	Address Access Time		25	_	35	ns
tACE	Chip Enable Access Time <sup>(3)</sup>		25	_	35	ns
taoe	Output Enable Access Time		.13		20	ns
tон	Output Hold from Address Change	3		3		ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3	_	3	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>		15		15	ns
<b>t</b> PU	Chip Enable to Power Up Time <sup>(2)</sup>	0		0	<u> </u>	ns
<b>t</b> PD	Chip Disable to Power Down Time <sup>(2)</sup>	_	50		50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	12		15		ns
tsaa	Semaphore Address Access Time	_	30	_	40	ns

			IDT7005X45		IDT7005X55		IDT7005X70 MIL ONLY	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
tRC	Read Cycle Time	45	_	55	-	70	_	ns
tAA	Address Access Time		45		55	_	70	ns
tACE	Chip Enable Access Time <sup>(3)</sup>		45	T —	55	I —	70	ns
tAOE	Output Enable Access Time	_	25	I —	30	<u> </u>	35	ns
ton	Output Hold from Address Change	3	_	3	—	3	_	ns
<b>t</b> LZ	Output Low-Z Time <sup>(1, 2)</sup>	3	_	3		3	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>		20	l —	25	_	30	ns
<b>t</b> PU	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0		0	_	ns
<b>t</b> PD	Chip Disable to Power Down Time <sup>(2)</sup>		50	i —	50		50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15		15	_	ns
tsaa	Semaphore Address Access Time		50		60		75	ns

#### NOTES:

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is <u>quaranteed</u> but not tested.
3. To access RAM, C6 = L, SEM = H.
4. X in part numbers indicates power rating (S or L).


### WAVEFORM OF READ CYCLES(5)



#### NOTES:

- 1. Timing depends on which signal is asserted last, OE or CE.
- 2. Timing depends on which signal is de-asserted first  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ .
- 3. tabb delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tAGE, tAGE, tAA OF TEDD.
- 5. SEM = H.

### **TIMING OF POWER-UP POWER-DOWN**



### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (5)

	·		7005X25 I'L ONLY	IDT70	05X35	
Symbol	Parameter	Min.	Max	Min.	Max.	Unit
WRITE C	YCLE					
twc	Write Cycle Time	25		35	_	ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	20	_	30		ns
taw	Address Valid to End-of-Write	20		30	_	ns
tas	Address Set-up Time <sup>(3)</sup>	0	_	0		ns
twp	Write Pulse Width	20	_	30		ns
twn	Write Recovery Time	0		0		ns
tDW	Data Valid to End-of-Write	15	_	25		ns5
tHZ	Output High-Z Time <sup>(1, 2)</sup>		15		15	ns
tDH	Data Hold Time <sup>(4)</sup>	0	_	0		ns
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>		15	_	15	ns
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	10		10	_	ns
tsps	SEM Flag Contention Window	10	_	10	_	ns

		IDT70	05X45	IDT70	05X55	IDT7005X70 MIL. ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE							
twc	Write Cycle Time	45	_	55	<u> </u>	70		ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	40	_	45	_	50		ns
taw	Address Valid to End-of-Write	40	<del>-</del>	45		50		ns
tas	Address Set-up Time <sup>(3)</sup>	. 0	<b>—</b>	0	I —	0	-	ns
twp	Write Pulse Width	35	_	40	<u> </u>	50		ns
twn	Write Recovery Time	0	_	0	_	0		ns
tow	Data Valid to End-of-Write	25	T	30	] -	40	I -	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>		20	Ī	25		30	ns
tDH	Data Hold Time <sup>(4)</sup>	0	_	0	_	0	_	ns
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>		20		25		30	ns
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	_	0	_	0		ns
tswrd	SEM Flag Write to Read Time	10		10		10		ns
tsps	SEM Flag Contention Window	10	_	10	_	10	_	ns


#### NOTES:

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).


 This parameter is guaranteed but not tested.
 To access RAM, CE = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire tew time.
 The specification for tbH must be met by the device supplying write data to the RAM under all operating conditions. Although tbH and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.

5. X in part numbers indicates power rating (S or L).

# TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,3,5,8)




# TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING<sup>(1,3,5,8)</sup>



- 1. R/W or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low  $\overline{CE}$  and a low  $R/\overline{W}$  for memory array writing cycle.
- 3. two is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  (or  $\overline{SEM}$  or  $R/\overline{W}$ ) going high to the end of write cycle. 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last,  $\overline{CE}$ , or  $R/\overline{W}$ .
- Timing depends on which enable signal is de-asserted first,  $\overline{CE}$ , or  $R/\overline{W}$ .
- 8. If  $\overline{OE}$  is low during  $R\overline{W}$  controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


### TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE<sup>(1)</sup>



#### NOTE:

1.  $\overline{CE} = H$  for the duration of the above timing (both write and read cycle).

### TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



#### NOTES:

- 1. Don = DoL = L, CEn = CEL = H, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".

  3. This parameter is measured from R/Wa or SEMa going high to R/Wa or SEMa going high.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>


			005X25 L ONLY	IDT7	005X35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TIM	/ING (M/S = H)					
tBAA	BUSY Access Time from Address Match		25		35	ns
tBDA	BUSY Disable Time from Address Not Matched		20	_	30	ns
tBAC	BUSY Access Time from Chip Enable LOW		20		30	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		17		25	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	_	5		ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 3		Note 3	ns
BUSY TIN	//ING (M/S = L)					
twB	BUSY Input to Write <sup>(4)</sup>	0	_	0	_	ns
twn	Write Hold After BUSY <sup>(5)</sup>	17		25		ns
PORT-TO	-PORT DELAY TIMING					
twdd	Write Pulse to Data Delay <sup>(1)</sup>		50		60	ns
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>		35		45	ns

		IDT70	05X45	IDT70	05X55		05X70 ONLY	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIN	IING (M/S = H)							
tBAA	BUSY Access Time from Address Match		35		45		45	ns
tBDA	BUSY Disable Time from Address Not Matched		30	П	40		40	ns
tBAC	BUSY Access Time from Chip Enable		30		40		40	ns
tBDC	BUSY Disable Time from Chip Enable		25	_	35	_	35	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	T —	5		5	_	ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 3	_	Note 3	_	Note 3	ns
BUSY TIN	IING (M/S = L)							
twB	BUSY Input to Write <sup>(4)</sup>	0	_	0	_	0	_	ns
twн	Write Hold After BUSY <sup>(5)</sup>	25		25	_	25	_	ns
PORT-TO	-PORT DELAY TIMING							
twoo	Write Pulse to Data Delay <sup>(1)</sup>		70	_	80	_	95	ns
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>		55	_	65		80	ns

#### NOTES:

- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (MS = H) or "Timing Waveform of Write With Port-To-Port Delay (MS=L)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual) or tDDD tDW (actual).
- 4. To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.
- 6. "x" is part numbers indicates power rating (S or L).


# TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}$ (M/ $\overline{S} = H$ )



#### NOTES:

- To ensure that the earlier of the two ports wins. 1.
- CEL = CER = L
- $\overline{OE}$  = L for the reading port.


# TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1,2)(M/S = L)




#### NOTES:

- 1. BUSY input equals H for the writing port.
- 2. CEL = CER = L


# TIMING WAVEFORM OF SLAVE WRITE (M/ $\overline{S} = L$ )



# WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1) (M/S = H)



# WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING<sup>(1)</sup>( $M/\overline{S} = H$ )



#### NOTES

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If tAPS is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>

		IDT700 COM'L		IDT70		
Symbol	Parameter	Min.	Max.	Min	Max.	Unit
INTERRU	PT TIMING					
tas	Address Set-up Time	0		0		ns
twn	Write Recovery Time	0		0		ns
tins	Interrupt Set Time		20		30	ns
tinn	Interrupt Reset Time		20		30	ns


		IDT70	05X45	IDT70	05X55	IDT7005X70 MIL. ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	PT TIMING							
tas	Address Set-up Time	0	_	0	I	0		ns
twr	Write Recovery Time	0	_	0	_	0	Γ=-	ns
tins	Interrupt Set Time	_	35	<del>-</del>	40		50	ns
tinn	Interrupt Reset Time	_	35		40	_	50	ns

NOTE:

1. "x" in part numbers indicates power rating (S or L).

# 6

## WAVEFORM OF INTERRUPT TIMING(1)



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

#### **TRUTH TABLES**

## TRUTH TABLE I — INTERRUPT FLAG(1)

	Le		Right Port							
R/ <b>W</b> L	CEL	OEL	A0L-A12L	ĪNīL	R/WR	CER	ŌĒR	AOR-A12R	ĪNTR	Function
L	L	Х	1FFF	Χ	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
X	Х	Х	Х	Χ	Х	L	L	1FFF	H <sup>(3)</sup>	Reset Right INTR Flag
X	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	1FFE	Χ	Set Left INTL Flag
X	L	L	1FFE	H <sup>(2)</sup>	Х	Х	Х	Х	Х	Reset Left INTL Flag

#### NOTES:

- 1. Assumes BUSYL = BUSYR = H.
- 2. If  $\overline{BUSY}L = L$ , then no change.
- 3. If  $\overline{BUSYR} = L$ , then no change.

# TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inp	outs	Out	puts	
CE.	<b>CE</b> R	A0L-A12L A0R-A12R	BUSYL(1)	BUSYR <sup>(1)</sup>	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	X	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	матсн	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

2738 tbl 16

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT7005 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after
  the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low
  simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

#### TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

#### NOTE:

This table denotes a sequence of events for only one of the eight semaphores on the IDT7005.

2738 tbl 17

#### **FUNCTIONAL DESCRIPTION**

The IDT7005 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7005 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted.

#### **INTERRUPTS**

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INTL}}$ ) is set when the right port writes to memory location 1FFE (HEX). The left port clears the interrupt by reading address location 1FFE. Likewise, the right port interrupt flag ( $\overline{\text{INTR}}$ ) is set when the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory location 1FFF.

The message (8 bits) at 1FFE or 1FFF is user-defined. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

#### **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7005 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7005 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

# WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7005 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7005 RAM the busy pin is an output if the part is used as a master (M/ $\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave (M/ $\overline{S}$  pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the  $R/\overline{W}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

#### **SEMAPHORES**

The IDT7005 is an extremely fast Dual-Port 8K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where  $\overline{CE}$ and SEM are both high.

Systems which can best use the IDT7005 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7005's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7005 does not use its semaphore flags to control any resources through

hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7005 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the  $\overline{\text{SEM}}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{\text{OE}}$ , and  $\overline{\text{RVW}}$ ) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read

value is latched into one side's output register when that side's semaphore select  $(\overline{SEM})$  and output enable  $(\overline{OE})$  signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal  $(\overline{SEM})$  or  $\overline{OE}$  to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must

6.09

be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

#### USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7005's Dual-Port RAM. Say the 8K x 8 RAM was to be divided into two 4K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two

processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure, If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT7005 Semaphore Logic

6.09

#### ORDERING INFORMATION



2738 drw 22



# HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM

IDT7024S/L

#### **FEATURES:**


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Military: 35/45/55/70ns (max.)
- Commercial: 25/35/45/55ns (max.)
- · Low-power operation
  - IDT7024S
    - Active: 750mW (typ.)
  - Standby: 5mW (typ.)
     IDT7024L
    - Active: 750mW (typ.) Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT7024 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading

more than one device

- M/S = H for BUSY output flag on Master M/S = L for BUSY input on Slave
- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- · Battery backup operation—2V data retention
- TTL-compatible, single 5V (±10%) power supply
- Available in 84-pin PGA, quad flatpack, PLCC, and 100pin Thin Quad Plastic Flatpack
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

#### **DESCRIPTION:**

The IDT7024 is a high-speed 4K x 16 Dual-Port Static



**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**NOVEMBER 1993** 

1


RAM. The IDT7024 is designed to be used as a stand-alone 64K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by  $\overline{\text{CE}}$  permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500µW from a 2V battery.

The IDT7024 is packaged in a ceramic 84-pin PGA, an 84-pin quad flatpack, and PLCC, and a 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

#### PIN CONFIGURATIONS





2740 drw 04

	63	61	60	58	55	54	51	48	46	45	42
11	I/O7L	1/O5L	1/O4L	I/O2L	I/OoL	ŌĒL	SEML	<u>LB</u> L	A11L	A10L	A7L
	66	64	62	59	56	49	50	47	44	43	40
10	I/O10L	I/O8L	I/O6L	I/O3L	I/O1L	<u>UB</u> ∟	CEL	N/C	A9L	A8L	A5L
	67	65		·	57	53	52			41	39
09	I/O11L	I/O9L			GND	Vcc	R/WL			A6L	A4L
	69	68			L	L	l	•		38	37
08	I/O13L	I/O12L								Азь	A2L
	72	71	73						33	35	34
07	I/O15L	I/O14L	Vcc			IDT7024			BUSYL	AoL	ĪNT∟
	75	70	74			G84-3			32	31	36
06	1/OoR	GND	GND			4-PIN PO			GND	M/S	A1L
	76	77	78			10. VIL.	•		28	29	30
05	76 I/O1R	77 I/O2R	78 Vcc			ioi vie	•		28 <b>A</b> ora	29 IN <b>T</b> R	30 BUSYA
05	1	1	1 1			ioi vie	•				1
05 04	I/O1R	I/O2R	1 1			ioi vie	•			ĪN <b>T</b> R	BUSYA
04	I/O1R	I/O2R 80	1 1		7	11	12	[		ĪN <b>T</b> R	BUSYR 27
	I/O1R 79 I/O3R	I/O2R 80 I/O4R	1 1							INTR 26 A2R	BUSYR 27 A1R
04	I/O1R 79 I/O3R 81	I/O2R 80 I/O4R 83	1 1	5	7	11	12	17		INTA 26 A2R 23	BUSYR 27 A1R 25
04	I/O1R 79 I/O3R 81 I/O5R	80 I/O4R 83 I/O7R	Vcc	5 I/O13R	7 GND	11 GND	12 SEMR	17 A11R	Aor	INTA 26 A2R 23 A5R	BUSYR 27 A1R 25 A3R
04 03 02	I/O1R 79 I/O3R 81 I/O5R	80 I/O4R 83 I/O7R	Vcc 2	l	7 GND 8	11 GND	12 SEMR		Aora 20	INTA 26 A2R 23 A5R	BUSYA 27 A1R 25 A3R
04	I/O1R 79 I/O3R 81 I/O5R 82 I/O6R	I/O2R 80 I/O4R 83 I/O7R 1	Vcc 2 I/O10R	I/O13R	7 GND 8 I/O15R	11 GND 10 R/WR	12 SEMR 14 ŪBR	A11R	Aor 20 Aar	26 A2R 23 A5R 22 A6R	BUSYR 27 A1R 25 A3R 24 A4R
04 03 02	I/O1R 79 I/O3R 81 I/O5R 82 I/O6R	I/O2R 80 I/O4R 83 I/O7R 1 I/O9R	Vcc 2 1/O10R 4	I/O13R	7 GND 8 I/O15R	11 GND 10 R/WR	12 SEMR 14 ÜBR	A11R	20 A8R 18	26 A2R 23 A5R 22 A6R 19	BUSYR 27 A1R 25 A3R 24 A4R

## **PIN NAMES**

Left Port	Right Port	Names
CEL	ĈĒR	Chip Enable
R/WL	R/₩R	Read/Write Enable
ŌĒL	<del>OE</del> a	Output Enable
A0L - A11L	A0R - A11R	Address
I/OoL — I/O15L	I/O0R - I/O15R	Data Input/Output
SEML	SEMR	Semaphore Enable
ÜBL	UBR	Upper Byte Select
<u>LB</u> L	LBR	Lower Byte Select
INTL	ĪNĪR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
M	/\$	Master or Slave Select
V <sub>1</sub>	CC	Power
GI	ND O	Ground

2740 tbl 18

#### NOTES:

- All Vcc pins must be connected to power supply.
   All GND pins must be connected to ground supply.

## TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts <sup>(1)</sup>			Out	outs	
CE	R/₩	Œ	ŪΒ	LB	SEM	I/O8-15	1/00-7	Mode
Н	Х	Х	X	Х	Н	High-Z	High-Z	Deselected: Power Down
X	Х	X	Н	Н	Н	High-Z	High-Z	Both Bytes Deselected: Power Down
L	L	Х	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High-Z	DATAOUT	Read Lower Byte Only
L	Н	L	L	L	Н	DATAOUT	DATAOUT	Read Both Bytes
X	Х	Н	X	Х	Х	High-Z	High-Z	Outputs Disabled

NOTE: 1. Aol — A11L ≠ AoR — A11R 2740 tbl 01

#### TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

		lnp	uts			Outputs		
CE	R/₩	OE	UB	LB	SEM	I/O8-15	I/O0-7	Mode
Н	Н	L	Χ	Х	L	DATAOUT	DATAout	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Н	£	X	Х	Х	L	DATAIN	DATAIN	Write Dเทง into Semaphore Flag
X	1	X	Н	Н	L	DATAIN	DATAIN	Write DINO into Semaphore Flag
L	Х	Х	L	Х	L	-	_	Not Allowed
L	X	X	Х	L	L	1 - 1	_	Not Allowed

## **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
Та	Operating Temperature	0 to +70	-55 to +125	ŷ
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

#### NOTE:

2740 tbl 03

2. VTERM must not exceed Vcc + 0.5V.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	٥V	5.0V ± 10%
Commercial	0°C to +70°C	٥V	5.0V ± 10%

2740 tbl 04

2740 tbl 02

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2	_	6.0 <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

#### NOTE:

2740 tbl 05

- 1. VIL≥ -3.0V for pulse width less than 20ns.
- 2. VTERM must not exceed Vcc + 0.5V.

#### **CAPACITANCE** ( $TA = +25^{\circ}C$ , f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	ViN = 0V	11	pF
Соит	Output Capacitance	Vout = 0V	11	pF

#### NOTE:

2740 tbl 06

 This parameter is determined by device characterization but is not production tested.

6.10 4

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# 6

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $Vcc = 5.0V \pm 10\%$ )

			IDT7024S		IDT7		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current <sup>(5)</sup>	Vcc = 5.5V, Vin = 0V to Vcc	<u> </u>	10		5	μΑ
lto	Output Leakage Current	CE = VIH, VOUT = 0V to Vcc		10	_	5	μА
Vol	Output Low Voltage	IoL = 4mA	_	0.4	_	0.4	٧
Vон	Output High Voltage	Iон = -4mA	2.4	_	2.4		٧

2740 tbl 07

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (Vcc = $5.0V \pm 10\%$ )

		Test				IX25 ONLY	7024	X35	
Symbol	Parameter	Condition	Version	l	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
lcc	Dynamic Operating Current	CE ≤ VIL, Outputs Open SEM ≥ VIH	MIL.	S L		_	160 160	400 340	mA
	(Both Ports Active)	$f = fMAX^{(3)}$	COM'L.	ω L	170 170	360 310	160 160	340 290	
ISB1	Standby Current (Both Ports — TTL	CER = CEL≥ VIH SEMR = SEML≥ VIH	MIL.	SL	<u> </u>		20 20	85 65	mA
	Level Inputs)	f = fMAX <sup>(3)</sup>	COM'L.	ω_L	25 25	70 50	20 20	70 50	
ISB2	Standby Current (One Port — TTL	CEL or CER≥ VIH Active Port Outputs Open	MIL.	S L	-	_	95 95	290 250	mΑ
	Level Inputs)	f = fmax <sup>(3)</sup> SEMR = SEML≥ ViH	COM'L.	S L	105 105	250 220	95 95	240 210	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	SL	_	=	1.0 0.2	30 10	mA
	CMOS Level Inputs)	VIN ≥ Vcc - 0.2V or   VIN ≤ 0.2V, f = 0 <sup>(4)</sup>   SEMR = SEML≥ Vcc - 0.2V	COM'L.	SL	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port — All	One Port CEL or CEn ≥ Vcc - 0.2V SEMn = SEML> Vcc - 0.2V	MIL.	S L	_	_	90 90	260 215	mΑ
	CMOS Level Inputs)	Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V	COM'L.	s	100	230	90	220	
		Active Port Outputs Open, $f = f_{MAX}^{(3)}$		L	100	190	90	180	

#### NOTES:

- 1. X in part numbers indicates power rating (S or L)
- 2. Vcc = 5V, Ta = +25°C.
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. At Vcc ≤ 2.0V input leakages are undefined.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1)(Continued) (Vcc = 5.0V ± 10%)

		Test				4X45		4X55	7024X70 MIL ONLY Typ. <sup>(2)</sup> Max.		
Symbol	Parameter	Condition	Versio	n_	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ.(2)	Max.	Unit
Icc	Dynamic Operating Current	CE VIL, Outputs Open SEM VIH	MiL.	S L	155 155	400 340	150 150	395 335	140 140	390 330	mA
	(Both Ports Active)	f = fMAX <sup>(3)</sup>	COM'L.	S L	155 155	340 290	150 150	335 285	_	_	
ISB1	Standby Current (Both Ports — TTL	CEL = CER VIH SEMR = SEML VIH	MIL.	S L	16 16	85 65	13 13	85 65	10 10	85 65	mA
	Level Inputs)	f = fMAX <sup>(3)</sup>	COM'L.	S L	16 16	70 50	13 13	70 50	_	_	
ISB2	Standby Current	CER or CEL VIH	MIL.	s	90	290	85	290	80	290	mΑ
İ	(One Port — TTL	Active Port Outputs Open	ļ	L	90	250	85	250	80	250	ļ.,
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S	90	240	85	240		_	1
		SEMR = SEML VIH		L	90	210	85	210		_	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER Vcc - 0.2V	MIL.	S L	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level inputs)	VIN VCC - 0.2V or VIN 0.2V, $f = 0^{(4)}$ $\overline{SEMR} = \overline{SEML}$ VCC - 0.2V	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	_	_	
ISB4	Full Standby Current (One Port — All	One Port CEL or CER Vcc - 0.2V	MIL.	S	85	260	80	260	75	260	mA
i	CMOS Level Inputs)	SEMR = SEML Vcc - 0.2V		L	85	215	80	215	75	215	
		VIN VCC - 0.2V or VIN 0.2V	COM'L.	S	85	220	80	220	_	_	
		Active Port Outputs Open, $f = fMAX^{(3)}$		L	85	180	80	180			!

#### NOTES:

X in part numbers indicates power rating (S or L)
Vcc = 5V, TA = +25°C.
At f = fwx, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.

f = 0 means no address or control lines change.

#### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only) (VLC = 0.2V, VHC = VCC - 0.2V)

Symbol	Parameter	Test Condition		Min.	Typ. <sup>(1)</sup>	Max.	Unit
<b>V</b> DR	Vcc for Data Retention	Vcc = 2V		2.0			V
ICCDR	Data Retention Current	CE VHC	MIL.	_	100	4000	μA
		VIN VHC or VLC	COM'L.	-	100	1500	
tcdR <sup>(3)</sup>	Chip Deselect to Data Retention Time	SEM VHC		0	_		ns
tR <sup>(3)</sup>	Operation Recovery Time	1		tRC <sup>(2)</sup>	_		ns


#### NOTES:

TA = +25°C, Vcc = 2V

trc = Read Cycle Time

This parameter is guaranteed but not tested.

2740 tbl 09



### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
	2740 tbl 10




Figure 1. Output Load (5pF for tLz, tHz, twz, tow)
\* Including scope and jig.

### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>


		IDT7024X25 COM'L ONLY		IDT7024X35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CY	CLE					
trc	Read Cycle Time	25	_	35	-	ns
tAA	Address Access Time	Γ —	25		35	ns
tace	Chip Enable Access Time <sup>(3)</sup>	_	25	_	35	ns
tabe	Byte Enable Access Time <sup>(3)</sup>	_	25		35	ns
tage	Output Enable Access Time	_	13	_	20	ns
ton	Output Hold from Address Change	3		3		ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3	_	3		ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	15	_	15	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0		0	_	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>		50	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	12	_	15		ns
tsaa	Semaphore Address Access	_	30	_	40	ns

		IDT7024X45 IDT7024X55		IDT7024X70 MIL ONLY				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
tRC	Read Cycle Time	45	I –	55	_	70	I —	ns
taa	Address Access Time		45	T —	55		70	ns
tACE	Chip Enable Access Time <sup>(3)</sup>	_	45	<u> </u>	55	_	70	ns
tABE	Byte Enable Access Time <sup>(3)</sup>	<del></del>	45	_	55		70	ns
tAOE	Output Enable Access Time	I –	25		30	<u> </u>	35	ns
ton	Output Hold from Address Change	3	_	3		3	_	ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3	_	3	-	3		ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	20	_	25	_	30	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0	<b>—</b>	0	_	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>	1 —	50		50	—	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15	_	15	_	ns
tsaa	Semaphore Address Access	1 -	50	_	60	_	75	ns

NOTES:

- Transition is measured ±500mV from low or high impedance voltage with load (figures 1 and 2).
- This parameter is guaranteed but not tested.
   To access RAM, CE = L, UB or LB = L, SEM = H.
- 4. X in part numbers indicates power rating (S or L).


### WAVEFORM OF READ CYCLES(5)



#### NOTES:

- Timing depends on which signal is asserted last, CE, OE, LB, or UB.
   Timing depends on which signal is de-asserted firs CE, OE, LB, or UB.
- 3. tapp delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tabe, tace, tace, tac or tbdd.
- 5. SEM = H.

## TIMING OF POWER-UP POWER-DOWN



## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (5)

		IDT7024X25 COM'L ONLY				
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE					
twc	Write Cycle Time	25	<u> </u>	35	_	ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	20	_	30		ns
taw	Address Valid to End-of-Write	20	_	30		ns
tas	Address Set-up Time <sup>(3)</sup>	0		0	_	ns
twp	Write Pulse Width	20	_	30	_	ns
twr	Write Recovery Time	0	_	0	_	ns
tow	Data Valid to End-of-Write	15	_	25	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	15	_	15	ns
tDH .	Data Hold Time <sup>(4)</sup>	0	_	0	_	ns .
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>	l —	15	_	15	ns
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	_	0		ns
tswrd	SEM Flag Write to Read Time	10	_	10	_	ns
tsps	SEM Flag Contention Window	10	_	10	_	ns

		IDT70	24X45	IDT7024X55		IDT7024X70 MIL. ONLY			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
WRITE C	/CLE								
twc	Write Cycle Time	45	_	55	<u> </u>	70	_	ns	
tEW	Chip Enable to End-of-Write <sup>(3)</sup>	40	_	45	_	50	_	ns	
taw	Address Valid to End-of-Write	40	_	45	_	50	_	ns	
tas	Address Set-up Time <sup>(3)</sup>	0	l –	0	<u> </u>	0	-	ns	
twp	Write Pulse Width	35	l –	40	_	50	_	ns	
twn	Write Recovery Time	0		0	l —	0	_	ns	
tow	Data Valid to End-of-Write	25	[	30	_	40		ns	
tHZ	Output High-Z Time <sup>(1, 2)</sup>		20	_	25		30	ns	
tDH	Data Hold Time <sup>(4)</sup>	0	_	0	<u> </u>	0		ns	
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>	_	20	l —	25	_	30	ns	
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	_	0		0	_	ns	
tswrd	SEM Flag Write to Read Time	10		10	_	10		ns	
tsps	SEM Flag Contention Window	10		10	<u> </u>	10	_	ns	

#### NOTES:


- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).

- 2. This parameter is guaranteed but not tested.


  3. To access RAM,  $\overline{CE} = L$ ,  $\overline{UB}$  or  $\overline{LB} = L$ ,  $\overline{SEM} = H$ . To access semaphore,  $\overline{CE} = H$  and  $\overline{SEM} = L$ . Either condition must be valid for the entire tew time.

  4. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although toH and tow values will vary over voltage and temperature, the actual toH will always be smaller than the actual tow.
- 5. X in part numbers indicates power rating (S or L).

# TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,3,5,8)




# TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{CE}$ , $\overline{UB}$ , $\overline{LB}$ CONTROLLED TIMING<sup>(1,3,5,8)</sup>



#### NOTES:


- 1. R/W or CE or UB & LB must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low  $\overline{\mathsf{UB}}$  or  $\overline{\mathsf{LB}}$  and a low  $\overline{\mathsf{CE}}$  and a low  $\mathsf{R}/\overline{\mathsf{W}}$  for memory array writing cycle.
- 3. twn is measured from the earlier of CE or R/W (or SEM or R/W) going high to the end-of-write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last,  $\overline{CE}$ ,  $R/\overline{W}$  or byte control.
- 7. Timing depends on which enable signal is de-asserted first, CE, R/W or byte control.
- 8. If OE is low during RM controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an RM controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

### TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



1.  $\overline{CE} = H$  for  $\overline{UB} \& \overline{LB} = H$  for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



- 1. Don = Dol = L,  $\overline{CE}_R = \overline{CE}_L = H$ , or both  $\overline{UB} \& \overline{LB} = H$ , Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- "A" may be either left or right port. "B" is the opposite port from "A".

  This parameter is measured from R/WA or SEMA going high to R/WB or SEMB going high.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>

		24X25 . ONLY	IDT70	24X35						
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit				
BUSY TIMING (M/S = H)										
tBAA	BUSY Access Time from Address Match		25	_	35	ns				
tBDA	BUSY Disable Time from Address Not Matched		20	_	30	ns				
tBAC	BUSY Access Time from Chip Enable LOW	_	20	_	30	ns				
tBDC	BUSY Disable Time from Chip Enable HIGH	-	17	_	25	ns				
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		5		ns				
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	-	Note 3	_	Note 3	ns				
BUSY TIM	IING (M/S = L)									
twB	BUSY Input to Write <sup>(4)</sup>	0	_	0	_	ns				
twн	Write Hold After BUSY <sup>(5)</sup>	17	_	25		ns				
PORT-TO	-PORT DELAY TIMING									
twod	Write Pulse to Data Delay <sup>(1)</sup>		50	_	60	ns				
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>	l –	35	_	45	ns				

		IDT7024X45		IDT7024X55		IDT7024X70 MIL. ONLY			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
BUSY TIM	/ING (M/S = H)								
<b>t</b> BAA	BUSY Access Time from Address Match		35		45		45	ns	
tBDA	BUSY Disable Time from Address Not Matched		30	_	40		40	ns	
tBAC	BUSY Access Time from Chip Enable LOW		30		40	_	40	ns	
tBDC	BUSY Disable Time from Chip Enable HIGH		25	_	35	_	35	ns	
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	_	5		5	–	ns	
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 3	_	Note 3		Note 3	ns	
BUSY TIM	MING (M/S = L)								
twB	BUSY Input to Write <sup>(4)</sup>	0	_	0		0	_	ns	
twn	Write Hold After BUSY <sup>(5)</sup>	25		25		25	_	ns	
PORT-TO	-PORT DELAY TIMING								
twdd	Write Pulse to Data Delay <sup>(1)</sup>	_	70	_	80	_	95	ns	
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>	_	55		65	_	80	ns	

<sup>1.</sup> Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/S = H)" or "Timing Waveform of Write With Port-To-Port Delay (M/S=L)".

2. To ensure that the earlier of the two ports wins.


<sup>3.</sup> tBDD is a calculated parameter and is the greater of 0, tWDD - tWP (actual) or tDDD - tDW (actual).

<sup>4.</sup> To ensure that the write cycle is inhibited during contention.

<sup>5.</sup> To ensure that a write cycle is completed after contention.

<sup>6. &</sup>quot;x" is part numbers indicates power rating (S or L).


# TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}$ (M/ $\overline{S} = H$ )



#### NOTES:

- To ensure that the earlier of the two ports wins.
- 2. CEL = CER = L
- 3.  $\overline{OE} = L$  for the reading port.


# TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1,2) (M/S = L)



#### NOTES:


- BUSY input equals H for the writing port.
   CEL = CER = L

# TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$




2740 drw 14

# WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1) (M/S = H)



# WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING<sup>(1)</sup>( $M/\overline{S} = H$ )



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>


		IDT70	24X25 . ONLY	IDT70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
INTERRU	PT TIMING					
tas	Address Set-up Time	0	<u> </u>	0	-	ns
twn	Write Recovery Time	0		0	_	ns
tins	Interrupt Set Time	_	20		30	ns
tinr	Interrupt Reset Time	_	20		30	ns

		IDT70	24X45	IDT70	IDT7024X55		IDT7024X70 MIL. ONLY	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	PT TIMING							
tas	Address Set-up Time	0	_	0		0	<del>-</del>	ns
twn	Write Recovery Time	0	_	0		0	_	ns
tins	Interrupt Set Time	T -	35	_	40		50	ns
tinn	Interrupt Reset Time		35	_	40		50	ns

NOTE:

1. "X" in part numbers indicates power rating (S or L).

## WAVEFORM OF INTERRUPT TIMING(1)



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

### **TRUTH TABLES**

## TRUTH TABLE I — INTERRUPT FLAG(1)

	Le	ft Port			Right Port					
R/₩L	CEL	OE.	A0L-A11L	ĪNT∟	R/₩R	CER	ÖER	AOR-A11R	ĪNTR	Function
L	L	Х	FFF	Х	Х	X	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
X	X	Х	Х	Х	Х	L	L	FFF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	FFE	Х	Set Left INTL Flag
X	L	L	FFE	H <sup>(2)</sup>	Х	Х	X	Х	Х	Reset Left INTL Flag
OTES:	_							لــــــــــــــــــــــــــــــــــــــ		274

#### 1. Assumes $\overline{BUSY}L = \overline{BUSY}R = H$ .

- 2. If BUSYL = L, then no change.
- 3. If BUSYR = L, then no change.

# TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inp	uts	Out	puts	
CEL	CER	A0L-A11L A0R-A11R	BUSYL(1)	BUSYR <sup>(1)</sup>	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
X	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

2740 tbl 16

- 1. Pins BUSY<sub>L</sub> and BUSY<sub>R</sub> are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY<sub>X</sub> outputs on the IDT7024 are push pull, not open drain outputs. On slaves the BUSY<sub>X</sub> input internally inhibits writes.
- L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after
  the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low
  simultaneously.
- Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are
  internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

#### TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Left port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

#### NOTE:

2740 tbl 17

#### FUNCTIONAL DESCRIPTION

The IDT7024 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7024 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted.

### **INTERRUPTS**

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INTL}}$ ) is set when the right port writes to memory location FFE (HEX). The left port clears the interrupt by reading address location FFE. Likewise, the right port interrupt flag ( $\overline{\text{INTR}}$ ) is set when the left port writes to memory location FFF (HEX) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory location FFF. The

message (16 bits) at FFE or FFF is user-defined. If the interrupt function is not used, address locations FFE and FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

#### **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical

<sup>1.</sup> This table denotes a sequence of events for only one of the eight semaphores on the IDT7024.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7024 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7024 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

# WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7024 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7024 RAM the busy pin is an output if the part is used as a master (M/ $\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave (M/ $\overline{S}$  pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the  $R/\overline{W}$  signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

#### **SEMAPHORES**

The IDT7024 is an extremely fast Dual-Port 4K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of. a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT7024 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7024's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7024 does not use its semaphore flags to control any resources through

hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7024 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the  $\overline{SEM}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{OE}$ , and  $R/\overline{W}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data

bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select  $(\overline{SEM})$  and output enable  $(\overline{OE})$  signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal  $(\overline{SEM})$  or  $\overline{OE}$  to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource. the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

#### USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7024's Dual-Port RAM. Say the 4K x 16 RAM was to be divided into two 2K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 2K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 2K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two

processors to swap 2K blocks of Dual-Port RAM with each other

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT7024 Semaphore Logic

6.10

### **ORDERING INFORMATION**



2740 drw 22



# HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM

IDT7006S/L

#### **FEATURES:**


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
  - Military: 35/45/55/70ns (max.)Commercial: 25/35/45/55ns (max.)
- · Low-power operation
  - IDT7006S
    - Active: 750mW (typ.) Standby: 5mW (typ.)
  - IDT7006L
    - Active: 750mW (typ.) Standby: 1mW (typ.)
- IDT7006 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master

 $M/\overline{S} = L$  for  $\overline{BUSY}$  input on Slave

- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- Battery backup operation—2V data retention
- TTL-compatible, single 5V (±10%) power supply
- Available in 68-pin PGA, quad flatpack, and PLCC, a 68pin fine pitch LCC, and a 64-pin TQFP
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

#### **DESCRIPTION:**

The IDT7006 is a high-speed 16K x 8 Dual-Port Static



#### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**NOVEMBER 1993** 

RAM. The IDT7006 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by  $\overline{\text{CE}}$  permits the on-chip circuitry of each port to enter a very low

### **PIN CONFIGURATIONS**

standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of  $500\mu W$  from a 2V battery.

The IDT7006 is packaged in a ceramic 68-pin PGA, an 68-pin quad flatpack, a PLCC, a 68-pin fine pitch LCC and a 64-pin thin plastic quad flatpack, TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.



11		51 A5L	50 <b>A</b> 4L	48 A2L	46 <b>A</b> 0L	44 BUSYL	42 M/S	40 INTR	38 <b>A</b> 1R	36 <b>A</b> 3R	
10	53 A7L	52 A6L	49 A3L	47 A1L	45 INTL	43 GND	41 BUSYR	39 A0R	37 A2R	35 A4R	34 A5R
09	55 A9L	54 A8L			32 A7R	33 A6R					
08	57 A11L	56 A10L				30 A9R	31 A8R				
07	59 Vcc	58 A12L	·						28 A11R	29 A10R	
06	61 N/C	60 A13L		68-PIN PGA							27 A12R
05	63 SEML	62 ŒL		TOP VIEW						24 N/C	25 A13R
04	65 OEL	64 R∕WL								22 SEMR	23 CER
03	67 I/OoL	66 N/C								20 OER	21 R/WR
02	68 I/O1L	1 I/O2L	3 I/O4L	5 GND	7 I/O7L	9 GND	11 I/O1R	13 Vcc	15 I/O4R	18 I/O7R	19 N/C
01	<b>/•</b>	2 I/O3L	4 I/O5L	6 I/O6L	8 Vcc	10 I/OoR	12 I/O2R	14 I/O3R	16 I/O5R	17 I/O6R	
INDEX	A	В	С	D	E	F	G	Н	J	K	L 2739 drw 04

### **PIN NAMES**

Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/W̄R	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L - A13L	A0R - A13R	Address
I/O0L - I/O7L	I/O0R I/O7R	Data Input/Output
SEML	SEMR	Semaphore Enable
ĪNTL	ĪNĪR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
M	/ <del>S</del>	Master or Slave Select
V	CC	Power
GI	VD O	Ground

- All Vcc pins must be connected to power supply.
   All GND pins must be connected to ground supply.

## TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

	lnp	uts <sup>(1)</sup>		Outputs				
CE	R/₩	ŌĒ	SEM	I/O <sub>0-7</sub>	Mode			
Н	Х	Х	Н	High-Z	Deselected: Power Down			
L	L	Х	Н	DATAIN	Write to Memory			
L	Н	L	Н	DATAOUT	Read Memory			
Х	X	Н	Х	High-Z	Outputs Disabled			

NOTE:

1. AoL - A13L ≠ AOR - A13R

2739 tbl 01

## TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	Inputs			Outputs			
CE	R/₩	ᅊ	SEM	1/00-7	Mode		
Н	Н	L	L	DATAOUT	Read Data in Semaphore Flag		
Н	5	Х	L	DATAIN	Write DIN0 into Semaphore Flag		
L	Х	Х	L		Not Allowed		

2739 tbl 02

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ô
lout	DC Output Current	50	50	mA

#### NOTES:

2. VTERM must not exceed Vcc + 0.5V.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2739 tbl 04

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2		6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

### NOTES:

2739 tbl 05

- 1. VIL≥ -3.0V for pulse width less than 20ns.
- 2. VTERM must not exceed Vcc + 0.5V.

# CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Соит	Output Capacitance	Vout = 0V	11	pF

#### NOTE:

2739 tbl 06

1. This parameter is determined by device characterization but is not production tested.

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# 6

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $Vcc = 5.0V \pm 10\%$ )

			IDT7	006S	IDT7006L		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current <sup>(5)</sup>	Vcc = 5.5V, ViN = 0V to Vcc	_	10	_	5	μА
lto	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10		5	μА
Vol	Output Low Voltage	IOL = 4mA		0.4	_	0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4		2.4		V

2739 tbl 07

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> ( $Vcc = 5.0V \pm 10\%$ )

		Test			7006 COM'L	ONLY		3X35	
Symbol	Parameter	Condition	Version		Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
lcc	Dynamic Operating Current	CE ≤ VIL, Outputs Open SEM ≥ VIH	MIL.	S L		_	160 160	340	mA
	(Both Ports Active)	f = fmax <sup>(3)</sup>	COM'L.	S L	170 170	360 310	160 160	340 290	
ISB1	Standby Current (Both Ports — TTL	CER = CEL≥ VIH SEMR = SEML≥ VIH	MIL.	S L	_		20 20	85 65	mA
	Level Inputs)	f = fMAX <sup>(3)</sup>	COM'L.	S L	25 25	70 50	20 20	70 50	
ISB2	Standby Current	CEL or CER≥ VIH	MIL.	S	_		95	290	mA
	(One Port — TTL	Active Port Outputs Open	-	L	—	_	95	250	
	Level Inputs)	f = fmax <sup>(3)</sup>	COM'L.	S	105	250	95	240	1
		SEMR = SEML≥ VIH		L	105	220	95	210	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L		_	1.0 .02	30 10	mA
	CMOS Level Inputs)	$V$ IN ≥ $V$ CC - 0.2 $V$ or $V$ IN ≤ 0.2 $V$ , $f = 0^{(4)}$ $\overline{SEMR} = \overline{SEML} \ge V$ CC - 0.2 $V$	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port CEL or CER ≥ Vcc - 0.2V SEMR = SEML≥ Vcc - 0.2V	MIL.	S L	_	-	90 90	260 215	mA
	CiviO3 Level inputs)	VIN ≥ VCC - 0.2V or VIN ≤ 0.2V	COM'L.	s	100	230	90	220	
		Active Port Outputs Open f = fMAX <sup>(3)</sup>		L	100	190	90	180	

#### NOTES:

- 1. X in part numbers indicates power rating (S or L)
- 2. Vcc = 5V, TA = +25°C.
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- At Vcc≤2.0V input leakages are undefined.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1)(Continued) (Vcc = 5.0V ± 10%)

		Test				6X45	1	5X55	7006 MIL C	NLY	
Symbol	Parameter	Condition	Versio	n	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
lcc	Dynamic Operating Current	CE VIL, Outputs Open SEM VIH	MIL.	S L	155 155	400 340	150 150	. 395 335	140 140	390 330	mA
	(Both Ports Active)	$f = fMAX^{(3)}$	COM'L.	S L	155 155	340 290	150 150	335 285	_		
ISB1	Standby Current (Both Ports — TTL	CEL = CER VIH SEMR = SEML VIH	MIL.	S L	16 16	85 65	13 13	85 65	10 10	85 65	mA
	Level Inputs)	f = fMAX <sup>(3)</sup>	COM'L.	S L	_	70 50	13 13	70 50	_		
ISB2	Standby Current	CER or CEL VIH	MIL.	s	90	290	85	290	80	290	mA
	(One Port — TTL	Active Port Outputs Open		L	90	250	85	250	80	250	
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	s	90	240	85	240			1 i
		SEMR = SEML VIH		L	90	210	85	210	_		
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER Vcc - 0.2V	MIL.	s L	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mΑ
	CMOS Level Inputs)	VIN VCC - 0.2V or VIN 0.2V, f = 0 (4) SEMR = SEML VCC - 0.2V	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	- 1	_	
ISB4	Full Standby Current (One Port — All	One Port CEL or CER Vcc - 0.2V	MIL.	S	85	260	80	260	75	260	mA
	CMOS Level Inputs)	SEMR = SEML Vcc - 0.2V		_L	85	215	80	215	75	215	1 1
		VIN VCC - 0.2V or VIN 0.2V	COM'L.	S	85	220	80	220	-		
		Active Port Outputs Open, f = fMAX <sup>(3)</sup>		L	85	180	80	180	-	_	
NOTES:		(0 1)	-							27	39 tbl 08

#### NOTES:

- 1. X in part numbers indicates power rating (S or L)
  2. Vcc = 5V, TA = +25°C.
  3. Atf = flaxs, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.

# DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)


(VLC = 0.2V, VHC = VCC - 0.2V)

Symbol	Parameter	Test Condition		Min.	Typ. <sup>(1)</sup>	Max.	Unit
<b>V</b> DR	Vcc for Data Retention	Vcc = 2V		2.0		_	V
ICCDR	Data Retention Current	CE VHC	MIL.	_	100	4000	μA
		VIN VHC or VLC	COM'L.	_	100	1500	
tcdr <sup>(3)</sup>	Chip Deselect to Data Retention Time	SEM VHC		0		_	ns
tR <sup>(3)</sup>	Operation Recovery Time	]		tRC <sup>(2)</sup>	_	_	ns

#### NOTES:

- Ta = +25°C, Vcc = 2V
   Tac = Read Cycle Time
   This parameter is guaranteed but not tested.

### **DATA RETENTION WAVEFORM**



6.11

6

# **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2




Figure 1. Output Load (5pF for tLz, tHz, twz, tow) Including scope and jig.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>


			006X25 L ONLY	IDT70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CY	CLE					
tRC	Read Cycle Time	25	Γ –	35		ns
taa	Address Access Time		25	_	35	ns
tACE	Chip Enable Access Time <sup>(3)</sup>		25	_	35	ns
taoe	Output Enable Access Time		13		20	ns
<b>t</b> OH	Output Hold from Address Change	3	<u> </u>	3		ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3	_	3		ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>		15		15	ns
<b>t</b> PU	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0		ns
<b>t</b> PD	Chip Disable to Power Down Time <sup>(2)</sup>		50	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	12		15		ns
tsaa	Semaphore Address Access Time		30		40	ns

		IDT70	06X45	IDT70	06X55		06X70 ONLY	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
tRC	Read Cycle Time	45	_	55	_	70		ns
tAA	Address Access Time	T -	45	_	55	_	70	ns
tACE	Chip Enable Access Time <sup>(3)</sup>		45	_	55		70	ns
taoe	Output Enable Access Time		25		30	_	35	ns
ton	Output Hold from Address Change	3		3		3		ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3	_	3		3		ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	20	_	25		30	ns
<b>t</b> PU	Chip Enable to Power Up Time <sup>(2)</sup>	0		0		0		ns
<b>t</b> PD	Chip Disable to Power Down Time <sup>(2)</sup>		50	T	50		50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15		15	_	15	<u> </u>	ns
tsaa	Semaphore Address Access Time	T -	50		60	<u> </u>	75	ns

#### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- This parameter is guaranteed but not tested.
   To access RAM, CE = L, SEM = H.
- 4. X in part numbers indicates power rating (S or L).

# WAVEFORM OF READ CYCLES(5)




#### NOTES:

- 1. Timing depends on which signal is asserted last, OE or CE.
- 2. Timing depends on which signal is de-asserted first  $\overline{\mathsf{CE}}$  or  $\overline{\mathsf{OE}}$ .

  3. teop delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or TBDD.
- SEM = H.

# TIMING OF POWER-UP POWER-DOWN



# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(5)</sup>


			7006X25 I'L ONLY	IDT70	06X35	
Symbol	Parameter	Min.	Max	Min.	Max.	Unit
WRITE C	YCLE					
twc	Write Cycle Time	25	_	35		ns
tEW	Chip Enable to End-of-Write <sup>(3)</sup>	20	_	30		ns
taw	Address Valid to End-of-Write	20		30	_	ns
tas	Address Set-up Time <sup>(3)</sup>	0		0	_	ns
twp	Write Pulse Width	20	_	30	_	ns
twn	Write Recovery Time	0		0		ns
tow	Data Valid to End of Write	15	_	25		ns5
tHZ	Output High-Z Time <sup>(1, 2)</sup>		15		15	ns
ton	Data Hold Time <sup>(4)</sup>	0		0		ns
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>	_	15	_	15	ns
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	10	_	10	_	ns
tsps	SEM Flag Contention Window	10	_	10	_	ns

		IDT70	06X45	IDT70	06X55		06X70 ONLY	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE					_	_	
twc	Write Cycle Time	45	_	55		70	l —	ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	40		45		50		ns
taw	Address Valid to End-of-Write	40	_	45	—	50		ns
tas	Address Set-up Time <sup>(3)</sup>	0	_	0		- 0		ns
twp	Write Pulse Width	35	—	40	<u> </u>	50	_	ns
twn	Write Recovery Time	0		0		0		ns
tow	Data Valid to End-of-Write	25	_	30		40	T —	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>		20	_	25	_	30	ns
tDH	Data Hold Time <sup>(4)</sup>	0		0		0		ns
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>	_	20	_	25		30	ns
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	_	0		0		ns
tswrd	SEM Flag Write to Read Time	10		10	_	10	_	ns
tsps	SEM Flag Contention Window	10		10	_	10		ns


#### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- This parameter is guaranteed but not tested.
   To access RAM, CE = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire tew time.
- 4. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 5. X in part numbers indicates power rating (S or L).

# TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,3,5,8)




# TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING<sup>(1,3,5,8)</sup>



#### NOTES:

- 1. R/W or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low  $\overline{CE}$  and a low  $R/\overline{W}$  for memory array writing cycle.
- 3. twn is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  (or  $\overline{SEM}$  or  $R/\overline{W}$ ) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last,  $\overline{CE}$ , or  $R/\overline{W}$ .
- Timing depends on which enable signal is de-asserted first, CE, or R/W.
- 8. If  $\overline{OE}$  is low during  $R\overline{W}$  controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is high during an  $R\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.


# TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE<sup>(1)</sup>



#### NOTE:

1.  $\overrightarrow{CE} = H$  for the duration of the above timing (both write and read cycle).

# TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



### NOTES:

- 1. Don = Dol = L, CEn = CEL = H, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".

  3. This parameter is measured from R/Wa or SEMa going high to R/Wa or SEMa going high.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>

			006X25 L ONLY	IDT7	006X35	
Symbol	Parameter	Min. Max.		Min.	Max.	Unit
BUSY TIM	/ING (M/S = H)					
tBAA	BUSY Access Time from Address Match		25	_	35	ns
tBDA	BUSY Disable Time from Address Not Matched	_	20	l –	30	ns
tBAC	BUSY Access Time from Chip Enable LOW		20		30	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		17		25	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		5		ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 3		Note 3	ns
BUSY TIM	IING (M/S=L)					
twB	BUSY Input to Write <sup>(4)</sup>	0	T	0	Γ –	ns
twn	Write Hold After BUSY <sup>(5)</sup>	17		25	T -	ns
PORT-TO	-PORT DELAY TIMING					
twdd	Write Pulse to Data Delay <sup>(1)</sup>		50		60	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>		35		45	ns


		IDT70	06X45	IDT70	06X55		06X70 ONLY	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (M/S = H)							
tBAA	BUSY Access Time from Address Match		35	_	45	1	45	ns
tBDA	BUSY Disable Time from Address Not Matched		30	_	40		40	ns
tBAC	BUSY Access Time from Chip Enable LOW		30		40		40	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		25	_	35	_	35	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	_	5		5	_	ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	—	Note 3	_	Note 3	_	Note 3	ns
BUSY TIM	IING (M/S=L)							
twB	BUSY Input to Write <sup>(4)</sup>	0	<b>—</b>	0	_	0		ns
twn	Write Hold After BUSY <sup>(5)</sup>	25		25	_	25	_	ns
PORT-TO	PORT DELAY TIMING							
twdd	Write Pulse to Data Delay <sup>(1)</sup>		70	_	80		95	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>		55		65		80	ns

#### NOTES:

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (WS = H)" or "Timing Waveform of Write With Port-To-Port Delay (M/S=L)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual) or tDDD tDW (actual).
   4. To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.6. "x" is part numbers indicates power rating (S or L).


2739 drw 13

# TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}$ (M/ $\overline{S} = H$ )



- 1. To ensure that the earlier of the two ports wins.
- 2. CEL = CER = L
- 3.  $\overline{OE} = L$  for the reading port.


# TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1,2)(M/S=L)



#### NOTES:


- BUSY input equals H for the writing port.
   CEL = CER = L

# TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$




6.11

# WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1) (M/S = H)



# WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING<sup>(1)</sup>( $M/\overline{S} = H$ )



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If tars is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>

			IDT7006X25 COM'L ONLY			
Symbol	Parameter	Min.	Max.	Min	Max.	Unit
INTERRU	JPT TIMING					
tas	Address Set-up Time	0	_	0	_	ns
twn	Write Recovery Time	0	<u> </u>	0		ns
tins	Interrupt Set Time		20		30	ns
tinn	Interrupt Reset Time	_	20	_	30	ns


		IDT70	IDT7006X45		06X55	IDT7006X70 MIL. ONLY			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
INTERRU	IPT TIMING	· ·							
tas	Address Set-up Time	0	-	0	_	0	l —	ns	
twn	Write Recovery Time	0	<u> </u>	0		0	<u> </u>	ns	
tins	Interrupt Set Time	_	35	l —	40		50	ns	
tinn	Interrupt Reset Time		35		40		50	ns	

NOTE

1. "x" in part numbers indicates power rating (S or L).

# 6

## WAVEFORM OF INTERRUPT TIMING(1)



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

## TRUTH TABLES

# TRUTH TABLE I — INTERRUPT FLAG<sup>(1)</sup>

	Le	ft Port			ł	F	light Po	rt		
R/ <b>W</b> L	CEL	OE <sub>L</sub>	A0L-A13L	ĪNTL	R/₩R	CER	ŌĒR	Aor-A13R	ĪNTR	Function
L	L	Х	3FFF	Х	X	X	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	Χ	X	L	L	3FFF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	X	L <sup>(3)</sup>	L	L	Х	3FFE	Х	Set Left INTL Flag
X	L	L	3FFE	H <sup>(2)</sup>	Х	Х	X	Х	Х	Reset Left INTL Flag

# NOTES:

- 1. Assumes  $\overline{BUSYL} = \overline{BUSYR} = H$ .
- 2. If  $\overline{BUSY}L = L$ , then no change.
- 3. If BUSYR = L, then no change.

# TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inp	uts	Out	puts	
CEL	CER	AoL-A13L AoR-A13R	BUSYL(1)	BUSYR <sup>(1)</sup>	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	матсн	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

2739 tbl 16

- Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT7006 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after
  the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low
  simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

### TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE<sup>(1)</sup>

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

#### NOTE:

2739 tbl 17

16

### **FUNCTIONAL DESCRIPTION**

The IDT7006 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7006 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted.

#### **INTERRUPTS**

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INTL}}$ ) is set when the right port writes to memory location 3FFE (HEX). The left port clears the interrupt by reading address location 3FFE. Likewise, the right port interrupt flag ( $\overline{\text{INTR}}$ ) is set when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory location 3FFF.

The message (8 bits) at 3FFE or 3FFF is user-defined. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table 1 for the interrupt operation.

# **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical

<sup>1.</sup> This table denotes a sequence of events for only one of the eight semaphores on the IDT7006.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7006 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7006 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

# WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7006 RAM array in width while using busy logic, one master part is used to decide which side of the RAMs array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7006 RAM the busy pin is an output if the part is used as a master (M/ $\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave (M/ $\overline{S}$  pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the  $P_i/\overline{W}$  signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

#### SEMAPHORES

The IDT7006 is an extremely fast Dual-Port 16K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT7006 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7006s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7006 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in

system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7006 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the  $\overline{\text{SEM}}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{\text{OE}}$ , and  $R/\overline{\text{W}}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read

value is latched into one side's output register when that side's semaphore select  $(\overline{SEM})$  and output enable  $(\overline{OE})$  signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal  $(\overline{SEM})$  or  $\overline{OE}$  to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

6.11

6

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

### **USING SEMAPHORES—SOME EXAMPLES**

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7006's Dual-Port RAM. Say the 16K x 8 RAM was to be divided into two 8K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two

processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT7006 Semaphore Logic

# **ORDERING INFORMATION**



2738 drw 22



# HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM

IDT7025S/L

### **FEATURES:**


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
  - Military: 35/45/55/70ns (max.)
  - Commercial: 25/35/45/55ns (max.)
- · Low-power operation
  - IDT7025S
    - Active: 750mW (typ.)
    - Standby: 5mW (typ.)
  - IDT7025L
    - Active: 750mW (typ.)
    - Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT7025 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading

more than one device

- M/S = H for BUSY output flag on Master M/S = L for BUSY input on Slave
- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- · Battery backup operation—2V data retention
- TTL-compatible, single 5V (±10%) power supply
- Available in 84-pin PGA, quad flatpack and PLCC, and 100-pin Thin Quad Plastic Flatpack
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

#### DESCRIPTION:

The IDT7025 is a high-speed 8K x 16 Dual-Port Static



**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**NOVEMBER 1993** 

RAM. The IDT7025 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter a very low


standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500µW from a 2V battery.

The IDT7025 is packaged in a ceramic 84-pin PGA, an 84-pin quad flatpack, and PLCC, and a 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

### **PIN CONFIGURATIONS**





2

	63	61	60	58	55	54	51	48	46	45	42
11	I/O7L	1/O5L	1/O4L	1/O2L	I/OoL	ŌĒ∟	SEMIL	LB <sub>L</sub>	A11L	A10L	A7L
10	66	64	62	59	56	49	50	47	44	43	40
10	I/O10L	1/O8L	I/O6L	I/O3L	I/O1L	ÜBL	CEL	A12L	A9L	A8L	A5L
	67	65		1	57	53	52			41	39
09	I/O11L	I/O9L			GND	Vcc	R/WL			<b>A</b> 6L	A4L
	69	68		*				,		38	37
08	I/O13L	I/O12L								AзL	A2L
	72	71	73						33	35	34
07	I/O15L	I/O14L	Vcc			IDT7025	;		BUSYL	Aol	ĪNT∟
	75	70	74			G84-3			32	31	36
06	I/Oor	GND	GND			4-PIN PO			GND	M/S	A1L
	76	77	78			IOF VIE	•		28	29	30
05	I/O1R	I/O2R	Vcc						Aor	ĪNĪR	BUSYR
	79	80	· ·							26	27
04	I/O3R	I/O4R								A2R	A1R
	81	83	1		7	11	12	]		23	25
03	I/O5R	I/O7R			GND	GND	<u>SEM</u> R			<b>A</b> 5R	<b>A</b> 3R
	82	1	2	5	8	10	14	17	20	22	24
02	I/O6R	I/O9R	I/O10R	I/O13R	I/O15R	R/WR	Ū₿R	A11R	A8R	<b>A</b> 6R	A4R
	84	3	4	6	9	15	13	16	18	19	21
01	I/O8R	I/O11R	I/O12R	I/O14R	ŌĒR	ĹВя	CER	A12R	A10R	<b>A</b> 9R	A7R
	A	В	С	D	E	F	G	Н	J	К	L
Index											2683 drw (

# **PIN NAMES**

Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L - A12L	A0R - A12R	Address
I/OoL — I/O15L	I/OoR – I/O15R	Data Input/Output
SEML	SEMR	Semaphore Enable
UBL	ÜBR	Upper Byte Select
LBL	LBR	Lower Byte Select
INTL	INTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
N	I/S	Master or Slave Select
V	cc	Power
GI	ND	Ground

# NOTES:

- All Vcc pins must be connected to power supply.
   All GND pins must be connected to ground supply.

### TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts <sup>(1)</sup>			Out	outs	
CE	R/₩	ŌĒ	UB	LB	SEM	I/O8-15	I/O0-7	Mode
Н	Х	Х	X	Х	Н	High-Z	High-Z	Deselected: Power Down
X	Х	Х	Н	н	Н	High-Z	High-Z	Both Bytes Deselected: Power Down
L	L	X	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L.	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	Н	L	Η	L	Н	High-Z	DATAOUT	Read Lower Byte Only
L	Н	L	L	L	Н	DATAOUT	DATAOUT	Read Both Bytes
Х	Х	Н	Х	Х	Х	High-Z	High-Z	Outputs Disabled

NOTE:

1. AoL - A12L ≠ AoR - A12R

2683 tbl 01

## TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

		Inp	uts			Out	outs	
CE	R/₩	ᅊ	UB	LB	SEM	I/O8-15	I/O0-7	Mode
Н	Н	L	Х	Х	L	DATAOUT	DATAout	Read Data in Semaphore Flag
X	Н	L	Н	Н	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Н	£	Х	Х	Х	L	DATAIN	DATAIN	Write DIN0 into Semaphore Flag
X	1	X	Н	Н	L	DATAIN	DATAIN	Write DIN0 into Semaphore Flag
L	Х	Х	L	Х	L	T -		Not Allowed
L	Х	Х	Х	L	L	_		Not Allowed

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
TA	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	55 to +125	-65 to +135	ပ္
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Іоит	DC Output Current	50	50	mA

#### NOTES:

2683 tbl 03

2. VTERM must not exceed Vcc + 0.5V.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	OV	5.0V ± 10%
Commercial	0°C to +70°C	OV	5.0V ± 10%

2683 tbl 04

2683 tbl 02

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

#### NOTES:

2683 tbl 05

VIL≥ -3.0V for pulse width less than 20ns.
 VTERM must not exceed Vcc + 0.5V.

#### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

	· · · · · · · · · · · · · · · · · · ·			
Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Соит	Output Capacitance	Vout = 0V	11	pF

#### NOTE:

2683 thi 06

 This parameter is determined by device characterization but is not production tested.

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# 6

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $Vcc = 5.0V \pm 10\%$ )

			IDT7025S		IDT70		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
[ILI]	Input Leakage Current <sup>(5)</sup>	Vcc = 5.5V, Vin = 0V to Vcc	_	10		5	μА
luo	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10		5	μА
<b>V</b> OL	Output Low Voltage	IoL = 4mA	_	0.4	_	0.4	٧
Vон	Output High Voltage	IOH = -4mA	2.4		2.4	. –	٧

2683 tbl 07

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (Vcc = 5.0V ± 10%)

	_	Test			COM'L	X25 ONLY			
Symbol	Parameter	Condition	Versio	n	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
lcc	Dynamic Operating Current	CE ≤ VIL, Outputs Open SEM ≥ VIH	MIL.	S L		-	160 160	400 340	mA
	(Both Ports Active)	f = fMAX <sup>(3)</sup>	COM'L.	S L	170 170	360 310	160 160	340 290	]
ISB1	Standby Current (Both Ports — TTL	CEn = CEL≥ VIH SEMn = SEML≥ VIH	MIL.	S L	_ _		20 20	85 65	mA
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S L	25 25	70 50	20 20	70 50	
ISB2	Standby Current (One Port — TTL	CEL or CER≥ VIH Active Port Outputs Open	MIL.	S L	_		95 95	290 250	mΑ
	Level Inputs)	$\frac{f = f_{MAX}^{(3)}}{SEMR = SEM} \ge V_{IH}$	COM'L.	S L	105 105	250 220	95 95	240 210	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L			1.0 0.2	30 10	mΑ
	CMOS Level Inputs)	$ \begin{array}{l} \text{VIN} \geq \text{Vcc} - 0.2 \text{V or} \\ \text{VIN} \leq 0.2 \text{V, f} = 0^{(4)} \\ \hline \text{SEMR} = \overline{\text{SEML}} \geq \text{Vcc} - 0.2 \text{V} \\ \end{array} $	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port CEL or CER ≥ Vcc - 0.2V SEMR = SEML≥ Vcc - 0.2V	MIL.	S L	_	_	90 90	260 215	mA
		$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	СОМ'L.	S L	100 100	230 190	90 95	220 180	

#### NOTES:

- 1. X in part numbers indicates power rating (S or L)
- 2. Vcc = 5V, Ta = +25°C.
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- At Vcc≤2.0V input leakages are undefined.

2683 tbl 08

2683 tbl 09

6

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>(Continued) ( $Vcc = 5.0V \pm 10\%$ )

Symbol	Parameter	Test Condition	Versio	n	702:	5X45 Max.	7025 Typ. <sup>(2)</sup>	Max.	7025 MIL C Typ. <sup>(2)</sup>	DNLY	Unit
lcc	Dynamic Operating Current	CE VIL, Outputs Open SEM VIH	MIL.	S L	155 155	400 340	150 150	395 335	140 140	390 330	mA
	(Both Ports Active)	$f = fMAX^{(3)}$	COM'L.	S L	155 155	340 290	150 150	335 285	_	_	
ISB1	Standby Current (Both Ports — TTL	CEL = CER VIH SEMR = SEML VIH	MIL.	s L	16 16	85 65	13 13	85 65	10 10	85 65	mA
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S L	16 16	70 50	13 13	70 50	_	_	] .
ISB2	Standby Current (One Port — TTL	CER or CEL VIH Active Port Outputs Open	MIL.	S L	90 90	290 250	85 85	290 250	80 80	290 250	mA
	Level Inputs)	f = fmax <sup>(3)</sup> SEMR = SEML VIH	COM'L.	S L	90 90	240 210	85 85	240 210	_		
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER Vcc - 0.2V	MIL.	S L	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs)	VIN VCC - 0.2V or VIN 0.2V, $f = 0^{(4)}$ SEMR = SEML VCC - 0.2V	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5		_	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port CEL or CER Vcc - 0.2V SEMR = SEML Vcc - 0.2V	MIL.	S	85 85	260 215	80 80	260 215	75 75	260 215	mA
	omeo Estal inputo)	Vin Vcc - 0.2V or Vin 0.2V	COM'L.	s	85	220	80	220	_	_	
		Active Port Outputs Open, $f = fMAX^{(3)}$		L	85	180	80	180	_		

NOTES:


4. f = 0 means no address or control lines change.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only) $(V_{1.0} = 0.2V \text{ VHC} = V_{CC} - 0.2V)$

Symbol	Parameter	Test Condi	Min.	Typ. <sup>(1)</sup>	Max.	Unit	
VDR	Vcc for Data Retention	Vcc = 2V		2.0			V
ICCDR	Data Retention Current	CE VHC	MIL.	_	100	4000	μΑ
		VIN VHC or VLC	COM'L.		100	1500	
tcdr <sup>(3)</sup>	Chip Deselect to Data Retention Time	SEM VHC		0	-	_	ns
tR <sup>(3)</sup>	Operation Recovery Time	1		tRC <sup>(2)</sup>	-		ns

NOTES:
1. TA = +25°C, Vcc = 2V
2. tac = Read Cycle Time
3. This parameter is guaranteed but not tested.

### **DATA RETENTION WAVEFORM**



6.12

X in part numbers indicates power rating (S or L)

Voc = 5V, Ta = +25°C,

Att = Max, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.

#### **AC TEST CONDITIONS** Input Pulse Levels GND to 3.0V Input Rise/Fall Times 5ns Max. 1.5V Input Timing Reference Levels Output Reference Levels 1.5V **Output Load** See Figures 1 & 2




Figure 1. Output Load (5pF for Lz, tHz, tWz, tow) \* Including scope and jig.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>


			25X25 . ONLY	IDT70	25X35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CY	CLE					
tRC	Read Cycle Time	25	_	35	_	ns
tAA	Address Access Time	-	25	l —	35	ns
tACE	Chip Enable Access Time <sup>(3)</sup>		25	_	35	ns
tabe	Byte Enable Access Time <sup>(3)</sup>	_	25		35	ns
taoe	Output Enable Access Time		13		20	ns
ton	Output Hold from Address Change	3	-	3		ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3	_	3		ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>		15	-	15	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0		0		ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>	_	50		50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	12		15		ns
tsaa	Semaphore Address Access Time		30	_	40	ns

		IDT70	IDT7025X45		25X55	IDT7025X70 MIL ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
tRC	Read Cycle Time	45	l —	55	l –	70	_	ns
tAA	Address Access Time	I –	45	_	55	_	70	ns
tace	Chip Enable Access Time <sup>(3)</sup>	T -	45		55		70	ns
tabe	Byte Enable Access Time <sup>(3)</sup>	<u> </u>	45		55	_	70	ns
taoe	Output Enable Access Time	_	25		30	_	35	ns
tон	Output Hold from Address Change	3	l –	3		3	<b>—</b>	ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3		3	_	3	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>		20	l –	25	_	30	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0		0	_	0	l —	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>		50	_	50		50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	l —	15	_	15	<u> </u>	ns
tsaa	Semaphore Address Access Time		50	_	60		75	ns

NOTES:

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, CE = L, UB or LB = L, SEM = H.
4. X in part numbers indicates power rating (S or L).


# WAVEFORM OF READ CYCLES(5)



#### NOTES:

- 1. Timing depends on which signal is asserted last, OE, CE, LB, or UB.
  2. Timing depends on which signal is de-asserted firstCE, OE, LB, or UB.
  3. tebb delay is required only in case where opposite port is completing a write operation to the same address location for simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tABE, tAOE, tACE, tAA or tBDD.
- SEM = H.

# TIMING OF POWER-UP POWER-DOWN



# (6

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(5)</sup>


		IDT70 COM'L	25X25 . ONLY	IDT7025X35			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
WRITE CY	YCLE		_				
twc	Write Cycle Time	25		35	_	ns	
tew	Chip Enable to End-of-Write <sup>(3)</sup>	20	_	30	<u> </u>	ns	
taw	Address Valid to End-of-Write	20	_	30		ns	
tas	Address Set-up Time <sup>(3)</sup>	0		0	<u> </u>	ns	
twp	Write Pulse Width	20		30		ns	
twr	Write Recovery Time	0		0	<u> </u>	ns	
tow	Data Valid to End-of-Write	15	_	25	<u> </u>	ns	
tHZ	Output High-Z Time <sup>(1, 2)</sup>		15	_	15	ns	
ton	Data Hold Time <sup>(4)</sup>	0		0	_	ns	
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>	_	15	_	15	ns	
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	_	0	_	ns	
tswrd	SEM Flag Write to Read Time	10	_	10	_	ns	
tsps	SEM Flag Contention Window	10	_	10		ns	

		IDT7025X45			IDT7025X55		IDT7025X70 MIL. ONLY	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	_Max.	Unit
WRITE C'	YCLE							
twc	Write Cycle Time	45	l — _	55	_	70	_	ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	40		45	<u> </u>	50		ns
taw	Address Valid to End-of-Write	40		45	_	50	L —	ns
tas	Address Set-up Time <sup>(3)</sup>	0	Γ –	0		0	_	ns
twp	Write Pulse Width	35		40	_	50	_	ns
twr	Write Recovery Time	0	l –	0	_	0		ns
tow	Data Valid to End-of-Write	25	—	30		40	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>		20		25	_	30	ns
ton	Data Hold Time <sup>(4)</sup>	0		0	_	0	_	ns
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>	_	20	<u> </u>	25		30	ns
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0		0	_	0	<del>  -</del>	ns
tswrd	SEM Flag Write to Read Time	10		10	_	10		ns
tsps	SEM Flag Contention Window	10		10	_	10		ns


## NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. To access RAM,  $\overrightarrow{CE} = L$ ,  $\overrightarrow{UB}$  or  $\overrightarrow{LB} = L$ ,  $\overrightarrow{SEM} = H$ . To access semaphore,  $\overrightarrow{CE} = H$  and  $\overrightarrow{SEM} = L$ . Either condition must be valid for the entire tew time.
- 4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
- 5. X in part numbers indicates power rating (S or L).

# TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,3,5,8)




# TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE, UB, LB CONTROLLED TIMING(1,3,5,8)



#### NOTES:

- 1. R/W or CE or UB & LB must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low  $\overline{\mathsf{UB}}$  or  $\overline{\mathsf{LB}}$  and a low  $\overline{\mathsf{CE}}$  and a low  $R\overline{\mathsf{W}}$  for memory array writing cycle.
- 3. twn is measured from the earlier of  $\overline{CE}$  or  $\overline{R/W}$  (or  $\overline{SEM}$  or  $\overline{R/W}$ ) going high to the end-of-write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the ČE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last,  $\overline{CE}$ ,  $R/\overline{W}$  or byte control.
- Timing depends on which enable signal is de-asserted first, CE, R/W or byte control.
- 8. If OE is low during R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.


# TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



#### NOTE:

1.  $\overline{CE} = H$  or  $\overline{UB} \& \overline{LB} = H$  for the duration of the above timing (both write and read cycle).

# TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



- 1. Don = Dol = L, CEn = CEL = H, or both UB & LB = H, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- "A" may be either left or right port. "B" is the opposite port from "A".

  This parameter is measured from R/WA or SEMA going high to R/WB or SEMB going HIGH.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>

			25X25 . ONLY	IDT7025X35			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
BUSYTIM	MING (M/S̄ = H)						
tBAA	BUSY Access Time from Address Match		25	_	35	ns	
tBDA	BUSY Disable Time from Address Not Matched	-	20		30	ns	
tBAC	BUSY Access Time from Chip Enable LOW	20		30	ns		
tBDC	BUSY Disable Time from Chip Enable HIGH		17		25	ns	
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	_	5	_	ns	
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 3		Note 3	ns	
BUSY TIM	IING (M/S = L)						
twB	BUSY Input to Write <sup>(4)</sup>	0		0		ns	
twn	Write Hold After BUSY <sup>(5)</sup>	17	_	25	_	ns	
PORT-TO	-PORT DELAY TIMING						
twdd	Write Pulse to Data Delay <sup>(1)</sup>		50		60	ns	
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>	_	35	_	45	ns	


		IDT70	25X45	IDT7025X55		IDT7025X70 MIL. ONLY			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
BUSY TIM	//ING (M/S = H)								
<b>t</b> BAA	BUSY Access Time from Address Match	T -	35	—	45	_	45	ns	
tBDA	BUSY Disable Time from Address Not Matched		30	-	40	_	40	ns	
tBAC	BUSY Access Time from Chip Enable LOW		30	—	40		40	ns	
tBDC	BUSY Disable Time from Chip Enable HIGH		25	_	35		35	ns	
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	-	5	T -	5		ns	
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 3	_	Note 3	l —	Note 3	ns	
BUSY TIM	/ING (M/S = L)			•					
twB	BUSY Input to Write <sup>(4)</sup>	0	<del>-</del>	0	-	0	_	ns	
twн	Write Hold After BUSY <sup>(5)</sup>	25		25		25	_	ns	
PORT-TO	-PORT DELAY TIMING		•		•				
twdd	Write Pulse to Data Delay <sup>(1)</sup>		70		80	_	95	ns	
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>		55	_	65		80	ns	

NOTES:

- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/S = H)" or "Timing Waveform of Write With Port-To-Port Delay (M/S=L)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual) or tDDD tDW (actual).
- 4. To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.
- 6. "x" is part numbers indicates power rating (S or L).


2683 drw 13

# TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}$ (M/ $\overline{S} = H$ )




- 1. To ensure that the earlier of the two ports wins.
- 2.  $\overline{CE}L = \overline{CE}R = L$
- 3.  $\overline{OE} = L$  for the reading port.

# TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1,2) (M/S = L)




# TIMING WAVEFORM OF SLAVE WRITE (M/S = L)




6.12

# WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1) (M/S = H)



# WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING<sup>(1)</sup>( $M/\overline{S} = H$ )



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>

		IDT7025X25 IDT7025X35 COM'L ONLY					
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
INTERRU	PT TIMING				•		
tas	Address Set-up Time	0		0		ns	
twn	Write Recovery Time	0		0		ns	
tins	Interrupt Set Time	_	20	-	30	ns	
tinr	Interrupt Reset Time	_	20	_	30	ns	


			IDT7025X45		IDT7025X55		IDT7025X70 MIL. ONLY	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRUPT TIMING								
tas	Address Set-up Time	0		0	_	0	-	ns
twr	Write Recovery Time	0		0	_	0	<b>—</b>	ns
tins	Interrupt Set Time	_	35		40		50	ns
TINR	Interrupt Reset Time	_	35		40	_	50	ns


NOTE

<sup>1. &</sup>quot;x" in part numbers indicates power rating (S or L).

# 6

# WAVEFORM OF INTERRUPT TIMING(1)





### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

## **TRUTH TABLES**

# TRUTH TABLE I — INTERRUPT FLAG(1)

	Left Port					R	ight Po	t		
R/ <b>W</b> L	CEL	OEL	A0L-A12L	INTL	R/WR	CER	ŌĒR	A0R-A12R	ĪNTR	Function
L	L	Х	1FFF	Χ	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	1FFF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	1FFE	Х	Set Left INTL Flag
Х	L	L	1FFE	H <sup>(2)</sup>	Х	Х	X	Х	Χ	Reset Left INTL Flag

#### NOTES:

- 1. Assumes BUSYL = BUSYR = H.
- 2. If BUSYL = L, then no change.
- 3. If BUSYR = L, then no change.

# TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inp	uts	Out	puts	
CEL	CER	A0L-A12L A0R-A12R	BUSYL(1)	BUSYR <sup>(1)</sup>	Function
X	Х	NO MATCH	Н	Н	Normal
H	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L.	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

2683 tbl 16

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT7025 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after
  the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low
  simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

### TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE<sup>(1)</sup>

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

#### NOTE:

2683 tbl 17

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7025.

#### **FUNCTIONAL DESCRIPTION**

The IDT7025 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7025 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted.

### **INTERRUPTS**

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INTL}}$ ) is set when the right port writes to memory location 1FFE (HEX). The left port clears the interrupt by reading address location 1FFE. Likewise, the right port interrupt flag ( $\overline{\text{INTR}}$ ) is set when the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory location 1FFF.

The message (16 bits) at 1FFE or 1FFF is user-defined. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

# **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical

6.12 16




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7025 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7025 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

# WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7025 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7025 RAM the busy pin is an output if the part is used as a master (M/ $\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave (M/ $\overline{S}$  pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the  $R/\overline{W}$  signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

### **SEMAPHORES**

The IDT7025 is an extremely fast Dual-Port 8K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of. a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT7025 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7025's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7025 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in

system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7025 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the  $\overline{SEM}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{OE}$ , and  $R/\overline{W}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read

value is latched into one side's output register when that side's semaphore select  $(\overline{SEM})$  and output enable  $(\overline{OE})$  signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal  $(\overline{SEM})$  or  $\overline{OE}$  to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

6.12

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

#### USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7025's Dual-Port RAM. Say the 8K x 16 RAM was to be divided into two 4K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two

processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT7025 Semaphore Logic

6.12

#### **ORDERING INFORMATION**



2683 drw 22



## HIGH-SPEED 32K x 8 DUAL-PORT STATIC RAM

PRELIMINARY IDT7007S/L


#### **FEATURES:**

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
  - Military: 35/45/55/70ns (max.)
  - Commercial: 25/35/45/55ns (max.)
- Low-power operation
- IDT7007S
  - Active: 750mW (typ.) Standby: 5mW (typ.)
- IDT7007L
  - Active: 750mW (typ.)
  - Standby: 1mW (typ.)
- · IDT7007 easily expands data bus width to 16 bits or

more using the Master/Slave select when cascading more than one device

- M/S = H for BUSY output flag on Master
   M/S = L for BUSY input on Slave
- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- TTL-compatible, single 5V (±10%) power supply
- Available in 68-pin PGA and PLCC and a 64-pin TQFP
- Industrial temperature range (–40°C to +85°C) is available, tested to military electrical specifications

#### **FUNCTIONAL BLOCK DIAGRAM**



1. (MASTER): BUSY is output; (SLAVE): BUSY is input.

2. BUSY and INT outputs are non-tri-stated push-pull.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

**NOVEMBER 1993** 

### **DESCRIPTION:**

The IDT7007 is a high-speed 32K x 8 Dual-Port Static RAM. The IDT7007 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in

memory. An automatic power down feature controlled by  $\overline{\text{CE}}$  permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power.


The IDT7007 is packaged in a 64-pin pin quad flatpack, a 64-pin PLCC, and a 80-pin thin plastic quad flatpack, TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

#### **PIN CONFIGURATIONS**



# 6

### PIN CONFIGURATIONS (Continued)



11		51 A5L	50 A4L	48 A2L	46 Aol	44 BUSYL	42 W̄S	40 INTR	38 A1R	36 A3R							
10	53 A7L	52 A6L	49 A3L	47 A1L	45 INTL	43 GND	41 BUSYR	39 Aor	37 A2R	35 A4R	34 A5R						
09	55 A9L	54 A8L								32 A7R	33 A6R						
08	57 A11L	56 A10L								30 A9R	31 A8R						
07	59 VCC	58 A12L	IDT7007							28 A11R	29 A10R						
06	61 A14L	60 A13L		G68-1 68-PIN PGA TOP VIEW						68-PIN PGA						26 GND	27 A12R
05	63 SEML	62 CEL								[2						24 A14R	25 A13R
04	65 ŌĒL	64 R/WL								22 SEMR	23 CER						
03	67 I/OoL	66 N/C								20 ÖER	21 R/WR						
02	68 I/O1L	1 I/O2L	3 I/O4L	5 GND	7 I/O7L	9 GND	11 I/O1R	13 Vcc	15 I/O4R	18 I/O7R	19 N/C						
01	<u></u>	2 I/O3L	4 I/O5L	6 I/O6L	8 Vcc	10 I/OoR	12 I/O2R	14 I/O3R	16 I/O5R	17 I/O6R							
INDE	A	В	С	D	Е	F	G	Н	J	К	L						
HUL	^										2940 drw 0						

## **PIN NAMES**

Left Port	Right Port	Names				
CEL	CER	Chip Enable				
R/WL	R/WR	Read/Write Enable				
ŌĒL	ŌĒR	Output Enable				
Aol – A14L	A0R - A14R	Address				
1/OoL - 1/O7L	I/Oor I/O7R	Data Input/Output				
SEML	SEMR	Semaphore Enable				
ĪNTL	ĪNTR	Interrupt Flag				
BUSYL	BUSYR	Busy Flag				
N	/S	Master or Slave Select				
V	cc	Power				
G	ND	Ground				
		2940 tbl 01				

- All Vcc pins must be connected to power supply.
   All GND pins must be connected to ground supply.

# 6

#### TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

	Inp	uts <sup>(1)</sup>		Outputs	
CE	R/₩	<u>OE</u>	SEM	I/O0-7	Mode
Н	Х	Х	Н	High-Z	Deselected: Power Down
L.	L	Х	Н	DATAIN	Write to Memory
L	Н	L	Н	DATAOUT	Read Memory
X	Х	Н	Х	High-Z	Outputs Disabled

NOTE:

1. AOL — A14L " AOR — A14R

2940 tbl 02

# TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	Inp	uts		Outputs		
CE	R/₩	OE	SEM	I/O0-7	Mode	
Н	Н	L	L	DATAOUT	Read Data in Semaphore Flag	
н	F	Х	L	DATAIN	Write DING into Semaphore Flag	
L	Х	Х	L		Not Allowed	

2940 tbl 03

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit						
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧						
Та	Operating Temperature	0 to +70	-55 to +125	°C						
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C						
Тѕтс	Storage Temperature	–55 to +125	-65 to +150	ç						
lout	DC Output Current	50	50	mA						

#### NOTE:

2940 tbl 0

2. VTERM must not exceed Vcc + 0.5V.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	٥V	5.0V ± 10%
Commercial	0°C to +70°C	OV	5.0V ± 10%

2940 tbl 05

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

#### NOTES:

2940 tbl 06

- 1. V<sub>IL</sub> ≥ -3.0V for pulse width less than 20ns.
- 2. VTERM must not exceed Vcc + 0.3V.

#### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = OV	11	pF
Соит	Output Capacitance	Vout = 0V	11	pF

#### NOTE:

2940 tbl 07

5

 This parameter is determined by device characterization but is not production tested.

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $Vcc = 5.0V \pm 10\%$ )

			IDT7	IDT7007S		IDT7007L		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit	
[ILI]	Input Leakage Current <sup>(5)</sup>	Vcc = 5.5V, Vin = 0V to Vcc		10		5	μА	
ILO	Output Leakage Current	CE = VIH, VOUT = 0V to Vcc		10	_	5	μА	
Vol	Output Low Voltage	IOL = 4mA		0.4		0.4	٧	
Vон	Output High Voltage	1он = <b>– 4mA</b>	2.4		2.4	_	٧	

2940 tbl 08

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1) (Vcc = $5.0V \pm 10\%$ )

		Test			7007 COM'L	7X25 ONLY	700	7X35	
Symbol	Parameter	Condition	Version	-	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
lcc	Dynamic Operating Current	CE ≤ VIL, Outputs Open SEM ≥ VIH	MIL.	S L	_		_	480 410	mA
	(Both Ports Active)	f = fmax <sup>(3)</sup>	COM'L.	S L	170 170	430 370	160 160	420 360	
ISB1	Standby Current (Both Ports — TTL	CER = CEL≥ VIH SEMR = SEML≥ VIH	MIL.	S L	_ :	_	_	100 80	mA
	Level Inputs)	f = fmax <sup>(3)</sup>	COM'L.	S L	25 25	85 60	20 20	85 60	
ISB2	Standby Current	CEL or CER≥ VIH	MIL.	s	-	_		350	mA
ļ	(One Port — TTL	Active Port Outputs Open		L	_	_		300	
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S	105	300	95	290	
		SEMR = SEML≥ VIH		L	105	265	95	255	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CEn ≥ Vcc - 0.2V	MIL.	S L	_		_	35 12	mA
	CMOS Level Inputs)	Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V, f = $0^{(4)}$ SEMR = SEML≥ Vcc - 0.2V	COM'L.	S L	1.0 0.2	18 6	1.0 0.2	18 6	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port CEL or CER ≥ Vcc - 0.2V SEMR = SEML≥ Vcc - 0.2V	MIL.	S L			_	310 260	mA
	Civios Level inputs)	VIN ≥ VCC - 0.2V or VIN ≤ 0.2V	COM'L.	s	100	275	90	265	
		Active Port Outputs Open f = fmax <sup>(3)</sup>		L	100	230	90	215	

#### NOTES:

- 1. X in part numbers indicates power rating (S or L)
- 2. Vcc = 5V, TA = +25°C.
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1 / tRc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.

### DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>(Continued) (Vcc = 5.0V ± 10%)

		Test				7X45	7007		7007 MIL C	NLY	
Symbol	Parameter	Condition	Versio	n	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Uni
lcc	Dynamic Operating Current	CE ≤ VIL, Outputs Open SEM ≥ VIH	MIL.	S L	155 155	480 410	150 150	475 400	140 140	470 395	mA
	(Both Ports Active)	$f = fMAX^{(3)}$	COM'L.	S L	155 155	410 350	150 150	400 340	_	=	
ISB1	Standby Current (Both Ports — TTL	CEL = CER≥ VIH SEMR = SEML≥ VIH	MIL.	S L	16 16	100 80	13 13	100 80	10 10	100 80	mA
	Level Inputs)	f = fMAX <sup>(3)</sup>	COM'L.	S L	_	85 60	13 13	85 60	-		1
ISB2	Standby Current (One Port — TTL	CER or CEL≥ VIH Active Port Outputs Open	MiL.	S L	90 90	350 300	85 85	350 300	80 80	350 300	mA
	Level Inputs)	$f = f_{MAX}^{(3)}$ $\overline{SEMR} = \overline{SEML} \ge V_{IH}$	COM'L.	S	90 90	290 250	85 85	290 250	_	=	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L	1.0 0.2	35 12	1.0 0.2	35 12	1.0 0.2	35 12	mΑ
	CMOS Level Inputs)	VIN $\geq$ VCC - 0.2V or VIN $\leq$ 0.2V, f = 0 <sup>(4)</sup> $\overline{SEMR} = \overline{SEML} \geq$ VCC - 0.2V	COM'L.	S L	1.0 0.2	185 6	1.0 0.2	18 6	_	=	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port CEL or CER ≥ Vcc - 0.2V SEMR = SEML≥ Vcc - 0.2V	MIL.	S L	85 85	310 260	80 80	310 260	75 75	310 260	mA
	. ,	Vin $\geq$ Vcc - 0.2V or Vin $\leq$ 0.2V Active Port Outputs Open, $f = f_{MAX}^{(3)}$	COM'L.	S L	85 85	265 215	80 80	265 215	_	_	

X in part numbers indicates power rating (S or L)
 Vcc = 5V, TA = +25°C.
 At f = fmAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/ tRC, and using "AC Test Conditions" of input levels of GND to 3V.
 f = 0 means no address or control lines change.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
	2040 #5115




Figure 1. Output Load (5pF for tLz, tHz, twz, tow) \* Including scope and jig.

### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>

_			007X25 _ONLY	IDT70 COM'L		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CY	CLE					
tRC	Read Cycle Time	25	_	35	_	ns
tAA	Address Access Time	_	25		35	ns
tACE	Chip Enable Access Time <sup>(3)</sup>		25		35	ns
taoe	Output Enable Access Time		13	_	20	ns
tон	Output Hold from Address Change	3	_	3	i –	ns
tız	Output Low-Z Time <sup>(1, 2)</sup>	3	_	3	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>		15	_	15	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0		0	_	ns
<b>t</b> PD	Chip Disable to Power Down Time <sup>(2)</sup>	_	50	_	50	ns
tSOP	Semaphore Flag Update Pulse (OE or SEM)	12	_	15		ns
tsaa	Semaphore Address Access Time	_	30		40	ns


,		IDT70	07X45	IDT7007X55		IDT7007X70 MIL ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
tRC	Read Cycle Time	45	-	55		70	<u> </u>	ns
taa	Address Access Time	<u> </u>	45		55	_	70	ns
tACE	Chip Enable Access Time <sup>(3)</sup>	_	45		55	_	70	ns
tAOE	Output Enable Access Time		25		30		35	ns
tон	Output Hold from Address Change	3		3		3	_	ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3		3	_	3		ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>		20	-	25		30	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0		0	_	0		ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>	_	50		50	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	<u> </u>	15		15	_	ns
tsaa	Semaphore Address Access Time	_	50	_	60	<b>—</b>	75	ns

#### NOTES:

- 1. Transition is measured ±500mV from low- or high-impedance voltage with load (Figures 1 and 2).
- This parameter is guaranteed but not tested.
   To access RAM, CE = LOW, SEM = HIGH.
- 4. X in part numbers indicates power rating (S or L).

# 6


### WAVEFORM OF READ CYCLES(5)



#### NOTES:

- 1. Timing depends on which signal is asserted last,  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ .
- 2. Timing depends on which signal is de-asserted first  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ .
- 3. teop delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tage, tage, tage, tage, tage.
- 5. SEM = HIGH.

### TIMING OF POWER-UP POWER-DOWN



### AC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE**(5)

			7007X25 I'L ONLY	IDT70 COM'L	07X35 ONLY		
Symbol	Parameter	Min.	Max	Min.	Max.	Unit	
WRITE C	YCLE						
twc	Write Cycle Time	25		35		ns	
tew	Chip Enable to End-of-Write <sup>(3)</sup>	20		30	_	ns	
taw	Address Valid to End-of-Write	20		30		ns	
tas	Address Set-up Time <sup>(3)</sup>	0		0		ns	
twp	Write Pulse Width	20	_	30		ns	
twn	Write Recovery Time	0	_	0	_	ns	
tow	Data Valid to End-of-Write	15		25		ns5	
tHZ	Output High-Z Time <sup>(1, 2)</sup>		15		15	ns	
<b>t</b> DH	Data Hold Time <sup>(4)</sup>	0		0		ns	
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>		15		15	ns	
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0		0		ns	
tswrd	SEM Flag Write to Read Time	10	_	10	_	ns	
tsps	SEM Flag Contention Window	10	_	10		ns	

		IDT70	07X45	IDT7007X55		IDT7007X70 MIL, ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CY	/CLE							
twc	Write Cycle Time	45	_	55	_	70		ns
tEW	Chip Enable to End-of-Write <sup>(3)</sup>	40	_	45		50		ns
taw	Address Valid to End-of-Write	40	-	45	_	50		ns
tas	Address Set-up Time <sup>(3)</sup>	0	_	0		0	-	ns
twp	Write Pulse Width	35	_	40		50		ns
twn	Write Recovery Time	0		0	_	0	_	ns
tow	Data Valid to End-of-Write	25		30	_	40	-	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	Τ	20		25		30	ns
tDH	Data Hold Time <sup>(4)</sup>	0		0		0	_	ns
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>		20		25	_	30	ns
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	_	0	_	0		ns
tswrd	SEM Flag Write to Read Time	10		10	_	10	_	ns
tsps	SEM Flag Contention Window	10		10		10		ns

### NOTES:

1. Transition is measured ±500mV from low- or high-impedance voltage with load (Figures 1 and 2).


2. This parameter is guaranteed but not tested.

3. To access RAM,  $\overline{CE} = LOW$ ,  $\overline{SEM} = HIGH$ . To access semaphore,  $\overline{CE} = HIGH$  and  $\overline{SEM} = LOW$ . Either condition must be valid for the entire tew time. 4. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary


over voltage and temperature, the actual ton will always be smaller than the actual tow.

5. X in part numbers indicates power rating (S or L).

# TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,3,5,8)




# TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING<sup>(1,3,5,8)</sup>



#### NOTES:


- R/W or CE must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a LOW CE and a LOW R/W for memory array writing cycle.
- 3. twn is measured from the earlier of  $\overline{\text{CE}}$  or  $R/\overline{W}$  (or  $\overline{\text{SEM}}$  or  $R/\overline{W}$ ) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
- 6. Timing depends on which enable signal is asserted last,  $\overline{\text{CE}}$ , or  $R/\overline{W}$ .
- 7. Timing depends on which enable signal is de-asserted first, CE, or R/W.
- 8. If  $\overline{OE}$  is LOW during  $R\overline{W}$  controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during an  $R\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



1.  $\overline{CE}$  = H for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



- Dors = Doll = L, CER = CEL = H, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
   "A" may be either left or right port. "B" is the opposite port from "A".
   This parameter is measured from R/WA or SEMA going HIGH to R/WB or SEMB going HIGH.

- 4. If ters is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

# 6

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>


			007X25 L ONLY	IDT7	007X35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (M/S = H)					
tBAA	BUSY Access Time from Address Match	_	25	_	35	ns
tBDA	BUSY Disable Time from Address Not Matched		20	_	30	ns
tBAC	BUSY Access Time from Chip Enable LOW	_	20	_	30	ns
tBDC	BUSY Disable Time from Chip Enable HIGH		17	_	25	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		5	T -	ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	_	Note 3		Note 3	ns
BUSY TIM	MING (M/S=L)					
twB	BUSY Input to Write <sup>(4)</sup>	0	T -	0	T -	ns
twn	Write Hold After BUSY <sup>(5)</sup>	17		25	_	ns
PORT-TO	-PORT DELAY TIMING					
twdd	Write Pulse to Data Delay <sup>(1)</sup>		50		60	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>	_	35	_	45	ns

		IDT70	07X45	IDT70	07X55	IDT7007X70 MIL. ONLY			
Symbol .	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
BUSY TI	MING (M/S = H)								
tBAA	BUSY Access Time from Address Match	-	35	-	45	_	45	ns	
tBDA	BUSY Disable Time from Address Not Matched		30		40	_	40	ns	
tBAC	BUSY Access Time from Chip Enable LOW		30	<b>—</b>	40		40	ns	
<b>t</b> BDC	BUSY Disable Time from Chip Enable HIGH		25		35	_	35	ns	
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		5		5		ns	
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	_	Note 3	_	Note 3	[ —	Note 3	ns	
BUSY TIM	MING (M/S = L)								
twB	BUSY Input to Write <sup>(4)</sup>	0	I —	0 .	I —	0	I —	ns	
twn	Write Hold After BUSY <sup>(5)</sup>	25	_	25	. –	25		ns	
PORT-TO	-PORT DELAY TIMING	•							
twdd	Write Pulse to Data Delay <sup>(1)</sup>	_	70	_	80	_	95	ns	
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>		55		65		80	ns	

#### NOTES:

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/S = H)" or "Timing Waveform of Write With Port-To-Port Delay (M/S=L)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdb is a calculated parameter and is the greater of 0, twbb twp (actual) or tbbb tbw (actual).
- 4. To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.
- 6. "x" is part numbers indicates power rating (S or L).


# TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}$ (M/ $\overline{S} = H$ )



#### NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2. CEL = CER = LOW
- 3.  $\overline{OE}$  = LOW for the reading port.

# TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1,2)( $M/\overline{S} = L$ )




#### 1. BUSY input equals HIGH for the writing port.

2. CEL = CER = LOW

NOTES:


# TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$




2940 drw 14

# 6

# WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1) (M/S = H)



# WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING<sup>(1)</sup>( $M/\overline{S} = H$ )



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>


		IDT700 COM'L		IDT70	07X35	
Symbol	Parameter	Min.	Max.	Min	Max.	Unit
INTERRU	PT TIMING					
tas	Address Set-up Time	0	_	0	_	ns
twn	Write Recovery Time	0		0	_	ns
tins	Interrupt Set Time		20		30	ns
tinn	Interrupt Reset Time		20		30	ns

		IDT7007X45		IDT70	07X55	IDT70 MIL.		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	IPT TIMING							
tas	Address Set-up Time	0	[ <del>-</del>	0	_	0	_	ns
twn	Write Recovery Time	0		0		0	_	ns
tins	Interrupt Set Time		35		40		50	ns
tinn	Interrupt Reset Time		35		40		50	ns

NOTE:

<sup>1. &</sup>quot;x" in part numbers indicates power rating (S or L).

### WAVEFORM OF INTERRUPT TIMING(1)



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

### **TRUTH TABLES**

### TRUTH TABLE I — INTERRUPT FLAG(1)

	Le	ft Port				R	ight Po	t		
R/₩L	CEL	OEL	A0L-A14L	ĪNĪL	R/ <b>W</b> R	CER	0E <sub>R</sub>	AOR-A14R	ĪNTR	Function
L	L	Х	3FFF	Х	X	X	X	X	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	3FFF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	X	Х	L <sup>(3)</sup>	L	L	X	3FFE	Х	Set Left INTL Flag
Х	L.	L.	3FFE	H <sup>(2)</sup>	Х	Х	X	Х	Х	Reset Left INTL Flag

**NOTES:**1. Assumes  $\overline{BUSY}L = \overline{BUSY}R = HIGH$ .

2. If BUSYL = LOW, then no change.

3. If BUSYR = LOW, then no change.

6.13

# TRUTH TABLE II — ADDRESS BUSY ARBITRATION

		lnp	uts	Out	puts	
CI	ĒL.	CER	A0L-A14L A0R-A14R	BUSYL(1)	BUSYR <sup>(1)</sup>	Function
X	<u> </u>	Х	NO MATCH	Н	Н	Normal
H	1	Х	MATCH	Н	Н	Normal
$\overline{}$	<	Н	MATCH	Н	Н	Normal
		L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

NOTES:

2940 tbl 18

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT7007 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- 2. LOW if the inputs to the opposite port were stable prior to the address and enable inputs of this port. HIGH if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs cannot be LOW simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

#### TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

2940 thi 19

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7007.

#### **FUNCTIONAL DESCRIPTION**

The IDT7007 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7007 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  HIGH). When a port is enabled, access to the entire memory array is permitted.

#### INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mailbox or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INTL}}$ ) is set when the right port writes to memory location 7FFE (HEX). The left port clears the interrupt by reading address location 7FFE. Likewise, the right port interrupt flag ( $\overline{\text{INTR}}$ ) is set when the left port writes to memory location 7FFF (HEX) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory location 7FFF. The message (8 bits) at 7FFE or 7FFF is user-defined. If the interrupt function is not used, address locations 7FFE and

7FFF are not used as mail boxes, but as part of the random access memory. Refer to Table 1 for the interrupt operation.

#### **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal opera-

tion can be programmed by tying the BUSY pins HIGH. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port LOW.

The busy outputs on the IDT 7007 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

# WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7007 RAM array in width while using busy logic, one master part is used to decide which side of the RAMs array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7007 RAM the busy pin is an output if the part is used as a master ( $M/\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave ( $M/\overline{S}$  pin = L) as shown in Figure 3.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7007 RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the R/W signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

#### **SEMAPHORES**

The IDT7007 is an extremely fast Dual-Port 16K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from

accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both HIGH.

Systems which can best use the IDT7007 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7007s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7007 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

6

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7007 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the  $\overline{\text{SEM}}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{\text{OE}}$ , and  $\overline{\text{RIW}}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{SEM}$ ) and output enable ( $\overline{OE}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{SEM}$  or  $\overline{OE}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side is request latch. The second side's flag will now stay low until its easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.




Figure 4. IDT7007 Semaphore Logic

2940 drw 21

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

#### USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7007's Dual-Port RAM. Say the 16K x 8 RAM was to be divided into two 8K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were

successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.


The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

#### ORDERING INFORMATION



2940 drw 22



# HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM


PRELIMINARY IDT7026S/L

#### **FEATURES:**

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
  - Military: 35/45/55/70ns (max.)
  - Commercial: 25/35/45/55ns (max.)
- · Low-power operation
  - IDT7026S
    - Active: 750mW (typ.)
  - Standby: 5mW (typ.)
  - IDT7026L
    - Active: 750mW (typ.) Standby: 1mW (typ.)
- · Separate upper-byte and lower-byte control for

multiplexed bus compatibility

- IDT7026 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master
   M/S = L for BUSY input on Slave
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- TTL-compatible, single 5V (±10%) power supply
- · Available in 84-pin PGA, and PLCC
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications



- 1. (MASTER): BUSY is output; (SLAVE): BUSY is input.
- 2. BUSY outputs are non-tri-stated push-pull.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

#### **DESCRIPTION:**

The IDT7026 is a high-speed 16K x 16 Dual-Port Static RAM. The IDT7026 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in

memory. An automatic power down feature controlled by  $\overline{\text{CE}}$  permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power.

The IDT7026 is packaged in a ceramic 84-pin PGA, an 84-pin quad flatpack, and PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

#### **PIN CONFIGURATIONS**



	63	61	60	58	55	54	51	48	46	45	42
11	1/07L	I/O5L	I/O4L	I/O2L	I/OoL	ŌĒL	SEML	<u>LB</u> L	A12L	A11L	AsL
	66	64	62	59	56	49	50	47	44	43	40
10	I/O10L	I/O8L	I/O6L	I/O3L	I/O1L	UBL	CEL	A13L	A10L	A9L	A6L
	67	65			57	53	52		•	41	39
09	I/O11L	I/O9L			GND	Vcc	R/WL			A7L	A5L
	69	68	1					•		38	37
80	I/O13L	I/O12L								A4L	A3L
	72	71	73						33	35	34
07	I/O15L	I/O14L	Vcc			IDT7026	i		BUSYL	A1L	AoL
	75	70	74			G84-3			32	31	36
06	I/Oor	GND	GND			4-PIN PO			GND	M/S	A2L
	76	77	78			101 1121	•		28	29	30
05	I/O1R	1/O2R	Vcc						A1R	Aor	BUSYR
	79	80								26	27
$ \sim 4$											
04	I/O3R	I/O4R								АзR	A <sub>2</sub> R
	I/O3R 81	I/O4R 83			7	11	12	ļ .		A3R 23	A2R 25
03					7 GND	11 GND	12 SEMR				
	81	83	2	5				17	20	23	25
	81 1/O5R	83 I/O7R	2 I/O10R	5 I/O13R	GND	GND	SEMR	17 A12R	20 A9R	23 <b>A</b> 6R	25 <b>A</b> 4R
03	81 1/O5R	83 I/O7R		l	GND 8	GND 10	SEMR		l	23 A6R	25 A4R
03	81 I/O5R 82 I/O6R	83 I/O7R 1 I/O9R	I/O10R	I/O13R	GND 8 I/O15R	GND 10 R/WR	SEMR 14 UBR	A12R	A9R	23 A6R 22 A7R	25 A4R 24 A5R
03	81 I/O5R 82 I/O6R	83  /O7R                                     	I/O10R	I/O13R 6	GND 8 I/O15R	GND  10  R/WR  15	SEMR  14  UBR  13	A12R	A9R	23 A6R 22 A7R	25 A4R 24 A5R

#### PIN NAMES

Left Port	Right Port	Names		
CEL	CER	Chip Enable		
R∕ <b>W</b> L	R/WR	Read/Write Enable		
<u>OE</u> L	ŌĒR	Output Enable		
A0L – A13L	A0R A13R	Address		
I/O0L - I/O15L	I/Oor - I/O15R	Data Input/Output		
SEML	<u>SEM</u> R	Semaphore Enable		
<del>UB</del> L	ÜBR	Upper Byte Select		
<u>LB</u> L	LBR	Lower Byte Select		
BUSYL	BUSYR	Busy Flag		
N	I/S	Master or Slave Select		
V	cc	Power		
Gi	ND	Ground		
		2939 tbl 0		

- All Vcc pins must be connected to power supply.
   All GND pins must be connected to ground supply.

#### TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts <sup>(1)</sup>			Outputs		
CE	R/₩	ŌĒ	UB	LB	SEM	I/O8-15	I/O0-7	Mode
Н	Х	Х	Х	Х	Н	High-Z	High-Z	Deselected: Power Down
Х	Х	Х	Н	Н	Н	High-Z	High-Z	Both Bytes Deselected: Power Down
L	L	Х	L.	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	Ĺ	X	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L.	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	Н	L	Τ	L	Н	High-Z	DATAout	Read Lower Byte Only
L	Н	L	Ĺ.	L	Н	DATAOUT	DATAOUT	Read Both Bytes
X	Х	Н	Х	Х	Х	High-Z	High-Z	Outputs Disabled

NOTE:

1. AoL - A13L ≠ AOR - A13R

2939 tbl 02

#### TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	Inputs					Outputs		
CE	R/₩	ᅊ	ŪB .	LB	SEM	1/08-15	I/O0-7	Mode
Н	Н	L	Х	Х	L	DATAout	DATAOUT	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Н	4	X	Х	Х	L	DATAIN	DATAIN	Write DING into Semaphore Flag
Х	<i>F</i>	Х	Н	Н	L	DATAIN	DATAIN	Write DINO into Semaphore Flag
L	Х	Х	L	Х	L.	T -	_	Not Allowed
L	Х	Х	Х	L	L	_		Not Allowed

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ô
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ô
lout	DC Output Current	50	50	mA

#### NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 0.5V.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	ΟV	5.0V ± 10%
Commercial	0°C to +70°C	٥V	5.0V ± 10%

2939 tbl 05

2939 tbl 03

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

#### NOTE:

2939 tbl 06

- 1.  $V_{IL} \ge -3.0V$  for pulse width less than 20ns.
- 2. VTERM must not exceed Vcc + 0.3V.

#### **CAPACITANCE** (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	Vin = 0V	11	pF
Соит	Output Capacitance	Vout = 0V	11	pF

#### NOTE:

2939 tbl 07

4

 This parameter is determined by device characterization but is not production tested.

6.14

2939 tbl 09

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

			IDT7026S		IDT70		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
[Iu]	Input Leakage Current <sup>(5)</sup>	Vcc = 5.5V, ViN = 0V to Vcc	_	10	_	5	μА
ILO	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10	_	5	μА
Vol	Output Low Voltage	IOL = 4mA	_	0.4	_	0.4	٧
<b>V</b> он	Output High Voltage	IOH = -4mA	2.4	-	2.4		V

2939 tbl 08

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (Vcc = $5.0V \pm 10\%$ )

		Test				COM, F	X25 ONLY	7026		
Symbol	Parameter	Condition		Version	n	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
Icċ	Dynamic Operating Current	CE ≤ VIL, Outputs Open SEM ≥ VIH		MIL.	SL		=	160 160	480 410	mA
	(Both Ports Active)	$f = fMAX^{(3)}$	•	COM'L.	S L	170 170	430 370	160 160	410 350	
ISB1	Standby Current (Both Ports — TTL	CER = CEL≥ VIH SEMR = SEML≥ VIH	-	MIL.	S L	_	_	20 20	100 80	mA
	Level Inputs)	f = fMAX <sup>(3)</sup>	Ī	COM'L.	S L	25 25	85 60	20 20	85 60	
ISB2	Standby Current (One Port — TTL	CEL or CER≥ VIH Active Port Outputs Open		MIL.	S L	_ _	_	95 95	350 300	mA
	Level Inputs)	f = fMAX <sup>(3)</sup> SEMR = SEML≥ VIH	Ī	COM'L.	S L	105 105	300 265	95 95	290 255	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V		MIL.	S L	1 1	_	1.0 0.2	35 12	mA
	CMOS Level Inputs)	Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V, f = 0 <sup>(4)</sup> SEMR = SEML≥ Vcc - 0.2V	Ī	COM'L.	S L	1.0 0.2	18 6	1.0 0.2	18 6	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port CEL or CER ≥ Vcc - 0.2V SEMR = SEML≥ Vcc - 0.2V		MIL.	S L	_	_	90 90	310 260	mA
	,	Vin ≥ Vcc - 0.2V or	Ī	COM'L.	S	100	275	90	265	
		VIN ≤ 0.2V Active Port Outputs Open, f = fMAX <sup>(3)</sup>			L	100	230	95	215	

#### NOTES:

- 1. X in part numbers indicates power rating (S or L)
- 2. Vcc = 5V, Ta = +25°C.

4. f = 0 means no address or control lines change.

6.14 5

<sup>3.</sup> At f = fmx, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>(Continued) (Vcc = 5.0V ± 10%)

		Test				6X45		SX55	7026 MIL 0	DNLY	
Symbol	Parameter	Condition	Versio	n	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
lcc	Dynamic Operating Current	CE ≤ VIL, Outputs Open SEM ≥ VIH	MIL.	S L	155 155	480 410	150 150	475 400	140 140	470 395	mA
	(Both Ports Active)	f = fmax <sup>(3)</sup>	COM'L.	S L	155 155	410 350	150 150	400 340			
ISB1	Standby Current (Both Ports — TTL	CEL = CER≥ VIH SEMR = SEML≥ VIH	MIL.	S L	16 16	100 80	13 13	100 80	10 10	100 80	mA
	Level Inputs)	f = fmax <sup>(3)</sup>	COM'L.	S L	16 16	85 60	13 13	85 60	_		
ISB2	Standby Current (One Port — TTL	CEn or CEL≥ VIH Active Port Outputs Open	MIL.	S L	90 90	350 300	85 85	350 300	80 80	350 300	mA
	Level Inputs)	f = fmax <sup>(3)</sup> SEMR = SEML≥ VIH	COM'L.	S L	90 90	290 250	85 85	290 250	_	_	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	s L	1.0 0.2	35 12	1.0 0.2	35 12	1.0 0.2	35 12	mΑ
	CMOS Level Inputs)	VIN $\geq$ VCC - 0.2V or VIN $\leq$ 0.2V, f = 0 <sup>(4)</sup> $\overline{SEMR} = \overline{SEML} \geq$ VCC - 0.2V	COM'L.	S L	1.0 0.2	18 6	1.0 0.2	18 6	_	_	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port CEL or CER ≥ Vcc - 0.2V SEMR = SEML≥ Vcc - 0.2V	MIL.	S L	85 85	310 260	80 80	310 260	75 75	310 260	mA
		$VIN \ge VCC - 0.2V$ or $VIN \le 0.2V$ Active Port Outputs Open, $f = fMAX^{(3)}$	COM'L.	S L	85 85	265 215	80 80	265 215	_	_	

#### NOTES:

4. f = 0 means no address or control lines change.

X in part numbers indicates power rating (S or L)
 Vcc = 5V, Ta = +25°C.
 At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/ tRC, and using "AC Test Conditions" of input levels of GND to 3V.

#### **AC TEST CONDITIONS**

AO 1201 001151110110	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
	2939 tbl 12




Figure 1. Output Load (5pF for tLz, tHz, twz, tow) \* Including scope and jig.

### **AC ELECTRICAL CHARACTERISTICS OVER THE** OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>

		IDT7026X25 COM'L ONLY		IDT70	26X35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CY	CLE					
tRC	Read Cycle Time	25		35	_	ns
taa	Address Access Time		25	_	35	ns
tACE	Chip Enable Access Time <sup>(3)</sup>	_	25	-	35	ns
tabe	Byte Enable Access Time <sup>(3)</sup>	_	25	-	35	ns
<b>t</b> AOE	Output Enable Access Time		13	_	20	ns
ton	Output Hold from Address Change	3		3		ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3	-	3	-	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	15	-	15	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0		0	<u> </u>	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>		50	-	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	12	_	15	_	ns
tsaa	Semaphore Address Access Time		30	<del>-</del>	40	ns

		IDT7026X45		IDT7026X55		IDT7026X70 MIL ONLY			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
READ CY	READ CYCLE								
tRC	Read Cycle Time	45	_	55	_	70	—	ns	
taa	Address Access Time	45		55	_	70	ns		
tACE	Chip Enable Access Time <sup>(3)</sup>		45		55	—	70	ns	
tabe	Byte Enable Access Time <sup>(3)</sup>	l –	45		55	_	70	ns	
tAOE	Output Enable Access Time	_	25		30	_	35	ns	
ton	Output Hold from Address Change	3		3	_	3		ns	
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3	_	3	_	3	_	ns	
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	20	_	25	_	30	ns	
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0	<u> </u>	0	_	ns	
tPD	Chip Disable to Power Down Time <sup>(2)</sup>		50	_	50		50	ns	
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	— .	15		15	_	ns	
tsaa	Semaphore Address Access Time	-	50	l —	60	_	75	ns	

#### NOTES:

2939 tbl 13


7

<sup>1.</sup> Transition is measured ±500 mV from low- or high-impedance voltage with load (Figures 1 and 2).

This parameter is guaranteed but not tested.
 To access RAM, CE = LOW, UB or LB = LOW, SEM = HIGH.

<sup>4.</sup> X in part numbers indicates power rating (S or L).


### WAVEFORM OF READ CYCLES(5)



#### NOTES:

- 1. Timing depends on which signal is asserted last,  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{LB}$ , or  $\overline{UB}$ .
- 2. Timing depends on which signal is de-asserted first  $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{LB}$ , or  $\overline{UB}$ .
- 3. tabb delay is required only in case where opposite port is completing a write operation to the same address location for simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tABE, tAGE, tAGE, tAG or tBDD.
- 5. SEM = HIGH.

### TIMING OF POWER-UP POWER-DOWN



### **AC ELECTRICAL CHARACTERISTICS OVER THE** OPERATING TEMPERATURE AND SUPPLY VOLTAGE (5)


		IDT7026X25 COM'L ONLY		IDT7026X35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE CY	YCLE					
twc	Write Cycle Time	25	-	35	l —	ns
tEW	Chip Enable to End-of-Write <sup>(3)</sup>	20	_	30	<u> </u>	ns
taw	Address Valid to End-of-Write		_	30	_	ns
tas	Address Set-up Time <sup>(3)</sup>	0	_	0	<u> </u>	ns
twp	Write Pulse Width	20	_	30	_	ns
twr	Write Recovery Time	0		0		ns
tDW	Data Valid to End-of-Write	15		25	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	15		15	ns
tDH	Data Hold Time <sup>(4)</sup>	0	_	0	l —	ns
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>	_	15	_	15	ns
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	_	0		ns
tswrd	SEM Flag Write to Read Time	10	_	10	_	ns
tsps	SEM Flag Contention Window	10	_	10	_	ns

		IDT7026X45		IDT70	026X55 IDT7026X70 MIL. ONLY				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
WRITE C	WRITE CYCLE								
twc	Write Cycle Time	45		55	—	70		ns	
tew	Chip Enable to End-of-Write <sup>(3)</sup>	40		45		50	_	ns	
taw	Address Valid to End-of-Write	40 —		45		50	_	ns	
tas	Address Set-up Time <sup>(3)</sup> 0 — 0		0	-	0	l —	ns		
twp	Write Pulse Width	35		40	_	50	_	ns	
twn	Write Recovery Time	0		0	_	0	-	ns	
tow	Data Valid to End-of-Write	25	_	30	_	40	- T	ns	
tHZ	Output High-Z Time <sup>(1, 2)</sup>		20		25	_	30	ns	
tDH	Data Hold Time <sup>(4)</sup>	0	l –	0		0	_	ns	
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>	— 20		<b>—</b>	25	_	30	ns	
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	_	0		0		ns	
tswrd	SEM Flag Write to Read Time	10		10	_	10		ns	
tsps	SEM Flag Contention Window	10	_	10	_	10	_	ns	


NOTES:

- 1. Transition is measured ±500mV from low- or high-impedance voltage with load (Figures 1 and 2).
- This parameter is guaranteed but not tested.
   To access RAM, CE = LOW, UB or LB = LOW, SEM = HIGH. To access semaphore, CE = HIGH and SEM = LOW. Either condition must be valid for the entire tew time.
- 4. The specification for tor must be met by the device supplying write data to the RAM under all operating conditions. Although tor and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 5. X in part numbers indicates power rating (S or L).

### TIMING WAVEFORM OF WRITE CYCLE NO. 1. R/W CONTROLLED TIMING(1,3,5,8)




### TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE, UB, LB CONTROLLED TIMING(1,3,5,8)



#### NOTES:

- 1. R/W or CE or UB & LB must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a LOW \overlap fa and a LOW \overlap E and a LOW \overlap E and a LOW R/\overlap for memory array writing cycle.
- 3. twn is measured from the earlier of  $\overline{\text{CE}}$  or  $\overline{\text{R/W}}$  (or  $\overline{\text{SEM}}$  or  $\overline{\text{R/W}}$ ) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
- 6. Timing depends on which enable signal is asserted last,  $\overline{\text{CE}}$ ,  $R/\overline{W}$  or byte control.
- Timing depends on which enable signal is de-asserted first, CE, R/W or byte control.
- 8. If  $\overline{\text{OE}}$  is LOW during R/ $\overline{\text{W}}$  controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{\text{OE}}$  is HIGH during an R/ $\overline{\text{W}}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.


### TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING. EITHER SIDE(1)



#### NOTE:

1.  $\overline{CE}$  = HIGH or  $\overline{UB}$  &  $\overline{LB}$  = HIGH for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



#### NOTES:

- 1. Don = DoL = LOW, OER = CEL = HIGH, or both UB & UB = HIGH, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle
- "A" may be either left or right port. "B" is the opposite port from "A".
   This parameter is measured from R/Wa or SEMa going HIGH to R/WB or SEMB going HIGH.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>


		IDT7026X25 COM'L ONLY		IDT7026X35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TIM	BUSY TIMING (M/S=H)					
tBAA	BUSY Access Time from Address Match	_	25		35	ns
<b>t</b> BDA	BUSY Disable Time from Address Not Matched		20	_	30	ns
<b>t</b> BAC	BUSY Access Time from Chip Enable LOW	SY Access Time from Chip Enable LOW 20				ns
tBDC	BUSY Disable Time from Chip Enable HIGH	_	17		25	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		5		ns
<b>t</b> BDD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 3	_	Note 3	ns
BUSY TIM	IING (M/S=L)					
twB	BUSY Input to Write <sup>(4)</sup>	0	_	0	_	ns
twн	Write Hold After BUSY <sup>(5)</sup> 17 -				_	ns
PORT-TO	-PORT DELAY TIMING					
twdd	Write Pulse to Data Delay <sup>(1)</sup>		50	_	60	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>	<u> </u>		_	45	ns

		IDT7026X45		IDT70	DT7026X55 IDT7026X MIL. ONL			
Symbol	Parameter	Min. Max.		Min.	Max.	Min.	Max.	Unit
BUSY TIM	BUSY TIMING (M/ $\overline{S}$ = H)							
tBAA	BUSY Access Time from Address Match		35	_	45		45	ns
tBDA	BUSY Disable Time from Address Not Matched	<b>—</b> 30		_	40		40	ns
tBAC	BUSY Access Time from Chip Enable LOW	ess Time from Chip Enable LOW — 30		_	40		40	ns
tBDC	BUSY Disable Time from Chip Enable HIGH	<b>—</b> 25			35		35	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		5		5		ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	_	Note 3	_	Note 3	_	Note 3	ns
BUSY TIM	IING (M/S=L)							
twB	BUSY Input to Write <sup>(4)</sup>	0		0		0		ns
twн	Write Hold After BUSY <sup>(5)</sup>	25 —		25	_	25		ns
PORT-TO	PORT-TO-PORT DELAY TIMING							
twdd	Write Pulse to Data Delay <sup>(1)</sup>	_	70		80		95	ns
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>		55		65		80	ns

#### NO,TES:


- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/S = HIGH)" or "Timing Waveform of Write With Port-To-Port Delay (M/S=LOW)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, twbd twp (actual) or tbbd tbw (actual).
- 4. To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.
- 6. "x" is part numbers indicates power rating (S or L).

# TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}$ (M/ $\overline{S} = H$ )




- 1. To ensure that the earlier of the two ports wins.
- CEL = CER = LOW
- 3.  $\overline{OE}$  = LOW for the reading port.


# TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1,2) (M/S = L)




# TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$



### WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1) (M/S = H)



# WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING<sup>(1)</sup>( $M/\overline{S} = H$ )



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

### TRUTH TABLE I — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1.	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

2683 tbl 16

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7026.

# 6

# TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inp	outs	Out	puts	
CEL	CER	A0L-A13L A0R-A13R	BUSYL(1)	BUSYR <sup>(1)</sup>	Function
Χ	Х	NO MATCH	Н	Н	Normal
Н	Х	матсн	Н	H	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

2683 tbl 17

- Pins <u>BUSY</u>L and <u>BUSY</u>R are both outputs when the part is configured as a master. Both are inputs when configured as a slave. <u>BUSY</u>x outputs on the IDT7026 are push pull, not open drain outputs. On slaves the <u>BUSY</u>x input internally inhibits writes.
- LOW if the inputs to the opposite port were stable prior to the address and
  enable inputs of this port. HIGH if the inputs to the opposite port became
  stable after the address and enable inputs of this port. If tars is not met,
  either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs
  cannot be LOW simultaneously.
- Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

#### FUNCTIONAL DESCRIPTION

The IDT7026 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7026 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  HIGH). When a port is enabled, access to the entire memory array is permitted.

#### **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins HIGH. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port LOW.

The busy outputs on the IDT 7026 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

# WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7026 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7026 RAM the busy pin is an output if the part is used as a master ( $M/\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave ( $M/\overline{S}$  pin = H) as shown in Figure 3.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7026 RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the  $P/\overline{W}$  signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

#### **SEMAPHORES**

The IDT7026 is an extremely fast Dual-Port 16K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard

CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by  $\overline{\text{CE}}$ , the Dual-Port RAM enable, and  $\overline{\text{SEM}}$ , the semaphore enable. The  $\overline{\text{CE}}$  and  $\overline{\text{SEM}}$  pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where  $\overline{\text{CE}}$  and  $\overline{\text{SEM}}$  are both HIGH.

Systems which can best use the IDT7026 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7026's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7026 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7026 in a separate memory space from the Dual-Port RAM. This

address space is accessed by placing a low input on the  $\overline{\text{SEM}}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{\text{OE}}$ , and  $R/\overline{\text{W}}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{SEM}$ ) and output enable ( $\overline{OE}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{SEM}$  or  $\overline{OE}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a




Figure 4. IDT7026 Semaphore Logic

one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

#### USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7026's Dual-Port RAM. Say the 16K x 16 RAM was to be divided into two 8K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of

Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.


The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

#### ORDERING INFORMATION



2939 drw 19



### HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM

PRELIMINARY IDT70261S/L

#### **FEATURES:**

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Commercial: 25/35/45/55ns (max.)
- · Low-power operation
  - IDT70261S

Active: 750mW (typ.)

Standby: 5mW (typ.)

- IDT70261L


Active: 750mW (typ.) Standby: 1mW (typ.)

- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70261 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- M/S = H for BUSY output flag on Master M/S = L for BUSY input on Slave
- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- TTL-compatible, single 5V (±10%) power supply
- Available in 100-pin Thin Quad Plastic Flatpack

#### **DESCRIPTION:**

The IDT70261 is a high-speed 16K x 16 Dual-Port Static RAM. The IDT70261 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-



COMMERCIAL TEMPERATURE RANGES

**NOVEMBER 1993** 

32-bit or wider memory system applications results in fullspeed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter a very low

standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500µW from a 2V battery.

The IDT70261 is packaged in a 100-pin TQFP.

#### PIN CONFIGURATIONS



#### **PIN NAMES**

Left Port	Right Port	Names
CEL	<del>CE</del> R	Chip Enable
R∕ŴL	R/WR	Read/Write Enable
OEL.	<del>OE</del> R	Output Enable
A0L - A13L	A0R - A13R	Address
I/O0L - I/O15L	I/OoR - I/O15R	Data Input/Output
SEML	SEMR	Semaphore Enable
<del>UB</del> L	<del>UB</del> R	Upper Byte Select
<del>I.B</del> ı.	LBR	Lower Byte Select
BUSYL	BUSYR	Busy Flag
M	1/S	Master or Slave Select
V	cc	Power
G	ND	Ground
		3039 tbl 0

#### NOTES:

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.

## 6

#### TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	its <sup>(1)</sup>			Out	outs	
CE	R/₩	OE	UB	[B	SEM	I/O8-15	I/O0-7	Mode
Н	Х	X	Χ	Х	Н	High-Z	High-Z	Deselected: Power Down
X	Х	Х	Н	Н	Н	High-Z	High-Z	Both Bytes Deselected: Power Down
L	L	Х	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	Н	L	I	L	Н	High-Z	DATAOUT	Read Lower Byte Only
L	Н	L	L	L	Н	DATAOUT	DATAOUT	Read Both Bytes
Х	Х	Н	Х	Х	Х	High-Z	High-Z	Outputs Disabled

NOTE: 1. AoL — A13L " AOR — A13R

3039 tbl 02

### TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

		Inp	uts			Out	outs	
CE	R/₩	ŌĒ	UB	ĽΒ	SEM	I/O8-15	I/O0-7	Mode
Н	Н	Г	Χ	Х	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Н	<i></i>	Х	Х	X	L	DATAIN	DATAIN	Write DINO into Semaphore Flag
Х	£	X	Н	Н	L	DATAIN	DATAIN	Write DINO into Semaphore Flag
L	Х	X	L	Х	L		_	Not Allowed
L	Х	Х	Χ	L	L	_		Not Allowed

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

ADSUL	JIE MAXIMUM RATINGS	o`	
Symbol	Rating	Commercial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	>
TA	Operating Temperature	0 to +70	ŷ
TBIAS	Temperature Under Bias	-55 to +125	ç
Тѕтс	Storage Temperature	-55 to +125	ŷ
lout	DC Output Current	50	mA

#### NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 0.5V.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	OV	5.0V ± 10%

3039 tbl 05

3039 tht 03

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

#### NOTE:

3039 tbl 06

- 1. Vile -3.0V for pulse width less than 20ns.
- 2. VTERM must not exceed Vcc + 0.3V.

### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	Vin = 0V	11	pF
Соит	Output Capacitance	Vour = 0V	11	рF

#### NOTE:

3039 tbl 07

 This parameter is determined by device characterization but is not production tested.

6.15

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

			IDT70	0261S	IDT70		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
ILI	Input Leakage Current <sup>(5)</sup>	Vcc = 5.5V, Vin = 0V to Vcc	_	10	-	5	μА
[lLO]	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10	_	5	μА
Vol	Output Low Voltage	IOL = 4mA		0.4		0.4	٧
Vон	Output High Voltage	IOH = -4mA	2.4		2.4	_	٧

3039 thi 08

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> ( $Vcc = 5.0V \pm 10\%$ )

		Test			7026	1X25	7026	1X35	$\Box$
Symbol	Parameter	Condition	Version	n	Тур. <sup>(2)</sup>	Max.	Тур. <sup>(2)</sup>	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE ≤ VIL, Outputs Open SEM ≥ VIH f = fMAX <sup>(3)</sup>	COM'L.	S L	170 170	430 370	160 160	410 350	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	CER = CEL≥ VIH SEMR = SEML≥ VIH f = fMAX <sup>(3)</sup>	COM'L.	S L	25 25	85 60	20 20	85 60	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	CEL or CER≥ ViH Active Port Outputs Open f = fMax <sup>(3)</sup> SEMn = SEML≥ ViH	COM'L.	S L	105 105	300 265	95 95	290 255	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports CEL and CER ≥ Vcc - 0.2V Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V, f = 0 <sup>(4)</sup> SEMR = SEMi.≥ Vcc - 0.2V	COM'L.	SL	1.0 0.2	18 6	1.0 0.2	18 6	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port $\overline{\text{CE}}$ L or $\overline{\text{CE}}$ R $\geq$ Vcc - 0.2V $\overline{\text{SEM}}$ R = $\overline{\text{SEM}}$ L $\geq$ Vcc - 0.2V $\overline{\text{Vin}} \geq$ Vcc - 0.2V or $\overline{\text{Vin}} \leq$ 0.2V $\overline{\text{Active Port Outputs Open,}}$ f = fMaX <sup>(3)</sup>	COM'L.	SL	100 100	275 230	90 95	265 215	mA

#### NOTES:

- 1. X in part numbers indicates power rating (S or L)
- 2. Vcc = 5V, TA = +25°C.
- 3. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1 / tRC, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.

### DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1) (Vcc = 5.0V ± 10%)

		Test			7026	70261X45		1X55	
Symbol	Parameter	Condition	Version	on	Тур. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE ≤ VIL, Outputs Open SEM ≥ VIH f = fMAX <sup>(3)</sup>	COM'L.	S L	155 155	410 350	150 150	400 340	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	$\begin{array}{l} \overline{CER} = \overline{CE} \succeq VIH \\ \overline{SEMR} = \overline{SEML} \succeq VIH \\ f = fMAX^{(3)} \end{array}$	COM'L.	S L	16 16	85 60	13 13	85 60	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	CEL or CER≥ VIH Active Port Outputs Open f = fMAX <sup>(3)</sup> SEMR = SEML≥ VIH	COM'L.	S L	90 90	290 250	85 85	290 250	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports CEL and CER ≥ Vcc - 0.2V Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V, f = 0 <sup>(4)</sup> SEM <sub>R</sub> = SEML≥ Vcc - 0.2V	COM'L.	S L	1.0 0.2	18 6	1.0 0.2	18 6	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port ŒL or ŒR ≥ Vcc - 0.2V SEMR = SEML≥ Vcc - 0.2V ViN ≥ Vc 265 ViN ≤ 0.2V Active Port Outputs Open, f = fMax <sup>(3)</sup>	COM'L.	SL	85 85	265 215	90 80	265 215	mA

NOTES:

<sup>1.</sup> X in part numbers indicates power rating (S or L)

2. Vcc = 5V, TA = +25°C.

3. At f = fmxx, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.

4. f = 0 means no address or control lines change.

#### **AC TEST CONDITIONS**

10 120. 00.00	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
	3039 tbl 12




Figure 1. Output Load (5pF for tLz, tHz, tWz, tow) \* Including scope and jig.

### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>

		1	DT70:	25X25	IDT70	25X35	
Symbol	Parameter	T.	/lin.	Max.	Min.	Max.	Unit
READ CY	CLE						
tRC	Read Cycle Time		25	_	35	_	ns
tAA	Address Access Time			25		35	ns
tACE	Chip Enable Access Time <sup>(3)</sup>	Ţ.	_	25	_	35	ns
tabe	Byte Enable Access Time <sup>(3)</sup>		_	25		35	ns
tAOE	Output Enable Access Time		_	13		20	ns
ton	Output Hold from Address Change		3		3		ns
tı.z	Output Low-Z Time <sup>(1, 2)</sup>		3	_	3	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>			15	_	15	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>		0	_	0	_	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>			50	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)		12	_	15	_	ns
tsaa	Semaphore Address Access Time		_	30	_	40	ns

		IDT70261X45		IDT70	261 X55	
Symbol	Parameter	Min.	Min. Max.		Max.	Unit
READ CY	CLE					
tRC	Read Cycle Time	45	_	55		ns
tAA	Address Access Time		45	_	55	ns
tACE	Chip Enable Access Time <sup>(3)</sup>	_	45	_	55	ns
tabe	Byte Enable Access Time <sup>(3)</sup>	_	45	_	55	ns
tAOE	Output Enable Access Time		25	_	30	ns
tон	Output Hold from Address Change	3		3		ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3		3	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	20	_	25	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0	_	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>	_	50		50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15	_	ns
tsaa	Semaphore Address Access Time	_	50	_	60	ns


6.15

#### NOTES:

<sup>1.</sup> Transition is measured  $\pm 500 \text{mV}$  from low or high impedance voltage with load (Figures 1 and 2).

This parameter is guaranteed but not tested.
 To access RAM, CE = L, UB or LB = L, SEM = H.
 X in part numbers indicates power rating (S or L).


### WAVEFORM OF READ CYCLES(5)



#### NOTES:

- Timing depends on which signal is asserted last, OE, CE, LB, or UB.
   Timing depends on which signal is de-asserted firstCE, OE, LB, or UB.
- 3. teop delay is required only in case where opposite port is completing a write operation to the same address location for simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tABE, tAOE, tACE, tAA or tBDD.
- SEM = H.

#### **TIMING OF POWER-UP POWER-DOWN**



### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (5)


		IDT702	61X25	IDT702	261X35	
Symbol	Parameter	Parameter Min. Max.		Min.	Max.	Unit
WRITE C	YCLE					
twc	Write Cycle Time	25		35	l —	ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	20		30	<u> </u>	ns
taw	Address Valid to End-of-Write	20		30	_	ns
tas	Address Set-up Time <sup>(3)</sup>	0		0		ns
twp	Write Pulse Width	20	<del>-  </del>	30		ns
twr	Write Recovery Time	0		0	_	ns
tow	Data Valid to End-of-Write	15		25	_	. ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	15	_	15	ns
tDH	Data Hold Time <sup>(4)</sup>	0	-	0		ns
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>		15	_	15	ns
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0		0		ns
tswrd	SEM Flag Write to Read Time	. 10		10	<u> </u>	ns
tsps	SEM Flag Contention Window	10	<u> </u>	10		ns

		IDT702	61X45	IDT70261X45 IDT70261X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE C	/CLE					
twc	Write Cycle Time	45		55	_	ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	40	_	45	_	ns
taw	Address Valid to End-of-Write	40	_	45		ns
tas	Address Set-up Time <sup>(3)</sup>	0	_	0		ns
twp	Write Pulse Width	35	_	40	l –	ns
twr	Write Recovery Time	0	_	0	_	ns
tow	Data Valid to End-of-Write	25	_	30		ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>		20		25	ns
tDH	Data Hold Time <sup>(4)</sup>	0	_	0	_	ns
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>	-	20	-	25	ns
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	10		10		ns
tsps	SEM Flag Contention Window	10	-	10	_	ns


- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- This parameter is guaranteed but not tested.

  To access RAM,  $\overline{CE} = L$ ,  $\overline{UB}$  or  $\overline{LB} = L$ ,  $\overline{SEM} = H$ . To access semaphore,  $\overline{CE} = H$  and  $\overline{SEM} = L$ . Either condition must be valid for the entire tew time.
- 4. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual toH will always be smaller than the actual tow.
- 5. X in part numbers indicates power rating (S or L).

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,3,5,8)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE, UB, LB CONTROLLED TIMING(1,3,5,8)




#### NOTES:

- 1. R/W or CE or UB & LB must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twe) of a low UB or LB and a low CE and a low RW for memory array writing cycle.

  3. twn is measured from the earlier of CE or RW (or SEM or R/W) going high to the end of write cycle.
- During this period, the I/O pins are in the output state and input signals must not be applied.
- If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- Timing depends on which enable signal is asserted last,  $\overline{CE}$ ,  $R/\overline{W}$  or byte control.
- Timing depends on which enable signal is de-asserted first, CE, R/W or byte control.
- If  $\overline{OE}$  is low during R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


## TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



#### NOTE:

1.  $\overline{CE} = H$  or  $\overline{UB} \& \overline{LB} = H$  for the duration of the above timing (both write and read cycle).

### TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



#### NOTES:

- 1. Don = DoL = L,  $\overline{CE}$ n =  $\overline{CE}$ L = H, or both  $\overline{UB}$  &  $\overline{UB}$  = H, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/WA or SEMA going high to R/WB or SEMB going high.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

## ß

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>

		IDT70	261X25	IDT70	261X35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TIM	IING (M/S = H)					
tbaa	BUSY Access Time from Address Match	<u> </u>	25		35	ns
tBDA	BUSY Disable Time from Address Not Matched		20		30	ns
tBAC	BUSY Access Time from Chip Enable LOW	-	20	_	30	ns
tBDC	BUSY Disable Time from Chip Enable HIGH	<b>—</b>	17	_	25	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	l –	5		ns
<b>t</b> BDD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 3	_	Note 3	ns
BUSY TIM	IING (M/S = L)					
twB	BUSY Input to Write <sup>(4)</sup>	0	_	0	_	ns
twH	Write Hold After BUSY <sup>(5)</sup>	17	_	25	_	ns
PORT-TO	-PORT DELAY TIMING					
twdd	Write Pulse to Data Delay <sup>(1)</sup>		50		60	ns
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>	T	35	_	45	ns
		IDT70	261X45	IDT702	DT70261X55	
		L	1 11	<del></del>	Max.	Unit
Symbol	Parameter	Min.	Max.	Min.	wax.	Offic
	Parameter IING (M/S = H)	Min.	мах.	Min.	Wax.	TOTIL
	<u> </u>	Min.	35	Min.	45	ns
BUSY TIM	IING (M/S = H)	Min.	1	Min.		· · · · ·
BUSY TIM	IING (M/S = H) BUSY Access Time from Address Match		35	Min.	45	ns
BUSY TIM tBAA tBDA	HING (M/S = H)  BUSY Access Time from Address Match  BUSY Disable Time from Address Not Matched		35 30	Min.     -     -     -     -	45 40	ns ns
BUSY TIME  tBAA  tBDA  tBAC	BUSY Access Time from Address Match BUSY Disable Time from Address Not Matched BUSY Access Time from Chip Enable LOW		35 30 30	Min.	45 40 40	ns ns ns
BUSY TIME  tBAA  tBDA  tBAC  tBDC	BUSY Disable Time from Chip Enable HIGH		35 30 30	_ _ _ _	45 40 40	ns ns ns
BUSY TIM  1BAA  1BDA  1BBC  1BDC  1APS  1BDD	BUSY Disable Time from Chip Enable HIGH  BUSY Disable Time from Chip Enable HIGH  Arbitration Priority Set-up Time <sup>(2)</sup>		35 30 30 25 —	_ _ _ _	45 40 40 35 —	ns ns ns ns
BUSY TIM  1BAA  1BDA  1BBC  1BDC  1APS  1BDD	BUSY Access Time from Address Match  BUSY Disable Time from Address Not Matched  BUSY Access Time from Chip Enable LOW  BUSY Disable Time from Chip Enable HIGH  Arbitration Priority Set-up Time <sup>(2)</sup> BUSY Disable to Valid Data <sup>(3)</sup> BUSY Input to Write <sup>(4)</sup>		35 30 30 25 —	_ _ _ _	45 40 40 35 —	ns ns ns ns
BUSY TIME  TEMA  T	BUSY Access Time from Address Match  BUSY Disable Time from Address Not Matched  BUSY Access Time from Chip Enable LOW  BUSY Disable Time from Chip Enable HIGH  Arbitration Priority Set-up Time <sup>(2)</sup> BUSY Disable to Valid Data <sup>(3)</sup>		35 30 30 25 — Note 3		45 40 40 35 —	ns ns ns ns
BUSY TIM  TEMA  TE	BUSY Access Time from Address Match  BUSY Disable Time from Address Not Matched  BUSY Access Time from Chip Enable LOW  BUSY Disable Time from Chip Enable HIGH  Arbitration Priority Set-up Time <sup>(2)</sup> BUSY Disable to Valid Data <sup>(3)</sup> BUSY Input to Write <sup>(4)</sup>	- - - - 5 -	35 30 30 25 — Note 3	- - - - 5 -	45 40 40 35 —	ns ns ns ns ns
BUSY TIME  TEMA  T	BUSY Disable Time from Address Not Matched  BUSY Disable Time from Address Not Matched  BUSY Access Time from Chip Enable LOW  BUSY Disable Time from Chip Enable HIGH  Arbitration Priority Set-up Time <sup>(2)</sup> BUSY Disable to Valid Data <sup>(3)</sup> BING (M/S = L)  BUSY Input to Write <sup>(4)</sup> Write Hold After BUSY <sup>(5)</sup>	- - - - 5 -	35 30 30 25 — Note 3	- - - - 5 -	45 40 40 35 —	ns ns ns ns ns


NOTES:

2020 #61 15

- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/S = H)" or "Timing Waveform of Write With Port-To-Port Delay (M/S=L)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual) or tDDD tDW (actual).
- 4. To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.
- 6. "x" is part numbers indicates power rating (S or L).

3039 drw 11

## TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}$ (M/ $\overline{S} = H$ )




NOTES:

1. To ensure that the earlier of the two ports wins.


2.  $\overline{CE}_L = \overline{CE}_R = L$ 

3.  $\overline{OE} = L$  for the reading port.

## TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1,2) (M/S = L)




## TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$




6.15

## 6

## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1) (M/S = H)



## WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING<sup>(1)</sup>( $M/\overline{S} = H$ )



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>

		IDT7025X25		IDT70	25X35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
INTERRU	PT TIMING					
tas	Address Set-up Time	0		0	_	ns
twn	Write Recovery Time	0	_	0		ns
tins	Interrupt Set Time	_	20	<u> </u>	30	ns
tinn	Interrupt Reset Time		20		30	ns
		IDT7025X45				
		IDT70	25X45	IDT70	25X55	
Symbol	Parameter	IDT70 Min.	25X45 Max.	IDT70 Min.	25X55 Max.	Unit
	Parameter PT TIMING					Unit
						Unit
INTERRU	PT TIMING	Min.		Min.		
INTERRU	PT TIMING Address Set-up Time	Min.		Min.		ns

NOTE:

1. "x" in part numbers indicates power rating (S or L).

### WAVEFORM OF INTERRUPT TIMING(1)



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

### **TRUTH TABLES**

## TRUTH TABLE I — INTERRUPT FLAG<sup>(1)</sup>

	Le	ft Port			Right Port					
R/₩L	CEL	OEL	A0L-A12L	INTL	R/ <b>W</b> R	CER	ŌĒR	AOR-A12R	ĪNTR	Function
L	L	Х	3FFF	Χ	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
X	Х	X	Х	Х	Х	L	L	3FFF	H <sup>(3)</sup>	Reset Right INTR Flag
X	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	3FFE	Х	Set Left INTL Flag
Х	L	L	3FFE	H <sup>(2)</sup>	Х	Х	Х	Х	Х	Reset Left INTL Flag

#### NOTES:

- 1. Assumes BUSYL = BUSYR = H.
- 2. If  $\overline{BUSY}L = L$ , then no change.
- 3. If BUSYR = L, then no change.

14

## 6

## TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inp	outs	Out	puts	
CEL	CEL CER A0L-A13L A0R-A13R		BUSYL(1)	BUSYR <sup>(1)</sup>	Function
X	X	NO MATCH	Η	Н	Normal
Н	X	матсн	H	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L.	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

2683 tbl 18

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70261 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- 2. Lif the inputs to the opposite port were stable prior to the address and enable inputs of this port. Hif the inputs to the opposite port became stable after the address and enable inputs of this port. If the inputs of this port is not met, either BUSYL or BUSYR = Low will result. BUSYR and BUSYR outputs cannot be low simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless

#### TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	. 1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

#### NOTE:

2683 tbl 19

#### **FUNCTIONAL DESCRIPTION**

The IDT70261 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70261 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted.

#### INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INTL}}$ ) is set when the right port writes to memory location 3FFE (HEX). The left port clears the interrupt by reading address location 3FFE. Likewise, the right port interrupt flag ( $\overline{\text{INTR}}$ ) is set when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory location 3FFF. The message (16 bits) at 3FFE or 3FFF is user-defined. If the interrupt function is not used, address locations 3FFE and

3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

#### **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the  $M/\overline{S}$  pin. Once in slave mode the  $\overline{BUSY}$  pin operates solely as a write inhibit input pin. Normal opera-


<sup>1.</sup> This table denotes a sequence of events for only one of the eight semaphores on the IDT70261.

tion can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70261 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70261 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70261 RAM the busy pin is an output if the part is used as a master ( $M/\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave ( $M/\overline{S}$  pin = H) as shown in Figure 3.



3039 drw 18

Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70261 RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the  $P(\overline{W})$  signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

#### **SEMAPHORES**

The IDT70261 is an extremely fast Dual-Port 16K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the sema-

phore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT70261 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70261's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70261 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once

6

the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70261 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the  $\overline{\text{SEM}}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{\text{OE}}$ , and  $R/\overline{\text{W}}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select  $(\overline{SEM})$  and output enable  $(\overline{OE})$  signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal  $(\overline{SEM})$  or  $\overline{OE})$  to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a sema-




Figure 4. IDT70261 Semaphore Logic

3039 drw 19

phore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

#### USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70261's Dual-Port RAM. Say the 16K x 16 RAM was to be divided into two 8K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section

of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be as-


signed different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

#### ORDERING INFORMATION



3039 drw 20



## **HIGH-SPEED** 2K X 8 FOURPORT™ STATIC RAM

IDT7052S/L

#### **FEATURES:**

 High-speed access Military: 35/45ns (max.)

Commercial: 25/35/45ns (max.)

Low-power operation

— IDT7052S

Active: 750mW (typ.) Standby: 10mW (typ.)

— IDT7052L

Active: 750mW (typ.) Standby: 1.5mW (typ.)

· Fully asynchronous operation from each of the four ports:

P1, P2, P3, P4

- Versatile control for write-inhibit: separate BUSY input to control write-inhibit for each of the four ports
- · Battery backup operation—2V data retention
- TTL-compatible; single 5V (±10%) power supply
- · Available in several popular hermetic and plastic packages for both through-hole and surface mount
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications


#### DESCRIPTION:

The IDT7052 is a high-speed 2K x 8 FourPort Static RAM designed to be used in systems where multiple access into a common RAM is required. This FourPort Static RAM offers increased system performance in multiprocessor systems that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.

The IDT7052 is also designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same FourPort RAM location.

The IDT7052 provides four independent ports with separate control, address, and I/O pins that permit independent. asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very low power standby power mode.

#### **FUNCTIONAL BLOCK DIAGRAM**



FourPort is a trademark of Integrated Device Technology, Inc.


**NOVEMBER 1993** 

Fabricated using IDT's CMOS high-performance technology, this four port RAM typically operates on only 750mW of power. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming  $50\mu W$  from a 2V battery.

The IDT7052 is packaged in a ceramic 108-pin PGA and a plastic 132-pin quad flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

### **PIN CONFIGURATIONS**

81	80	77	74	72	69	68	65	63	60	57	54	
R/W P2	NC	A7 P2	A5 P2	<b>А</b> з Р2	Ao P2	Ao P3	A3 P3	A <sub>5</sub> P3	A <sub>7</sub> P3	NC	R/₩ P3	1
84	83	78	76	73	70	67	64	61	59	56	53	
BUSY P2	OE P2	As P2	A <sub>10</sub> P2	A4 P2	A <sub>1</sub> P2	A <sub>1</sub> P3	A4 P3	A <sub>10</sub> P3	A8 P3	OE P3	BUSY P3	1
87	86	82	79	75	71	66	62	58	55	51	50 .	
A2 P1	A <sub>1</sub> P1	CE P2	A9 P2	A6 P2	A <sub>2</sub> P2	A₂ P3	A <sub>6</sub> P3	A9 P3	CE P3	A1 P4	A <sub>2</sub> P4	1
90	88	85							52	49	47	
A5 P1	Аз Р1	Ao P1							A <sub>0</sub> P4	A3 P4	A <sub>5</sub> P4	٥
92	91	89	1						48	46	45	
A <sub>10</sub> P1	A6 P1	A <sub>4</sub> P1							A <sub>4</sub> P4	A <sub>6</sub> P4	A <sub>10</sub> P4	0
95	94	93	1						44	43	42	
As P1	A7 P1	<b>V</b> cc				7052 08-1			GND	A <sub>7</sub> P4	A <sub>8</sub> P4	C
96	97	98	1						39	40	41	1
A9 P1	NC	CE P1				VIEW 2,3)			CE P4	NC	A9 P4	C
99	100	102	1						35	37	38	
R∕₩ P1	OE P1	I/O₀ P1							GND	OE P4	R/W P4	٥
101	103	106	1						31	34	36	1
BUSY P1	I/O <sub>1</sub> P1	GND							GND	VO7 P4	BUSY P4	C
104	105	1	4	В	12	17	21	25	28	32	33	
I/O2 P1	I/O3 P1	I/O <sub>6</sub> P1	Vcc	GND	Vcc	Vcc	GND	Vcc	I/O <sub>2</sub> P4	I/O <sub>5</sub> P4	I/O <sub>6</sub> P4	0
107	2	5	7	10	13	16	19	22	24	29	30	
I/O4 P1	I/O7 P1	I/O <sub>0</sub> P2	I/O <sub>2</sub> P2	I/O4 P2	I/O6 P2	I/O1 P3	I/O3 P3	I/O5 P3	I/O7 P3	I/O3 P4	I/O4 P4	0
108	3	6	9	11	14	15	18	20	23	26	27	ŀ
I/O5 P1	NC	I/O <sub>1</sub> P2	I/O3 P2	I/O5 P2	I/O7 P2	I/O <sub>0</sub> P3	I/O2 P3	I/O4 P3	I/O <sub>6</sub> P3	I/Oo P4	I/O <sub>1</sub> P4	٥
A	В	С	D	Ε	F	G	Н	J	K	L	М	
											2674 drw 0	2
						in PGA View						



#### 132-Pin PLASTIC QUAD FLATPACK Top View

#### NOTES:

- All Vcc pins must be connected to the power supply.
- All GND pins must be connected to the ground supply.
- 3. NC denotes no-connect pin.

#### PIN CONFIGURATIONS

Symbol	Pin Name
Ao P1 – A10 P1	Address Lines – Port 1
Ao P2 – A10 P2	Address Lines – Port 2
Ao P3 - A10 P3	Address Lines - Port 3
Ao P4 - A10 P4	Address Lines - Port 4
I/Oo P1 I/O7 P1	Data I/O Port 1
I/Oo P2 - I/O7 P2	Data I/O – Port 2
I/Oo P3 – I/O7 P3	Data I/O – Port 3
I/Oo P4 I/O7 P4	Data I/O Port 4
R∕W P1	Read/Write – Port 1
R∕W P2	Read/Write – Port 2
R∕W P3	Read/Write – Port 3
R∕W P4	Read/Write – Port 4
GND	Ground
CE P1	Chip Enable – Port 1
CE P2	Chip Enable – Port 2
CE P3	Chip Enable – Port 3
CE P4	Chip Enable – Port 4
OE P1	Output Enable – Port 1
OE P2	Output Enable – Port 2
OE P3	Output Enable – Port 3
OE P4	Output Enable – Port 4
BUSY P1	Write Disable – Port 1
BUSY P2	Write Disable – Port 2
BUSY P3	Write Disable – Port 3
BUSY P4	Write Disable Port 4
Vcc	Power

2674 tbl 01

### **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
TA	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
Тѕтс	Storage Temperature	-55 to +125	_65 to +150	ô
Іоит	DC Output Current	50	50	mA

#### NOTE:

2674 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

#### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = OV	11	pF
Соит	Output Capacitance	Vout = 0V	- 11	pF

#### NOTE:

2674 tbl 03

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	oV	5.0V ± 10%
Commercial	0°C to +70°C	٥V	5.0V ± 10%

2674 tbl 04

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Symbol	Farameter	(41111.	Typ.	WAX.	OIIL
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	-	6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

- NOTE:
  1. VIL (min.) = -3.0V for pulse width less than 20ns.
- 2. VTERM must not exceed Vcc + 0.5V.

This parameter is determined by device characterization but is not production tested.

## 6

2674 tbl 07

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc = 5.0V ± 10%)

		IDT7052S		IDT7			
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current <sup>(7)</sup>	Vcc = 5.5V, ViN = 0V to Vcc		10		5	μА
[lLO]	Output Leakage Current	CE = VIH, VOUT = 0V to Vcc		10	_	5	μА
Vol	Output Low Voltage	IOL = 4mA		0.4		0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4		2.4		V

2674 tbl 06

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1, 2, 6)</sup> ( $Vcc = 5.0V \pm 10\%$ )

		Test		IDT70	52x25 <sup>(3)</sup>	IDT7	052x35	IDT7	052x45		
Symbol	Parameter	Condition	Vers	ion	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
ICC1	Operating Power Supply Current	CE ≤ VIL Outputs Open	MIL.	S L			150 150	360 300	150 150	360 300	mA
	(All Ports Active)	$f = 0^{(4)}$	COM'L.	S L	150 150	300 250	150 150	300 250	150 150	300 250	
ICC2	Dynamic Operating Current	CE ≤ ViL Outputs Open	MIL.	S L	_	-	210 180	395 330	195 170	390 325	mA
	(All Ports Active)	$f = fMAX^{(5)}$	COM'L.	S	225 195	350 305	210 180	335 290	195 170	330 285	
ISB	Standby Current (All Ports — TTL	$\overline{CE} \ge V_{IH}$ $f = f_{MAX}^{(5)}$	MIL.	S L	_	_	40 35	110 80	35 30	105 75	mA
	Level Inputs)		COM'L.	S L	60 50	85 70	40 35	75 60	35 30	70 55	
ISB1	Full Standby Current (All Ports — All	All Ports CE ≥ Vcc - 0.2V	MIL.	S L	_	_	1.5 .3	30 4.5	1.5 .3	30 4.5	mA
	CMOS Level Inputs)	$Vin \ge Vcc - 0.2V \text{ or } Vin \le 0.2V, f = 0^{(4)}$	COM'L.	S L	1.5 .3	15 1.5	1.5 .3	15 1.5	1.5 .3	15 1.5	

#### NOTES:

- 1. "x" in part number indicates power rating (S or L).
- 2. Vcc = 5V, TA = +25°C for Typ.
- 3.  $0^{\circ}$ C to +70°C temperature range only.
- 4. f = 0 means no address or control lines change.
- 5. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 6. For the case of one port, divide the above appropriate current by four.
- 7. At Vcc≤2.0V input leakages are undefined.

### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

Symbol	Parameter	Test Condition		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V		2.0	_	_	٧
ICCDR	Data Retention Current	CE ≥ VHC	MIL.		25	1800	μΑ
		Vin ≥ VHC or ≤ VLC	COM'L.		25	600	
tcdR <sup>(3)</sup>	Chip Deselect to Data Retention Time			0	_		ns
tR <sup>(3)</sup>	Operation Recovery Time	·		tRC <sup>(2)</sup>			ns

#### NOTES:

- 1. Vcc = 2V, Ta = +25°C
- 2. tRc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

#### LOW Vcc DATA RETENTION WAVEFORM



### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
	2674 tbl 09




Figure 1. Output Load (5pF for tLz, tHz, twz, tow) \*Including scope and jig


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

		IDT7052S25 <sup>(1)</sup> IDT7052L25 <sup>(1)</sup>			52S35 52L35	IDT70 IDT70	] ]	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
trc	Read Cycle Time	25	_	35	l –	45	_	ns
taa	Address Access Time	_	25		35		45	ns
tACE	Chip Enable Access Time		25		35		45	ns
tAOE	Output Enable Access Time		15		25		30	ns
ton	Output Hold from Address Change	0		0		0	_	ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3	_	5		5		ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>		15	_	15		20	ns
<b>t</b> PU	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0		0		ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>	T	20		50		50	ns

#### NOTES:


- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3.  $0^{\circ}$ C to +70°C temperature range only.

## TIMING WAVEFORM OF READ CYCLE NO. 1, ANY PORT(1, 2, 4)



6.16

## TIMING WAVEFORM OF READ CYCLE NO. 2, ANY PORT(1, 3)



#### NOTES:

- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled, CE = VIL.
- 3. Addresses valid prior to or coincident with CE transition low.
- 4.  $\overline{OE} = VIL.$

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

		IDT7052S25 <sup>(7)</sup> IDT7052L25 <sup>(7)</sup>			)52S35 )52L35		)52S45 )52L45	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	/CLE							
twc	Write Cycle Time	25	_	35	_	45	_	ns
tew	Chip Enable to End-of-Write	20	_	30		35		ns
taw	Address Valid to End-of-Write	20	_	30		35	_	ns
tas	Address Set-up Time	0		0	-	0	_	ns
twp	Write Pulse Width <sup>(3)</sup>	20		30		35		ns
twr	Write Recovery Time	0		0	_	0		ns
tow	Data Valid to End-of-Write	15		20		20		ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>		15		15	-	20	ns
tDH	Data Hold Time	0	_	0		0	_	ns
twz	Write Enabled to Output in High-Z <sup>(1, 2)</sup>		15	_	15	_	20	ns
tow	Output Active from End-of-Write <sup>(1, 2)</sup>	0	_	0	1	0	_	ns
twdd	Write Pulse to Data Delay <sup>(4)</sup>		45	_	55	_	65	ns
todo	Write Data Valid to Read Data Delay <sup>(4)</sup>		35	_	45	_	55	ns
BUSY INF	BUSY INPUT TIMING							
twB	Write to BUSY <sup>(5)</sup>	0	-	0	_	0	-	ns
twн	Write Hold After BUSY <sup>(6)</sup>	15	l —	20		20		ns

#### NOTES:


2674 tbl 11

7


- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. Specified for  $\overrightarrow{OE}$  at high (refer to "Timing Waveform of Write Cycle", Note 7).
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
- 5. To ensure that the write cycle is inhibited during contention.
- 6. To ensure that a write cycle is completed after contention.
- 7. 0°C to +70°C temperature range only.

6.16

### TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1, 2, 3, 7)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING(1, 2, 3, 5)




#### NOTES:

- 1. R/W or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low CE and a low R/W.
- 3. two is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 7. If  $\overline{OE}$  is low during a  $R.\overline{W}$  controlled write cycle, the write pulse width must be the larger of two or (twz+ tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If  $\overline{OE}$  is high during an  $R.\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

2698 tbl 12


## TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(1, 2, 3)



#### NOTES:

- 1. Assume BUSY input at HI and CE at LO for the writing port.
- 2. Write cycle parameters should be adhered to in order to ensure proper writing.
- Device is continuously enabled for any of the reading ports which has its OE at LO.

### TIMING WAVEFORM OF WRITE WITH BUSY INPUT



### **FUNCTIONAL DESCRIPTION**

The IDT7052 provides four ports with separate control. address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by CE. The CE controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected (CE high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control  $(\overline{OE})$ . In the read mode, the port's  $\overline{OE}$  turns on the output drivers when set LOW. READ/WRITE conditions are illustrated in the table below.

#### TABLE I – READ/WRITE CONTROL


	Any	Port <sup>(1</sup>	)	
R/₩	CE	Œ	D0-7	Function
X	Н	Х	Z	Port Disabled and in Power Down Mode
Х	Н	Х	Z	CEP1 = CEP2 = CEP3 = CEP4 = H Power Down Mode, ISB or ISB1
L	L	Х	DATAIN	Data on port written into memory <sup>(2, 3)</sup>
Н	L	L	DATAOUT	Data in memory output on port
X	Х	Н	Z	High impedance outputs

#### NOTES:

- 1. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance
- 2. If BUSY = LOW, data is not written.
- 3. For valid write operation, no more than one port can write to the same address location at the same time.

6.16 9

#### ORDERING INFORMATION



2674 drw 12



### HIGH-SPEED 36K (4K x 9-BIT) SYNCHRONOUS DUAL-PORT RAM

**IDT7099S** 

#### **FEATURES:**

- High-speed clock-to-data output times
  - Military: 20/25/30ns (max.)
- Commercial: 15/20/25ns (max.)
- Low-power operation
  - IDT7099S
    - Active: 900 mW (typ.) Standby: 50 mW (typ.)
- 4K X 9 bits
- · Architecture based on Dual-Port RAM cells
  - Allows full simultaneous access from both ports
  - Independent bit/byte read and write inputs for control functions
- · IDT's BiCMOS process technology
- · Synchronous operation
  - 4ns setup to clock, 1ns hold on all control, data, and address inputs
  - Data input, address, and control registers
  - Fast 15ns clock to data out
  - Self-timed write allows fast write cycle
  - 20ns cycle times, 50MHz operation
- · Clock enable feature
- · Guaranteed data output hold times
- · Available in 68-pin PGA, PLCC, and 80-pin TQFP
- · Military product compliant to MIL-STD-883, Class B


#### DESCRIPTION:

The IDT7099 is a high-speed 4K x 9 bit synchronous Dual-Port RAM. The memory array is based on Dual-Port memory cells to allow simultaneous access from both ports. Registers on control, data, and address inputs provide low set-up and hold times. The timing latitude provided by this approach allow systems to be designed with very short realized cycle times. With an input data register, this device has been optimized for applications having unidirectional data flow or bi-directional data flow in bursts. Changing data direction from reading to writing normally requires one dead cycle.

Fabricated using IDT's BiCMOS high-performance technology, these Dual-Ports typically operate on only 900mW of power at maximum high-speed clock-to-data output times as fast as 15ns. An automatic power down feature, controlled by  $\overline{\text{CE}}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT7099 is packaged in a 68-pin PGA, 68-pin PLCC, and a 80-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**



NOTE:

1. Self-timed write generator.


#### **PIN CONFIGURATIONS** INDEX 1 68 67 66 65 64 63 62 61 A6L 60[] A7R A7L [] 11 59 **[** A<sub>8</sub>R **A**8L [] 12 58 [ A9R A9L [] 13 A<sub>10</sub>R 57[] A10L [] 14 56[] A<sub>11</sub>R A11L ] 15 BYTE OER 55[] BYTE OEL ] 16 ] 17 BIT OER 54 [ ] BIT OEL GND 53 [ ] IDT7099 ] 18 ] 19 [] 20 Vcc J68-1 52 **[** GND BYTE R/WL 51 [ BYTE R/WR BIT R/WL BIT R/WR 50[ 68-Pin PLCC NC 21 49[ NC 22 **Top View** CEL **CE**R 48[] GND [] 23 GND 47[] I/O8L [ ] 24 46[] I/O<sub>8</sub>R I/O7L [] 25 45[] I/O7R I/O<sub>6</sub>L [] 26 I/O6R 44[] 3007 drw 03

#### NOTES:

- 1. All VCC pins must be connected to power supply.
- 2. All ground pins must be connected to ground supply.

		51	50	48	46	44	42	40	38	36	1
		<b>A</b> 5L	A4L	<b>A</b> 2L	AoL	CLKL	CLKENR	A1R	<b>A</b> 3R	<b>A</b> 5R	
	53	52	49	47	45	43	41	39	37	35	34
	A7L	<b>A</b> 6L	<b>A</b> 3L	A1L	CLKENL	CLKR	Aor ,	A2R	A4R	A6R	<b>A</b> 7R
	55	54								32	33
	<b>A</b> 9L	<b>A</b> 8L								<b>A</b> 9R	<b>A</b> 8R
	57	56	ĺ							30	31
	A11L	A10L			A11R	A10R					
	59 BIT	58 BYTE	1		28 BIT	29 BYTE					
	ŌĒL	ŌĒL			ŌĒR	ŌĒR					
							26	27			
	BYTE R/WL	Vcc		G68-1							GND
	63	62 BIT	1.							24	25
	NC	R⁄W̃L				8-Pin P				BIT R/WR	BYTE R/WR
	65	64	1			Top Vi	ew			22	23
	GND	CEL								CER	NC
	67	66	l							20	21
	I/O7L	I/O8L								I/O8R	GND
	68	1	3	5	7	9	11	13	15	18	19
	I/O6L	NC	Vcc	I/O3L	I/O1L	GND	I/OoR	I/O2R	Vcc	1/O6R	I/O7R
		2	4	6	8	10	12	14	16	17	
	<u>/•</u>	I/O5L	I/O4L	I/O2L	I/OoL	GND	I/O1R	I/O3R	I/O4R	I/O5R	
Pin 1/ Designat	or A	В	c	D	E	F	G	Н	J	к	L

3007 drw 02



#### NOTES:

- 1. All VCC pins must be connected to power supply.
- 2. All ground pins must be connected to ground supply.

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
VTERM <sup>(3)</sup>	Terminal Voltage	-0.5 to VCC	-0.5 to VCC	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
TsTG	Storage Temperature	-55 to +125	-65 to +150	ů
lout	DC Output Current	50	50	mΑ

#### NOTES:

3007 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Inputs and Vcc terminals only.
- 3. I/O terminals only.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	vcc
Military	–55°C to +125°C	٥V	5.0V ± 10%
Commercial	0°C to +70°C	٥V	5.0V ± 10%

3007 tbl 02

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	ter Min. Typ			Unit	
VCC	Supply Voltage	4.5	5.0	5.5	٧	
GND	Supply Voltage	0	0	0	٧	
VIH	Input High Voltage	2.2	_	6.0	V	
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	V	

NOTE:

1.  $V_{IL} = -3.0V$  for pulse width less than 20ns.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

			IDT7		
Symbol Parameter Test Condition		Test Condition	Min.	Max.	Unit
lu	Input Leakage Current	VCC = 5.5V, VIN = 0V to VCC		10	μΑ
ILO	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	T -	10	μA
Vol	Output Low Voltage	IOL = 4mA	T -	0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4		V

3007 tbl 04

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5V ± 10%)

		Test		IDT7099S15(1)		IDT7099S20		IDT7099S25		IDT7099S30 <sup>(2)</sup>		
Symbol	Parameter	Condition	Version	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
lcc	Dynamic Operating	CE VIL Outputs Open	Mil.		_	_	310	_	290	_	270	mA
	Current (Both Ports Active)	f = fMAX <sup>(3)</sup>	Com'l.	_	300	-	290	_	270	_	_	
ISB1	Standby Current (Both		Mil.	_	-	_	140	_	130	-	110	mA
	Ports—TTL Level inputs)	$f = fMax^{(3)}$	Com'l.	_	140		130	_	110	-		
ISB2	Standby Current (One	CEL or CER VIH Active Port	Mil.		-	_	210	_	200	-	180	mA
	Port—TTL Level Inputs)	Outputs Open, f = fMax <sup>(3)</sup>	Com'l.		210	_	200	_	180	_		
ISB3	Full Standby Current (Both	Both Ports CER and CEL V cc – 0.2V	Mil.	_		_	20	-	20	1	20	mA
	Ports—CMOS Level Inputs)	VIN VCC $-0.2V$ or VIN 0.2V, $f = 0^{(4)}$	Com'l.	1	15	_	15	1	15	-		
ISB4	Full Standby Current (One	One Port CEL or CER Vcc - 0.2V, VIN Vcc - 0.2V or	Mil.	_	-		200		190	_	170	mA
	Port—CMOS Level Inputs)	VIN 0.2V, Active Port Outputs Open, f = fMax <sup>(3)</sup>	Com'l.	-	200		190		170	_	_	

#### NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tCLK, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 4. f = 0 means no address, clock, or control lines change. Applies only to inputs at CMOS level standby.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V				
Input Rise/Fall Times	3ns				
Input Timing Reference Levels	1.5V				
Output Reference Levels	1.5V				
Output Load	See Figures 1, 2 and 3				

3007 tbl 06




Figure 1. Output load.




Figure 2. Output Load (for tclz, tchz, tolz, and tohz).

\*Including scope and jig.





Figure 3. Lumped Capacitive Load, Typical Derating.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGE — (READ AND WRITE CYCLE TIMING)


(Commercial: VCC =  $5V \pm 10\%$ , TA =  $0^{\circ}$ C to + $70^{\circ}$ C; Military: VCC =  $5V \pm 10\%$ , TA =  $-55^{\circ}$ C to + $125^{\circ}$ C)

		Commercial					Military							
i i		7099S15		7099S20		7099S25		7099520		7099S25		7099530		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tclk	Clock Cycle Time	20		20		25		20		25		30		ns
tclkh	Clock High Time	6	_	8		10		8		10		12		ns
tCLKL	Clock Low Time	6		8		10		8		10		12		ns
tcav	Clock High to Output Valid	_	15		20		25	_	20	_	25		30	ns
tRSU	Registered Signal Set-up Time	4	_	5	_	6		5		6		7	_	ns
tRHD	Registered Signal Hold Time	1	_	1	_	1		2		2		2		ns
tcon	Data Output Hold After Clock High	3		3	_	3		3		3		3	_	ns
toLZ	Clock High to Output Low-Z	2		2	_	2		2	_	2	_	2	_	ns
tcHZ	Clock High to Output High-Z	_	7	_	9	_	12	_	9		12		15	ns
toe	Output Enable to Output Valid	_	8	_	10	_	12	_	10		12		15	ns
tolz	Output Enable to Output Low-Z	0	_	0	_	0		0		0		0		ns
tonz	Output Disable to Output High-Z	_	7	_	9		11		9	1	11	_	14	ns
tcsu	Clock Enable, Disable Set-up Time	4		5	_	6		5		6		7	_	ns
tchd	Clock Enable, Disable Hold Time	2		2	_	2	_	3		3		3		ns
Port-to	Port-to-Port Delay													
tcwdd	Write Port Clock High to Read Data Delay	_	30		35	_	45	_	35	_	45	_	55	ns

### TIMING WAVEFORM OF READ CYCLE, EITHER SIDE(1,2)




#### TIMING WAVEFORM OF READ CYCLE WITH PORT-TO-PORT DELAY




1. CEL = CER = L, CLKENL = CLKENR = L 2. OE = L for the reading port.

#### TIMING WAVEFORM OF READ-TO-WRITE CYCLE NO. 1, CE HIGH(1)



#### 1. OE low throughout.

### TIMING WAVEFORM OF READ-TO-WRITE CYCLE NO. 2, $\overline{\text{CE}}$ LOW<sup>(2)</sup>



#### NOTES:

- 1. During dead cycle, if  $\overline{CE}$  is low, data will be written into array.
- 2. OE low throughout.

#### **FUNCTIONAL DESCRIPTION**

The IDT7099 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide very short set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal. An asynchronous output enable is provided to ease asynchronous bus interfacing.

The internal write pulse width is independent of the high and low periods of the clock. This allows the shortest possible realized cycle times. Clock enable inputs are provided to stall the operation of the address and data input registers without introducing clock skew for very fast interleaved memory applications.

The data inputs are gated to control on-chip noise in bússed applications. The user must guarantee that the BYTE R/ $\overline{W}$  and BIT R/ $\overline{W}$  pins are low for at least one clock cycle before any write is attempted. A high on the  $\overline{CE}$  input for one clock cycle will power down the internal circuitry to reduce static power consumption.

The device has separate bit write, byte write, bit enable, and byte enable pins to allow for independent control.

**CAPACITANCE** (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	рF
Соит	Output Capacitance	Vout = 0V	11	pF

3007 tbl 08

#### **TRUTH TABLES**

#### TRUTH TABLE I: READ/WRITE CONTROL(1)

		In	puts	**				
	Sy	/nchronous	3	Asynch	ronous	Out	puts	
CLK	CE	Byte R/W	Bit R/W	Byte OE	Bit OE	1/00-7	I/O8	Mode
u	h	h	h	X	Х	High-Z	High-Z	Deselected, Power Down, Data I/O Disabled
u	h	I	h	X	Х	DATAIN	High-Z	Deselected, Power Down, Byte Data Input Enabled
u	h	h	1	Х	Х	High-Z	DATAIN	Deselected, Power Down, Bit Data Input Enabled
u	h	ı	1	Х	Х	DATAIN	DATAIN	Deselected, Power Down, Data Input Enabled
u	1	Ī	h	Х	L	DATAIN	DATAOUT	Write Byte, Read Bit
u	ı	1	h	Х	Н	DATAIN	High-Z	Write Byte Only
u	1	h	ı	L	Х	DATAOUT	DATAIN	Read Byte, Write Bit
U	Ī	h	ı	Н	Х	High-Z	DATAIN	Write Bit Only
u	ı	1	1	Х	Х	DATAIN	DATAIN	Write Byte, Write Bit
u	ı	h	h	L	L	DATAOUT	DATAout	Read Byte, Read Bit
u		h	h	Н	L	High-Z	DATAouT	Read Bit Only
u		h	h	L	Н	DATAOUT	High-Z	Read Byte Only
u	Ī	h	h	Н	Н	High-Z	High-Z	Data I/O Disabled

3007 tbf 09

8

# TRUTH TABLE II: CLOCK ENABLE FUNCTION TABLE<sup>(1)</sup>


	Inp	uts	Registe	er Inputs	Register Outputs		
Operating Mode	CLK CLKEN		ADDR DATAIN		ADDR	DATAOUT	
Load "1"	u	1	h	h	H	Н	
Load "0"	u	1	1	1	L	L	
Hold (do nothing)	u	h	X	Х	N/C	N/C	
	Х	Н	Х	Х	N/C	N/C	

NOTE:

1. H = High voltage level steady state, h = High voltage level one set-up time prior to the low-to-high clock transition, L = Low voltage level steady state I = Low voltage level one set-up time prior to the low-to-high clock transition, X = Don't care, N/C = No change

6.17

#### **ORDERING INFORMATION**



3007 drw 12



Integrated Device Technology, Inc.

# HIGH SPEED 128K (8K X 16 BIT) SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM™)

PRELIMINARY IDT70825S IDT70825L

#### **FEATURES:**

- 8K x 16 Sequential Access Random Access Memory (SARAM™)
  - Sequential Access from one port and standard Random Access from the other port
  - Separate upper-byte and lower-byte control of the Random Access Port
- High speed operation
  - 25ns taa for random access port
  - 25ns top for sequential port
  - 30ns clock cycle time
- · Architecture based on Dual-Port RAM cells
- Devices are capable of withstanding greater than 2001V electrostatic charge, class II
- · Compatible with Intel BMIC and 82430 PCI Set
- Width and Depth Expandable
- Sequential side
  - Address based flags for buffer control
  - Pointer logic supports two internal buffers
- Battery backup operation—2V data retention
- TTL-compatible, single 5V (±10%) power supply
- Available in 80-pin TQFP and 84-pin PGA
- Military product compliant to MIL-STD-883.
- Industrial temperature range (-40°C to +85°C) is available,

tested to military electrical specifications.


#### DESCRIPTION:

The IDT70825 is a high-speed 8K x 16bit Sequential Access Random Access Memory (SARAM). The SARAM offers a single-chip solution to buffer data sequentially on one port, and be accessed randomly (asynchronously) through the other port. The device has a Dual-Port RAM based architecture with a standard SRAM interface for the random (asynchronous) access port, and a clocked interface with counter sequencing for the sequential (synchronous) access port.

Fabricated using CMOS high-performance technology, this memory device typically operates on less than 1.2W of power at maximum high-speed clock-to-data and Random Access. An automatic power down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70825 is packaged in a 80-pin Thin Plastic Quad Flatpack (TQFP) or 84-pin Ceramic Pin Grid Array (PGA). Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

#### FUNCTIONAL BLOCK DIAGRAM




**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**NOVEMBER 1993** 

3016 drw 01

#### **PIN CONFIGURATIONS**



#### NOTES:

1. All Vcc pins must be connected to power supply.

Pin Design

2. All GND pins must be connected to ground supply.

63	61	60	58	55	54	51	48	46	45	42	
DQ <sub>1</sub>	Vcc	EOB <sub>1</sub>	GND	CNTEN	GND	SSTRT <sub>2</sub>	SR/W	NC	GND	NC	11
66	64	62	59	56	49	50	47	44	43	40	
DQ <sub>2</sub>	NC	DQo	EOB <sub>2</sub>	SOE	RST	SLD	SCE	SDQ o	SDQ <sub>1</sub>	SDQ <sub>3</sub>	10
67	65			57	53	52			41	39	
DQ3	GND			SCLK	GND	SSTRT1			SDQ2	Vcc	09
69	68	i			L		ı		38	37	
DQ4	Vcc								SDQ 4	SDQ 5	08
72	71	73						33	35	34	
DQ <sub>7</sub>	DQ <sub>6</sub>	GND						SDQ8	SDQ7	GND	07
75	70	74						32	31	36	
DQg	DQ₅	DQ8			IDT7082 G84-3	5		SDQ <sub>9</sub>	SDQ <sub>10</sub>	SDQ 6	06
76	77	78						28	29	30	
DQ 10	DQ 11	Vcc			I-PIN P			SDQ <sub>12</sub>	V <sub>CC</sub>	SDQ <sub>11</sub>	05
79	80								26	27	
DQ 12	DQ 13								SDQ <sub>14</sub>	SDQ <sub>13</sub>	04
81	83	i		7	11	12	l		23	25	
DQ 14	NC			CMD	V cc	A <sub>2</sub>			NC	SDQ <sub>15</sub>	03
82	1	2	5	8	10	14 .	17	20	22	24	
DQ 15	GND	ŌĒ	ĪВ	Αo	V cc	A <sub>4</sub>	A <sub>7</sub>	A <sub>10</sub>	A 12	GND	02
84	3	4	6	9	15	13	16	18	19	21	
NC	R/₩	UB	CE	Α1	A 5	Аз	Α6	As	Aş	A <sub>11</sub>	01
A	В	С	D	E	F	G	Н	J	К	L 3016	drw 03
tor											

#### PIN DESCRIPTIONS: RANDOM ACCESS PORT

SYMBOL	NAME	I/O	DESCRIPTION
A0-A12	Address Lines	_	Address inputs to access the 8192-bit memory array.
DQ0-DQ15	Inputs/Outputs	1	Random access data inputs/outputs for 16-bit wide data.
CE	Chip Enable		When $\overline{CE}$ is LOW, the random access port is enabled. When $\overline{CE}$ is HIGH, the random access port is disabled into power-down mode and the DQ outputs are in the high-impedance state. All data is retained during $\overline{CE} = \text{VIH}$ , unless it is altered by the sequential port. $\overline{CE}$ and $\overline{CMD}$ may not be LOW at the same time.
CMD	Control Register Enable	_	When $\overline{\text{CMD}}$ is LOW, Address lines A0-A2, $\overline{\text{P/W}}$ , and inputs/outputs DQ0-DQ12, are used to access the control register, the flag register, and the start and end of buffer registers. $\overline{\text{CMD}}$ and $\overline{\text{CE}}$ may not be LOW at the same time.
R/W	Read/Write Enable	_	If $\overline{CE}$ is LOW and $\overline{CMD}$ is HIGH, data is written into the array when $\overline{RW}$ is LOW and read out of the array when $\overline{RW}$ is HIGH. If $\overline{CE}$ is HIGH and $\overline{CMD}$ is LOW, $\overline{RW}$ is used to access the buffer command registers. $\overline{CE}$ and $\overline{CMD}$ may not be LOW at the same time.
ŌĒ	Output Enable	Ι	When $\overline{\text{OE}}$ is LOW and R/ $\overline{\text{W}}$ is HIGH, DQ0-DQ15 outputs are enabled. When $\overline{\text{OE}}$ is HIGH, the DQ outputs are in the high-impedance state.
LB,UB	Lower Byte, Upper Byte Enables	_	When $\overline{LB}$ is LOW, DQ0-DQ7 are accessible for read and write operations. When $\overline{LB}$ is HIGH, DQ0-DQ7 are tri-stated and blocked during read and write operations. $\overline{UB}$ controls access for DQ8-DQ15 in the same manner and is asynchronous from $\overline{LB}$ .
Vcc	Power Supply		Seven +5V power supply pins. All Vcc pins must be connected to the same +5V Vcc supply.
GND	Ground		Nine Ground pins. All Ground pins must be connected to the same Ground supply.

#### PIN DESCRIPTIONS: SEQUENTIAL ACCESS PORT

3016 tbl 01

SYMBOL	NAME	I/O	DESCRIPTION
SDQ0- SDQ15	Inputs	1/0	Sequential data inputs/outputs for 16-bit wide data.
SCLK	Clock	ı	SDQo-SDQ15, SCE, SR/W, and SLD are registered on the LOW-to-HIGH transition of SCLK. Also, the sequential access port address pointer increments by 1 on each LOW-to-HIGH transitio of SCLK when CNTEN is LOW.
SCE	Chip Enable	_	When SCE is LOW, the sequential access port is enabled on the LOW-to-HIGH transition of SCLk When SCE is HIGH, the sequential access port is disabled into powered-down mode on the LOW to-HIGH transition of SCLK, and the SDQ outputs are in the high-impedance state. All data is retained unless altered by the random access port.
CNTEN	Counter Enable	1	When CNTEN is LOW, the address pointer increments on the LOW-to-HIGH transition of SCLK.
SR/W	Read/Write Enable	_	When SR/ $\overline{W}$ and SCE are LOW, a write cycle is initiated on the LOW-to-HIGH transition of SCLK When SR/ $\overline{W}$ is HIGH, and $\overline{SCE}$ and $\overline{SOE}$ are LOW, a read cycle is initiated on the LOW-to-HIGH transition of SCLK.
SLD	Address Pointer Load Control	_	When SLD is sampled LOW, there is an internal delay of one cycle before the address pointer changes. When SLD is LOW, data on the inputs SDQ0-SDQ12 is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following SLD, the address pointer changes the address location contained in the data-in register. SSTRT1 and SSTRT2 may not be LOW while SLD is LOW or during the cycle following SLD.
SSTRT1, SSTRT2	Load Start of Address Register	_	When SSTRT1 or SSTRT2 is LOW, the start of address register #1 or #2 is loaded into the address pointer on the LOW-to-HIGH transition of SCLK. The start addresses are stored in internal registers, SSTRT1 and SSTRT2 may not be LOW while SLD is LOW or during the cycle following SLD.
EOB1, EOB2	End of Buffer Flag	0	EOB1 or EOB2 is output LOW when the address pointer is incremented to match the address stored in the end of buffer registers. The flags can be cleared by either asserting RST LOW or by writing zero into bit 0 and/or bit 1 of the control register at address 101.EOB1 and EOB2 are dependent on separate internal registers, and therefore separate match addresses.
SOE	Output Enable	_	SOE controls the data outputs and is independent of SCLK. When SOE is LOW, output buffers and the sequentially addressed data is output. When SOE is HIGH, the SDQ output bus is in the high-impedance state. SOE is asynchronous to SCLK.
RST	Reset	1	When RST is LOW, all internal registers are set to their default state, the address pointer is set to zero, and the EOB1 and EOB2 flags are set HIGH. RST is asynchronous to SCLK.

3016 tbl 02

#### ABSOLUTE MAXIMUM RATINGS(1)

ADSOL		W HATHIA									
Symbol	Rating	Commercial	Military	Unit							
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧							
ТА	Operating Temperature	0 to +70	-55 to +125	ô							
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C							
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C							
IOUT	DC Output Current	50	50	mA							

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VIN must not exceed VCC + 0.5V.

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	vcc		
Military	-55°C to +125°C	٥V	5.0V ± 10%		
Commercial	0°C to +70°C	0V	5.0V ± 10%		

3016 tbl 04

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	٧

NOTE:

1. VIL -1.5V for pulse width less than 10ns.

3016 tbl 05

#### CAPACITANCE (TA = +25°C, F = 1.0MHz, PLCC)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
COUT	Output Capacitance	VOUT = 0V	11	pF

NOTE:

3016 tbl 06

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

			IDT70825S		IDT70825L		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
[ILI]	Input Leakage Current	VCC = Max. VIN = GND to VCC		5.0	_	1.0	μA
[ILO]	Output Leakage Current	VCC = Max. CE and SCE = VIH VOUT = GND to VCC	_	5.0	_	1.0	μА
Vol	Output Low Voltage	IOL = 4mA, VCC = Min.		0.4	_	0.4	V
VOH	Output High Voltage	IOH = -4mA, VCC = Min.	2.4		2.4	_	V

3016 tbl 07

6.18

This parameter is determined by device characterization, but is not production tested.

3016 tbl 08

3016 tbl 09

#### DC ELECTRICAL CHARACTERISTICS OVER THE

### **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (VCC = 5.0V ± 10%)**

		Test		7082	25X25	708	25X35	708	25X45	
Symbol	Parameter	Condition	Version	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
ICC	Dynamic Operating Current	CE = VIL, Outputs Open SCE = VIL <sup>(5)</sup>	MIL. S L	_	_	160 160	400 340	155 155	400 340	mA
	(Both Ports Active)	f = fMAX <sup>(3)</sup>	COM'L. S L	170 170	360 310	160 160	340 290	155 155	340 290	
ISB1	Standby Current (Both Ports - TTL Level	SCE and CE = VIH f = fMAX <sup>(3)</sup>	MIL. S L	_	1 -	20 20	85 65	16 16	85 65	mA
	Inputs)		COM'L. S L	25 25	70 50	20 20	70 50	16 16	70 50	
ISB2	Standby Current (One Port - TTL Level	CE or SCE VIH Active Port Outputs Open	MIL. S	_	_	95 95	290 250	90 90	290 250	mA
	Input)	f = fMAX <sup>(3)</sup>	COM'L. S L	105 105	250 220	95 95	240 210	90 90	240 210	
ISB3	Full Standby Current (Both Ports - CMOS	Both Ports CE and SCE V cc - 0.2V <sup>(6)</sup>	MIL. S			1.0 0.2	30 10	1.0 0.2	30 10	mA
	Level Inputs)	VIN VCC - 0.2V or VIN 0.2V, f = 0 <sup>(4)</sup>	COM'L. S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	One Port CE or SCE V cc - 0.2V <sup>(6)</sup> VIN Vcc - 0.2V or	MIL. S L	_	1	90 90	260 215	85 85	260 215	mA
		VIN 0.2V f = fMAX <sup>(3)</sup>	COM'L. S L	100 100	230 190	90 90	220 180	85 85	220 180	

#### NOTES:

- 1. 'X' in part number indicates power rating (S or L).
- 2. Vcc = 5V, Ta = +25°C.
- 3. At f = fMAX, address, control lines (except Output Enable), and SCLK are cycling at the maximum frequency read cycle of 1/tRC.
- 4. f = 0 means no address or control lines change.
- 5. SCE may transition, but is Low (SCE=VIL) when clocked in by SCLK.
- 6. SCE may be 0.2V, after it is clocked in, since SCLK=VIH must be clocked in prior to powerdown.

#### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

#### (L VERSION ONLY) (VLC = 0.2V, VHC = VCC - 0.2V)

Symbol	Parameter	Test Condition		Min.	Typ.(1)	Max.	Unit
VDR	VCC for Data Retention	Vcc = 2V		2.0			V
ICCDR	Data Retention Current	CE VHC	MłL.	-	100	4000	μA
i i		VIN VHC or VLC	COM'L.		100	1500	
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	SCE = VIH(4) when S	CLK=	0		_	ns
tR <sup>(3)</sup>	Operation Recovery Time		<i>J</i> .	tRC <sup>(2)</sup>	_	_	ns

6.18

#### NOTES :


1.  $TA = +25^{\circ}C$ , Vcc = 2V

2. tRc = Read Cycle Time

3. This parameter is guaranteed by device characterization, but not tested.

4. To initiate data retention, SCE = VIH must be clocked in.

#### DATA RETENTION WAVEFORM (RANDOM AND SEQUENTIAL PORT)(1)



#### NOTES:

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figure 1 & 2
	2016 #110





Figure 1. AC Test Load



\* Including scope and jig.

Figure 2. AC Test Load (for tCLZ, tBLZ, tOLZ, tCHZ, tBHZ, tOHZ, tWHZ, tCKHZ, and tCKLZ)




Figure 1A. Lumped Capacitance Load Typical Derating Curve

<sup>1.</sup> SCE is synchronized to the sequential clock input.

#### TRUTH TABLE: RANDOM ACCESS READ AND WRITE(1,2)

	Inputs/Outputs							MODE
CE	CMD	R/W	ŌĒ	LB	ŪB	DQ0-DQ7	DQ8-DQ15	
L	Н	Н	L	L	L	DATAOUT	DATAOUT	Read both Bytes.
L.	Н	Н	L	L	Н	DATAOUT	High-Z	Read lower Byte only.
L	Н	Н	L.	Н	L	High-Z	DATAOUT	Read upper Byte only.
L	Н	L	H <sup>(3)</sup>	L	L	DATAIN	DATAIN	Write to both Bytes.
L	Н	L	H <sup>(3)</sup>	L	Н	DATAIN	High-Z	Write to lower Byte only.
L	Н	L	H <sup>(3)</sup>	Н	L	High-Z	DATAIN	Write to upper Byte only.
Н	Н	X	X	Х	Х	High-Z	High-Z	Powerdown.
L	Н	Н	Н	Х	X	High-Z	High-Z	Outputs disabled but not powered down.
L	Н	Х	Х	Н	Н	High-Z	High-Z	Both Bytes deselected but not powered down.
Н	L	L	H <sup>(3)</sup>	L <sup>(4)</sup>	L(4)	DATAIN	DATAIN	Write DQ0-DQ12 to the Buffer Command Register.
H	L	Н	L	L <sup>(4)</sup>	L <sup>(4)</sup>	DATAOUT	DATAOUT	Read contents of the Buffer Command Register via DQ0-DQ12.

#### NOTE:

3016 tbl 11

- 1. H = VIH, L = VIL, X = Don't Care, and High-Z = High-impedance.
- 2. RST, SCE, CNTEN, SR/W, SLD, SSTRT1, SSTRT2, SCLK, SDQ0-SDQ15, EOB1, EOB2, and SOE are unrelated to the random access port control and operation.
- 3. If  $\overline{OE} = V_{\parallel}$  during write, twhz must be added to the two or tow write pulse width to allow the bus to float prior to being driven.
- 4. Byte operations to control register using UB and LB separately are also allowed.

#### TRUTH TABLE: SEQUENTIAL READ(1,2,3,4,5)

	Inputs/Outputs							MODE				
SCLK	SCE	CNTEN	SR/W	EOB1	EOB2	SOE	SDQ					
5	L	L	Н	LOW	LAST	L	[EOB1]	Counter Advanced Sequential Read with EOB1 reached.				
F	L	Н	Н	LAST	LAST	L	[EOB1 - 1]	Non-Counter Advanced Sequential Read, without EOB1 reached.				
1	L	L	Τ	LAST	LOW	٦	[EOB2]	Counter Advanced Sequential Read with EOB2 reached.				
$\mathcal{F}$	L	Н	Н	LAST	LAST	L	[EOB2 - 1]	Non-Counter Advanced Sequential Read without EOB2 reached.				
F	L	L	H	LOW	LOW	Н	HIGH-Z	Counter Advanced Sequential Non-Read with EOB1 and EOB2 reached.				

3016 tbl 12

- H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = Don't Care, High-Z = High impedance, and LOW ≤ Vol.
   RST, SLD, SSTRT1, SSTRT2 are continuously HIGH during sequential access, other than pointer access operations.
- '[X]' refers to the contents of address 'X'. 3
- CE, OE, R/W, CMD, LB, UB, and DQ0-DQ15 are unrelated to the sequential port control and operation except for CMD which must not be used concurrently with the sequential port operation (due to the counter and register control). CMD should be HIGH (CMD = VIH) during sequential port access.
- "LAST" refers to the previous value still being output, no change.

#### TRUTH TABLE: SEQUENTIAL WRITE (1,2,3,4,5,6)

Inputs/Outputs					puts			MODE
SCLK	SCLK SCE CNTEN SR/W EOB1 EOB2 SOE SDQ		SDQ					
1	L	Н	L,	LAST	LAST	Η	SDQIN	Non-Counter Advanced Sequential Write, without EOB1 or EOB2 reached
5	٦	L	L	LOW	LOW	H	SDQIN	Counter Advanced Sequential Write with EOB1 and EOB2 reached.
$\mathcal{F}$	Н	Х	Х	LAST	LAST	Х	High-Z	No Write or Read due to Sequential port Deselect.

#### NOTES:

3016 tbl 13

- 1.  $H = V_{IH}$ ,  $L = V_{IL}$ , X = Don't Care, and High-Z = High-impedance. LOW  $\leq V_{OL}$ .
- 2. RST, SLD, SSTRT1, SSTRT2 are continuously HIGH during a sequential write access, other than pointer access operations.
- 3.  $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$ ,  $\overline{\text{PW}}$ ,  $\overline{\text{CMD}}$ ,  $\overline{\text{LB}}$ ,  $\overline{\text{UB}}$ , and DQ0-DQ15 are unrelated to the sequential port control and operation except for  $\overline{\text{CMD}}$  which must not be used concurrently with the sequential port operation (due to the counter and register control), CMD should be HIGH (CMD = VIH) during sequential port access.
- 4. SOE must be HIGH (SOE=VIH) prior to write conditions only if the previous cycle is a read cycle, since the data being written must be an input at the rising edge of the clock during the cycle in which  $SR/\overline{W} = VIL$ .
- 5. SDQin refers to SDQ0-SDQ15 inputs.
- "LAST" refers to the previous value still being output, no change.

3016 tbl 14

#### TRUTH TABLE: SEQUENTIAL ADDRESS POINTER OPERATIONS (1,2,3,4,5)

Inputs/Outputs			uts			
SCLK	SLD	SSTRT1	SSTRT2	SOE	MODE	
F	Н	L	Н	Х	Start address for Buffer #1 loaded into Address Pointer.	
£	Н	Н	L	Х	Start address for Buffer #2 loaded into Address Pointer.	
<i>F</i>	L	Н	Н	Ι	Data on SDQ0-SDQ12 loaded into Address Pointer .	

#### NOTES


- 1. H = VIH, L = VIL, X = Don't Care, and High-Z = High-impedance.
- 2. RST is continuously HIGH. The conditions of SCE, CNTEN, and SR/W are unrelated to the sequential address pointer operations.
- 3. CE, OE, R/W, CMD, LB, UB, and DQc-DQ15 are unrelated to the sequential port control and operation, except for CMD which must not be used concurrently with the sequential port operation (due to the counter and register control). CMD should be HIGH (CMD = VIH) during sequential port access.
- 4. Address pointer can also change when it reaches an end of buffer address. See Flow Control Bits table.
- 5. When SLD is sampled LOW, there is an internal delay of one cycle before the address pointer changes. The state of CNTEN is ignored and the address is not incremented during the two cycles.

#### ADDRESS POINTER LOAD CONTROL (SLD)

In  $\overline{SLD}$  mode, there is an internal delay of one cycle before the address pointer changes in the cycle following  $\overline{SLD}$ . When  $\overline{SLD}$  is LOW, data on the inputs SDQo-SDQ12 is loaded into a data-in register on the LOW-to-HIGH transition of  $\overline{SCLK}$ . On the cycle following  $\overline{SLD}$ , the address pointer changes to the

address location contained in the data-in register. SSTRT1, SSTRT2 may not be low while SLD is LOW, or during the cycle following SLD. The SSTRT1 and SSTRT2 require only one clock cycle, since these addresses are pre-loaded in the registers already.





#### NOTE:

1. At SCLK edge (A), SDQ0-SDQ12 data is loaded into a data-in register. At edge (B), contents of the data-in register are loaded into the address pointer (i.e. address pointer changes). At SCLK edge (A), SSTRT1 and SSTRT2 must be high to ensure for proper sequential address pointer loading. At SCLK edge (B), SLD and SSTRT1,2 must be high to ensure for proper sequential address pointer loading. For SSTRT1 or SSTRT1, the data to be read will be ready for edge (B), while data will not be ready at edge (B) when SLD is used, but will be ready at edge (C).

#### Reset (RST)

Setting RST LOW resets the control state of the SARAM. RST functions asynchronously of SCLK, (i.e. not registered). The default states after a reset operation are as follows:

Register	Contents
Address Pointer	0
EOB Flags	Cleared (active High output)
Buffer Flow Mode	BUFFER CHAINING
Start Address Buffer #1	0 (0K)
End Address Buffer #1	4095 (4K)
Start Address Buffer #2	4096 (4K+1)
End Address Buffer #2	8191 (8K)
Registered State	SCE = VIH, SR/W = VIL

3016 tbl 15

#### BUFFER COMMAND MODE (CMD)

Buffer Command Mode ( $\overline{\text{CMD}}$ ) allows the random access port to control the state of the two buffers. Address pins Ao-A2 and I/O pins DQo-DQ12 are used to access the start of buffer and the end of buffer addresses and to set the flow control

mode of each buffer. The Buffer Command Mode also allows reading and clearing the status of the EOB flags. Seven different CMD cases are available depending on the conditions of Ao-A2 and R/W. Address bits A3-A12 and data I/O bits DQ13-DQ15 are not used during this operation.


#### RANDOM ACCESS PORT CMD MODE(1)

Case #	A2-A0	R/W	DESCRIPTIONS
1	000	0 (1)	Write (read) the start address of Buffer #1 through DQo-DQ12.
2	001	0 (1)	Write (read) the end address of Buffer #1 through DQ0-DQ12.
3	010	0 (1)	Write (read) the start address of Buffer #2 through DQo-DQ12.
4	011	0 (1)	Write (read) the end address of Buffer #2 through DQ0-DQ12.
5	100	0 (1)	Write (read) flow control register
6	101	0	Write only - clear EOB1 and/or EOB2 flag
7	101	1	Read only - flag status register
8	110/111	(X)	(Reserved)

NOTES:

3016 tbl 16

#### CASES 1 THROUGH 4: START AND END OF BUFFER REGISTER DESCRIPTION<sup>(1,2)</sup>



#### NOTES:

- H = VoH for DQ in the output state and "Don't Cares" for DQ in the input state
- 2. A write into the buffer occurs when R/W = VIL and a read when R/W = VIH.


  EOB1/SOB1 and EOB2/SOB2 are chosen through address A0-A2 while CMD = VIL and CE = VIH.

#### CASE 5: BUFFER FLOW MODES

Within the SARAM, the user can designate one of four buffer flow modes for each buffer. Each buffer flow mode defines a unique set of actions for the sequential port address pointer and EOB flags. In BUFFER CHAINING mode, after the address pointer reaches the end of the buffer plus one, it sets the corresponding EOB flag and continues from the start

address of the other buffer. In STOP mode, the address pointer stops incrementing after it reaches the end of the buffer. In LINEAR mode, the address pointer ignores the end of buffer address and increments past it, but sets the EOB flag. MASK mode is the same as LINEAR mode except EOB flags are not set.

#### FLOW CONTROL REGISTER DESCRIPTION(1,2)



Buffer #2 flow control

3016 drw 10

#### NOTES:

- 1. H = VoH for DQ in the output state and "Don't Cares" for DQ in the input state.
- Writing a 0 into bit 4 releases the address pointer after it is stopped due to the STOP mode and allows sequential write operations to resume. This occurs
  asynchronously of SCLK, and therefore caution should be taken. The pointer will be at address EOB+2 on the next rising edge of SCLK that is enabled
  by CNTEN. The pointer is also released by RST, SLD, SSTRT1 and SSTRT2 operations.

<sup>1.</sup> R/W input "0(1)" indicates a write(0) or read(1) occurring with the same address input.

3016 tbl 17


#### FLOW CONTROL BITS

Flow C	ontrol Bits	
Bit 1 & Bit 0 (Bit 3 & Bit 2)	Mode	Functional Description
00	BUFFER CHAINING	EOB1 (EOB2) is asserted (Active Low output) when the pointer matches the end address of Buffer #1 (Buffer #2). The pointer value is changed to the start address of Buffer #2 (Buffer #1). <sup>(1,3)</sup>
01	STOP	EOB1 (EOB2) is asserted when the pointer matches the end address of Buffer #1 (Buffer #2). The address pointer will stop incrementing when it reaches the next address (EOB address + 1), if CNTEN is Low on the next clock's rising edge. Otherwise, the address pointer will stop incrementing on EOB. Sequential write operations are inhibited after the address pointer is stopped. The pointer can be released by bit 4 of the flow control register. (1,2)
10	LINEAR	EOB1 (EOB2) is asserted when the pointer matches the end address of Buffer #1 (Buffer #2). The pointer keeps incrementing for further operations. <sup>(1)</sup>
11	MASK	EOB1 (EOB2) is not asserted when the pointer reaches the end address of Buffer #1 (Buffer #2), although the flag status bits will be set. The pointer keeps incrementing for further operations.

#### NOTES:

- EOB: and EOB2 may be asserted (set) at the same time, if both end addresses have been loaded with the same value.
   CMD Flow Control bits are unchanged, the count does not continue advancement.
- 3. If EOB1 and EOB2 are equal, then the pointer will jump to the start of Buffer #1.

#### CASES 6 AND 7: FLAG STATUS REGISTER BIT DESCRIPTION(1)



#### CASES 6: FLAG STATUS REGISTER WRITE CONDITIONS(1)

Flag Status Bit 0, (Bit 1)	Functional Description
0	Clears Buffer Flag EOB1, (EOB2).
1	No change to the Buffer Flag. (2)

#### NOTE:

- 1. Either bit 0 or bit 1, or both bits, may be changed simultaneously. One may
- be cleared while the second is left alone, or both may be cleared. 2. Remains as it was prior to the CMD operation, either HIGH (1) or LOW (0).

#### CASE 7: FLAG STATUS REGISTER READ CONDITIONS

Flag Status Bit 0, (Bit 1)	Functional Description
0	EOB1 (EOB2) flag has not been set, the Pointer has not reached the End of the Buffer.
1	EOB1 (EOB2) flag has been set, the Pointer has reached the End of the Buffer.

3016 thl 19

#### CASES 8 AND 9: (RESERVED)

Illegal operations. All outputs will be HIGH on the DQ bus.

## RANDOM ACCESS PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(2)</sup>

		IDT7	0825X25	IDT7	0825X35	IDT70825X45		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
tRC	Read Cycle Time	25		35		45		ns
tAA	Address Access Time		25		35	_	45	ns
tCE	Chip Enable Access Time		25		35	_	45	ns
tBE	Byte Enable Access Time		25		35		45	ns
tOE	Output Enable Access Time		10		15		20	ns
tOH	Output Hold from Address Change	3		3		3		ns
tCLZ	Chip Select Low-Z Time <sup>(1)</sup>	3		3	_	3_		ns
tBLZ	Byte Enable Low-Z Time <sup>(1)</sup>	3		. 3		3		ns
tOLZ	Output Enable Low-Z Time <sup>(1)</sup>	2		2_		2		ns
tCHZ	Chip Select High-Z Time <sup>(1)</sup>		12		15		15	ns
tBHZ	Byte Enable High-Z Time <sup>(1)</sup>		12	_	15		15	ns
tOHZ	Output Enable High-Z Time(1)		11	_	15		15	ns
tPU	Chip Select Power-Up Time	0		0		0	_	ns
tPD	Chip Select Power-Down Time	_	25	_	35	_	45	ns

#### NOTES:

3016 tbl 20

3016 tbl 21

2. "X" in part number indicates power rating (S or L).

### RANDOM ACCESS PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (2)

		IDT708	25 <b>X</b> 25	IDT70825X35		IDT70825X45		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CY	(CLE							
_twc	Write Cycle Time	25		35		45		ns
tcw	Chip Select to End-of-Write	20		25		30	l_ —	ns
tAW	Address Valid to End-of-Write(3)	20	_	25		30	_	ns
tAS	Address Set-up Time	0		0		0		ns
, tWP	Write Pulse Width(3)	20	<u> </u>	25		30		ns
tBP	Byte Enable Pulse Width <sup>(3)</sup>	_20		25		30		ns
tWR	Write Recovery Time	0		0		0		ns
tWHZ	Write Enable Output High-Z Time(1)	_	12	_	15		15	ns
tDW	Data Set-up Time	15		20		25		ns
tDH	Data Hold Time	0		0		0		ns
tow	Output Active from End-of-Write	3	_	3		3	_	ns

#### NOTES:

1. Transition measured at ±200mV from steady state. This parameter is guaranteed with the AC Test Load (Figure 2), but is not production tested.


2. "X" in part number indicates power rating (S or L).

6.18

<sup>1.</sup> Transition measured at ±200mV from steady state. This parameter is guaranteed with the AC Test Load (Figure 2), but is not production tested.

<sup>3.</sup>  $\overline{OE}$  is continuously HIGH,  $\overline{OE} = VIIII.$  If  $\overline{OE} = VIIII.$  If  $\overline{OE} = VIIII.$  If  $\overline{OE} = VIIII.$  If  $\overline{OE} = VIIII.$  If  $\overline{OE} = VIIII.$  If  $\overline{OE} = VIIII.$  If  $\overline{OE} = VIIII.$  If  $\overline{OE} = VIIII.$  It is a chip selected write cycle, the tow is as small as the specified two since the outputs remain in the high-impedance state.


#### WAVEFORM OF READ CYCLES: RANDOM ACCESS PORT(1,2,3,4,5)




#### NOTES:

- 1. R/W is HIGH for Read cycle.
- 2. Address valid prior to or coincident with CE transition LOW; otherwise tax is the limiting parameter.


#### **WAVEFORM OF READ CYCLES: BUFFER COMMAND MODE**



#### WAVEFORM OF WRITE CYCLE NO.1 (R/W CONTROLLED TIMING) RANDOM ACCESS PORT(1,6)



#### WAVEFORM OF WRITE CYCLE NO.2 (CE, LB, AND/OR UB CONTROLLED TIMING) RANDOM ACCESS PORT(1,6,7)



#### NOTES:

- 1. R/W, CE, or LB and UB must be inactive during all address transitions.
- 2. A write occurs during the overlap of  $R/W = V_{IL}$ ,  $\overline{CE} = V_{IL}$  and  $\overline{LB} = V_{IL}$  and/or  $\overline{UB} = V_{IL}$ .
- 3. two is measured from the earlier of  $\overline{CE}$  (and  $\overline{LB}$  and/or  $\overline{UB}$ ) or  $R/\overline{W}$  going HIGH to the end of the write cycle.
- During this period, DQ pins are in the output state and the input signals must not be applied.

  If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
- 6. OE is continuously HIGH, OE = VIH. If during the RIW controlled write cycle the OE is LOW, twP must be greater or equal to twHz + tow to allow the DQ drivers to turn off and on the data to be placed on the bus for the required tDW. If  $\overline{\sf OE}$  is HIGH during the  ${\sf RIW}$  controlled write cycle, this requirement does not apply and the minimum write pulse is the specified tWP. For the CE controlled write cycle, OE may be LOW with no degregation to tow timing.
- 7. DQOUT is never enabled, therefore the output is in High-Z state during the entire write cycle.

#### SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(2)</sup>

		IDT70	825X25	IDT708	325X35	IDT70825X45		ĺ
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	CLE							
tCYC	Sequential Clock Cycle Time	30	_	40	<u> </u>	50		ns
tCH	Clock Pulse HIGH	12		15	<u> </u>	18		ns
tCL	Clock Pulse LOW	12	_	15		18	_	ns
tES	Count Enable and Address Pointer Set-up Time	5	—	6	<b>—</b>	6	_	ns
tEH	Count Enable and Address Pointer Hold Time	2		2	_	2	_	ns
tSOE	Output Enable to Data Valid		10		15	_	20	ns
tOLZ	Output Enable Low-Z Time(1)	2	-	2		2	_	ns
tOHZ	Output Enable High-Z Time <sup>(1)</sup>		11		15	_	15	ns
tCD	Clock to Valid Data		25		35	_	45	ns
tCKHZ	Clock High-Z Time(1)		14		17		20	ns
tCKLZ	Clock Low-Z Time(1)	3		3		3	_	ns
tEB _	Clock to EOB		15		18	_	23	ns

2. "X" in part numbers indicates power rating (S or L).

#### SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE(1)

		IDT70	IDT70825X25		IDT70825X35		IDT70825X45	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE							
tFS	Flow Restart Time	15	-	20	_	20	1	ns
tWS	Chip Select and Read/Write Set-up Time	5	1	6	_	6		ns
tWH	Chip Select and Read/Write Hold Time	2		2	_	2		ns
tDS	Input Data Set-up Time	5	1	6	_	6	1	ns
tDH	Input Data Hold Time	2	_	2	_	2		ns

NOTE:

3016 tbl 23

1. "X" in part numbers indicates power rating (S or L).

<sup>1.</sup> Transition measured at ±200mV from steady state. This parameter is guaranteed with the AC Test Load (Figure 2), but is not production tested.

## SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(1)</sup>


		IDT70	IDT70825X25		IDT70825X35		IDT70825X45	
Symbol	Parameter	Min.	Min. Max.		Max.	Min.	Max.	Unit
RESET C	YCLE		-					
tRSPW	Reset Pulse Width	15		20		20		ns
tWERS	Write Enable HIGH to Reset HIGH	10		10	_	10		ns
tRSRC	Reset HIGH to Write Enable LOW	10		10		10	_	ns
tRSFV	Reset HIGH to Flag Valid	20		25	_	25	_	ns

NOTE:

1. "X" in part numbers indicates power rating (S or L).

3016 tbl 24


#### SEQUENTIAL PORT: WRITE, POINTER LOAD NON-INCREMENTING READ



#### NOTES:

1, 2, 3. See notes Sequential Port: Write, Pointer Load, Burst Read, p.16.


#### SEQUENTIAL PORT: WRITE, POINTER LOAD, BURST READ



#### NOTES:

- 1. If SLD = VIL, then address will be clocked in on the SCLK's rising edge.
- 2. If CNTEN = VIH for the SCLK's rising edge, the internal address counter will not advance.
- 3. Pointer is not incremented on cycle immediately following SLD even if CNTEN is LOW.


#### READ STRT/EOB FLAG TIMING - SEQUENTIAL PORT




#### NOTES:

1, 2, 3, 4, 5. See notes STRT/EOB Sequential Port Write Cycle p.18.

#### **WAVEFORM OF WRITE CYCLES: SEQUENTIAL PORT**




#### **WAVEFORM OF BURST WRITE CYCLES: SEQUENTIAL PORT**



- 1. If SLD = VIL, then address will be clocked in on the SCLK's rising edge.
- 2. If CNTEN = VIH for the SCLK's rising edge, the internal address counter will not advance.
- 3. Pointer is not incrementing on cycle immediately following SLD even if CNTEN is Low.
- 4. If SR/W=VIL, data would be written to D0 again since CNTEN=VIH.
- 5. SOE=VIL makes no difference at this point since the SRW=VIL disables the output until SRW=VIH is clocked in on the next rising clock edge.

#### WAVEFORM OF WRITE CYCLES: SEQUENTIAL PORT (STRT/EOB FLAG TIMING)




3016 drw 21


#### NOTES: (Also used by Read STRT/EOB Flag Timing on page 16.)

- 1. If SSTRT1 or SSTRT2 = VIL, then address will be clocked in on the SCLK's rising edge.
- 2. If CNTEN = VIH for the SCLK's rising edge, the internal address counter will not advance.
- 3. Upon Power-up, SOE will control the output. If SCE = VIL and is clocked in while SR/W = VIH, the data addressed will be read out within that cycle. If SCE ⇒ V<sub>IL</sub> and is clocked in while SRW= V<sub>IL</sub>, the data addressed will not be written to.
  4. Unlike SLD case, CNTEN is not disabled on cycle immediately following SSTRT.
- 5. If SR/W = VIL, data would be written to D0 again since CNTEN = VIH.
- 6. SOE = VIL makes no difference at this point since the SR/W = VIL disables the output until SR/W = VIH is clocked in on the next rising clock edge.

#### **RANDOM ACCESS PORT - RESET TIMING**



#### RANDOM ACCESS PORT RESTART TIMING OF SEQUENTIAL PORT(1)




#### NOTE:

- 1. The sequential port is in the STOP mode and is being restarted from the random port by the Bit 4 Counter Release (see Case 5, page 9).

  2. '0' is written to Bit 4 from the random port at address 100, CMD = VIL, and CE = VIH. The device is in the Buffer Command Mode, Case 5.
- 3. CLR is an internal signal only and is shown for reference only.

#### **ORDERING INFORMATION**





### CMOS DUAL-PORT RAM 3.3V, 16K (2K x 8-BIT) WITH INTERRUPTS

PRELIMINARY IDT71V321S/L

#### **FEATURES:**

· High-speed access

—Commercial: 25/35/45/55ns (max.)

· Low-power operation

-IDT71V321S

Active: 250mW (typ.) Standby: 3.3mW (typ.)

-IDT71V321L

Active: 250mW (typ.) Standby: 660µW (typ.)

· Two INT flags for port-to-port communications

· On-chip port arbitration logic

BUSY output flag

· Fully asynchronous operation from either port

· Battery backup operation—2V data retention

TTL-compatible, single 3.3V ±0.3V power supply

· Available in popular plastic packages

#### **DESCRIPTION:**


The IDT71V321 is a high-speed 2K x 8 Dual-Port Static RAMs with internal interrupt logic for interprocessor communications. The IDT71V321 is designed to be used as a stand-alone 8-bit Dual-Port RAM.

The device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by  $\overline{\text{CE}}$ , permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 250mW of power. Low-power (L) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.

The IDT71V321 devices are packaged in 52-pin PLCCs and 64-pin TQFPs.

#### **FUNCTIONAL BLOCK DIAGRAM**





3026 drw 01

NOTE

1. IDT71V321 (MASTER): BUSY and INT are totem-pole outputs.

3026 drw 02





#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTE:

3026 tbl 0

2. VTERM must not exceed Vcc + 0.3V.

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	OV	$3.3V \pm 0.3V$

3026 tbl 02

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0	_	Vcc+0.3	٧
VIL	Input Low Voltage	-0.3(1)		0.8	٧

#### NOTE:

1. VIL (min.) = -1.5V for pulse width less than 20ns.

3026 tbl 03

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $Vcc = 3.3V \pm 0.3V$ )

			IDT71V321S		IDT71		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current <sup>(1)</sup>	2.0 ≤ Vcc ≤ 3.6V, Vin = 0V to Vcc		10		5	μА
lro	Output Leakage Current	$\overline{CE}$ = VIH, VOUT = 0V to VCC 2.0 $\leq$ VCC $\leq$ 3.6V		10	_	5	μА
Vol	Output Low Voltage (VOo-I/O7)	IOL = 4mA		0.4	_	0.4	٧
Vон	Output High Voltage	IOH = -4mA	2.4		2.4		V

#### NOTE:

1. At Vcc<2.0V input leakages are undefined.

3026 tbl 04

Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1, 4) (Vcc = 3.3V ± 0.3V)

		Test			71V32	21x25	71V	321x35	
Symbol	Parameter	Condition	Versi	on	Тур.	Max.	Тур.	Max.	Unit
ICC	Dynamic Operating Current (Both Ports Active)	$\overrightarrow{CE}$ = VIL, Outputs Open $f = fMAX^{(2)}$	COM'L.	S L	75 75	150 120	75 75	145 115	mA
ISB1	Standby Current (Both Ports - TTL Level Inputs)	CEL and CER ≥ VIH f = fMAX <sup>(2)</sup>	COM'L.	S L	20 20	50 35	20 20	50 35	mA
ISB2	Standby Current (One Port - TTL Level Inputs)	CEL or CER ≥ VIH Active Port Outputs Open, f = fMAX <sup>(2)</sup>	COM'L.	S L	30 30	105 75	30 30	100 70	mA
ISB3	Full Standby Current (Both Ports - All CMOS Level Inputs)	CEL and CER ≥ VCC -0.2V, f = 0 <sup>(3)</sup> VIN ≥ VCC -0.2V or VIN ≤ 0.2V	COM'L.	S L	1.0 0.2	5.0 3.0	1.0 0.2	5.0 3.0	mA
ISB4	Full Standby Current (One Port - All CMOS Level Inputs)	CEL or CER ≥ VCC -0.2V VIN ≥ VCC -0.2V or VIN ≤ 0.2V Active Port Outputs Open, f =fMAX <sup>(2)</sup>	COM'L.	S L	30 30	90 75	30 30	85 70	mA

3026 tbl 05

### DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1, 4)</sup> (Vcc = 3.0V ± 0.3V)

		Test			71V32	21x45	71V:	321x55	
Symbol	Parameter	Condition	Versi	on	Тур.	Max.	Тур.	Max.	Unit
ICC	Dynamic Operating Current (Both Ports Active)	CE = VIL, Outputs Open f = fMAX <sup>(2)</sup>	COM'L.	SA LA	75 75	140 110	75 75	135 105	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	CEL and CER 5 ≥ VIH  f = fMAX <sup>(2)</sup>	COM'L.	SA LA	20 20	50 35	20 20	50 35	mA
ISB2	Standby Current (One Port - TTL Level Inputs)	CEL or CER ≥ VIH Active Port Outputs Open, f = fMAX <sup>(2)</sup>	COM'L.	SA LA	30 30	95 65	30 30	90 60	mA
ISB3	Full Standby Current (Both Ports - All CMOS Level Inputs)	CEL and         CER ≥ VCC -0.2V, f = 0(3)         VIN ≥ VCC -0.2V or VIN ≤ 0.2V	COM'L.	SA LA	1.0 0.2	5.0 3.0	1.0 0.2	5.0 3.0	mA
ISB4	Full Standby Current (One Port - All CMOS Level Inputs)	CEL or CER ≥ VCC -0.2V VIN ≥ VCC -0.2V or VIN ≤ 0.2V Active Port Outputs Open, f =fMAX <sup>(2)</sup>	COM'L.	SA LA	30 30	80 65	30 30	75 60	mA

#### NOTES:

3026 tbl 06

- 1. "x" in part numbers indicates power rating (Sor L).
- 2. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency of read cycle of 1/fnc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 3. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 4. Vcc = 3.3V, Ta = +25°C for Typ.

#### DATA RETENTION CHARACTERISTICS (L Version Only)

					71V321L		
Symbol	Parameter	Test Conditions		Min.	_Typ. <sup>(1)</sup>	Max.	Unit
VDR	VCC for Data Retention			2.0		0	V
ICCDR	Data Retention Current	VCC = 2.0V, $\overline{\text{CE}}$ ≥ VCC - 0.2V	COM'L.	_	100	1500	μA
tCDR <sup>(3)</sup>	Chip Deselect to Data	VIN ≥ VCC - 0.2V or VIN≤ 0.2V		0	_	_	ns
	Retention Time						[
tR <sup>(3)</sup>	Operation Recovery			tRC <sup>(2)</sup>	_		ns
	Time						

#### NOTES:


3026 tbl 07

- 1. Vcc = 2V, TA = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed but not tested.

#### AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

3026 tbl 08



3026 drw 05

#### **DATA RETENTION WAVEFORM**




Figure 1. Output Load. (5pF for tHz, tLz, twz and tow) \* Including scope and jig.

#### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(3)

UPERA	PPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE										
		71V32	71V321x35		71V321x45		71V321x55				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Read Cy	/cle										
tRC	Read Cycle Time	25	_	35	_	45	_	55		ns	
tAA	Address Access Time		25		35		45		55	ns	
tACE	Chip Enable Access Time		25		35		45	_	55	ns	
tAOE	Output Enable Access Time		12		25		30	_	35	ns	
ton	Output Hold From Address Change	0		0	_	0		0		ns	
tLZ	Output Low-Z Time <sup>(1,2)</sup>	0.		0	_	0		0		ns	
tHZ	Output High-Z Time <sup>(1,2)</sup>		12	_	15	_	20	_	30	ns	
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0	_	0	_	0		ns	
<b>t</b> PD	Chip Disable to Power Down Time <sup>(2)</sup>	_	50	_	50		50		50	ns	

#### NOTES:


3026 tbl 09

5


- 1. Transition is measured ±200mV from low or high impedance voltage with load (Figure 1).
- This parameter guaranteed but not tested.
   "x" in part numbers indicates power rating (S or L).

6.19

### TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1,2,4)



#### TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1,3)



#### NOTES:

- 1. R/W is high for Read Cycles.
- Device is continuously enabled,  $\overline{CE} = V_{IL}$ .
- 3. Addresses valid prior to or coincident with  $\overline{\text{CE}}$  transition low.
- OE = VIL.

#### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>


		71V321x25		71V321x35		71V321x45		71V321x55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cy	cle									
twc	Write Cycle Time	25	_	35		45		55		ns
tew	Chip Enable to End-of-Write	20		30		35	_	40		ns
taw	Address Valid to End-of-Write	20	_	30		35		40	_	ns
tas	Address Set-up Time	0		0		0		0		ns
twp	Write Pulse Width <sup>(3)</sup>	20		30		35	_	40		ns
twn	Write Recovery Time	0		0	_	0		0	_	ns
tow	Data Valid to End-of-Write	12		20		20		20		ns
tHZ	Output High-Z Time <sup>(1,2)</sup>		_12		15	_	20	_	30	ns
tDH	Data Hold Time	0		0		0	_	0		ns
twz	Write Enabled to Output in High-Z <sup>(1,2)</sup>		12	_	15		20		30	ns
tow	Output Active From End-of-Write <sup>(1,2)</sup>	0		0		0		0		ns
IOTES:										3026 tb

#### NOTES:


- Transition is measured ±200mV from low or high impedance voltage with load (Figure 1).
- This parameter guaranteed but not tested.
- 3. Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 6).
- 4. "x" in part numbers indicates power rating (S or L).

6.19

#### TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,2,3,6)



#### TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING(1,2,3,5)



- 1. Either R/W or CE must be high during all address transitions.
- A write occurs during the overlap (tew or twp) of a low \(\overline{CE}\) and a low \(\overline{R/W}\).
   twn is measured from the earlier of \(\overline{CE}\) or \(\overline{R/W}\) going high to the end of the write cycle.
- During this period, the I/O pins are in the output state and input signals must not be applied.
   If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. If  $\overline{OE}$  is low during a R/W controlled write cycle, the write pulse width must be larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

### 6

3026 tbl 11

### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>


		71V321x25		71V321x35		71V321x45		71V321x55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Busy Ti	iming									
tBAA	BUSY Access Time from Address	Τ-	25	_	35		35		45	ns
tBDA	BUSY Disable Time from Address		20	-	30	-	35		40	ns
tBAC	BUSY Access Time from Chip Enable		20	_	30		30	_	35	ns
tBDC	BUSY Disable Time from Chip Enable		20	_	25	_	25	[	30	ns
twdd	Write Pulse to Data Delay <sup>(1)</sup>		50	_	60	_	70	_	80	ns
topo	Write Data Valid to Read Data Delay(1)		35	_	45	-	55	T —	65	ns
taps	Arbitration Priority Set-up Time(2)	5		5		5	_	5	_	ns
tBDD	BUSY Disable to Valid Data(3)	1 —	Note 3		Note 3	_	Note 3	_	Note 3	ns

#### NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY".

- 2. To ensure that the earlier of the two ports wins.
- 3. tbbb is a calculated parameter and is the greater of 0, twbb-twp (actual) or tbbb tbw (actual).
- 4. "x" in part numbers indicates power rating (SA or LA).

#### TIMING WAVEFORM OF READ WITH BUSY (1,2,3)



#### NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2. Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.
- 4. OE at LO for the reading port.


⊢taps-

tBAC


CEL

BUSYL

# TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, TE ARBITRATION TEL VALID FIRST:




# TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION<sup>(1)</sup> LEFT ADDRESS VALID FIRST:



tBDC-

#### **RIGHT ADDRESS VALID FIRST:**



#### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1)


		71V321x25 71V321x		1x35	71V32	1x45	71V32			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Interrup	t Timing									
tAS	Address Set-up Time	0		0	_	0		0		ns
tWR	Write Recovery Time	0	_	0		0		0	_	ns
tINS	Interrupt Set Time		25	l —	35	_	40		45	ns
tiNR	Interrupt Reset Time	_	25		35	_	40	_	45	ns

NOTES:


3026 tbl 12

#### TIMING WAVEFORM OF INTERRUPT MODE

#### LEFT SIDE SETS INTR:(1)



#### RIGHT SIDE CLEARS INTR:(2)




#### NOTES:

- 1.  $\overline{CE}_{R} = V_{IL}$ ,  $\overline{BUSY}_{L} = HI$ . 2.  $\overline{CE}_{R} = V_{IL}$ ,  $\overline{BUSY}_{R} = HI$ .


<sup>1. &</sup>quot;x" in part numbers indicates power rating (S or L).

#### TIMING WAVEFORM OF INTERRUPT MODE

#### RIGHT SIDE SETS INTL:(1)



#### LEFT SIDE CLEARS INTL:(2)



#### NOTES:

- 1. CER = VIL, BUSYR = Hi. 2. CEL = VIL, BUSYL = Hi.

#### **FUNCTIONAL DESCRIPTION**

The IDT71V321 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. This device has an automatic power-down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected  $(\overline{\text{CE}}\ \text{high})$ . When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control  $(\overline{\text{OE}})$ . In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

The interrupt flag ( $\overline{\text{INT}}$ ) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INT}}$ L) is set when the right port writes to memory location 7FE (HEX). The left port clears the interrupt by reading address location 7FE. Likewise, the right port interrupt flag ( $\overline{\text{INT}}$ R) is set when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag ( $\overline{\text{INT}}$ R), the right port must read the memory location 7FF. The message (8 bits) at 7FE or 7FF is user-defined. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes but as part of the random access memory. Refer to Table II for the interrupt operation.

### ARBITRATION LOGIC FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the write operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{\text{CE}}$ , on-chip control logic arbitrates between  $\overline{\text{CEL}}$  and  $\overline{\text{CER}}$  for access; or (2) if the  $\overline{\text{CE}}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III). In either mode of arbitration, the delayed port's  $\overline{\text{BUSY}}$  flag is set and will reset when the port granted access completes its operation and the ADDR/ $\overline{\text{CE}}$  conditions which produced the contention state are removed.

6

#### **TRUTH TABLES**

## TABLE I - NON-CONTENTION READ/WRITE CONTROL<sup>(4)</sup>

Le	ft Or I	Right	Port <sup>(1)</sup>	
R/₩	CE	ŌĒ	D0-7	Function
Х	Н	Х	Z	Port Disabled and in Power Down Mode ISB2 or ISB4
X	Н	Х	Z	CER = CEL = H, Power Down Mode, IsB1 or IsB3
L.	L	Х	DATAIN	Data on Port Written into Memory (2)
Н	L	L	DATAOUT	Data in Memory Output on Port(3)
Н	L	Η	Z	High Impedance Outputs

#### NOTES:

1. AOL-A1OL ≠ AOR-A1OR

2. If BUSY = L, data is not written.

3. If BUSY = L, data may not be valid, see two and tood timing.

4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Sy	mbol	Parameter (1)	Conditions	Max.	Unit
Cı	N	Input Capacitance	VIN = 0V	11	рF
Co	DUT	Output Capacitance	VIN = 0V	11	ρF

#### NOTE:

2691 tbl 14

1. This parameter is determined by device characterization but is not 100% tested.

## TARLE II \_ INTERRIIDT EL AC(1,4)

IADEL	11 - 114 1	LILIO	1 I LAC							
		Left Port Right Port								
R/WL	CEL	OEL.	A0L-A10L	ĬNT∟	R/WR	CER	OE <sub>R</sub>	AOL-A10R	INTR	Function
L	L	Х	7FF	Χ	Х	Χ	X	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	X	Х	L	L	7FF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	X	Х	L <sup>(3)</sup>	L	L	X	7FE	Χ	Set Left INTL Flag
Х	L	L	7FE	H <sup>(2)</sup>	Х	Х	Х	Х	Х	Reset Left INTL Flag

2691 tb! 13

2691 tbl 15

13

- NOTES:
- 1. Assumes BUSYL = BUSYR = H.
- 2. If BUSYL = L, then NC.
- 3. If BUSYR = L, then NC.
- 4. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE.

## TABLE III - ARBITRATION(1,2)

Left	Port	Rig	ht Port	Fla	ags	
CEL	AOL-A1OL	ČĒR	Aor-Aior	BUSYL	BUSYR	Function <sup>(3)</sup>
Н	X	Н	Х	Н	Н	No Contention
L	X	Н	Х	Н	Н	No Contention
Н	X	L	Х	Н	Н	No Contention
L	≠ AoR-A10R	L	≠ AoL-A1oL	Н	Н	No Contention
Address Arbi	tration With CE L	ow Before Add	iress Match			
L	LV5R	L	LV5R	Н	L	L-Port Wins
L	RV5L	L	RV5L	L	Н	R-Port Wins
L.	Same	L	Same	Н	L	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
CE Arbitratio	n With Address N	latch Before C	E			
LL5R	= A0R-A10R	LL5R	= A0L-A10L	Н	L	L-Port Wins
RL5L	= A0R-A10R	RL5L	= A0L-A10L	L	Н	R-Port Wins
LW5R	= A0R-A10R	LW5R	= A0L-A10L	Н	L	Arbitration Resolved
LW5R	= A0R-A10R	LW5R	= A0L-A10L	I.	Н	Arbitration Resolved

#### NOTES:

INT Flags Don't Care.

2. X = DON'T CARE, L = LOW, H = HIGH

LV5R = Left Address Valid ≥ 5ns before right address.

RV5L = Right Address Valid ≥ 5ns before left address.

Same = Left and Right Addresses match within 5ns of each other.

LL5R = Left CE = LOW ≥ 5ns before Right CE.


RL5L = Right  $\overline{CE}$  = LOW  $\geq$  5ns before Left  $\overline{CE}$ .

LW5R = Left and Right CE = LOW within 5ns of each other.

3. Arbitration Resolved = Contention Resolved arbitrarily; if specified taps is not observed, then either BUSYL or BUSYR will go Low (active), but which one goes Low cannot be predicted.

6.19

### **ORDERING INFORMATION**



3026 drw 19



## HIGH-SPEED 3.3V **8K x 8 DUAL-PORT** STATIC RAM

#### **PRELIMINARY** IDT70V05S/L

#### **FEATURES:**


- · True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
  - Commercial:35/55ns (max.)
- · Low-power operation
  - IDT70V05S
    - Active: 350mW (typ.) Standby: 3.5mW (typ.)

  - IDT70V05L
    - Active: 350mW (typ.) Standby: 1mW (typ.)
- · IDT70V05 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- $M/\overline{S} = H$  for  $\overline{BUSY}$  output flag on Master  $M/\overline{S} = L$  for  $\overline{BUSY}$  input on Slave
- Interrupt Flag

- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- Battery backup operation—2V data retention
- TTL-compatible, single 3.3V (±0.3V) power supply
- Available in 68-pin PGA and PLCC, and a 64-pin TQFP

#### DESCRIPTION:

The IDT70V05 is a high-speed 8K x 8 Dual-Port Static RAM. The IDT70V05 is designed to be used as a stand-alone 64K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, errorfree operation without the need for additional discrete logic.




6


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by  $\overline{\text{CE}}$  permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 350mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of  $500\mu W$  from a 2V battery.

The IDT70V05 is packaged in a ceramic 68-pin PGA and PLCC and a 64-pin thin plastic quad flatpack (TQFP).

#### PIN CONFIGURATIONS





			·	·							1	
11		51 A5L	50 <b>A</b> 4L	48 <b>A</b> 2L	46 AoL	44 BUSYL	42 M/S	40 INTR	38 <b>A</b> 1R	36 <b>A</b> 3R		
10	53 <b>A</b> 7L	52 <b>A</b> 6L	49 <b>A</b> 3L	47 A1L	45 INTL	43 GND	41 BUSYF	39 <b>A</b> or	37 <b>A</b> 2R	35 <b>A</b> 4R	34 <b>A</b> 5R	
09	55 <b>A</b> 9L	54 <b>A</b> 8L								32 A7R	33 A6R	
08	57 A11L	56 <b>A</b> 10L								30 <b>A</b> 9R	31 A8R	
07	59 Vcc	58 <b>A</b> 12L			ı	IDT70V				28 A11R	29 <b>A</b> 10R	
06	61 N/C	60 N/C				G68-1 8-PIN P FOP VIE	GA			26 GND	27 <b>A</b> 12R	
05	63 SEML	62 ŒL			,	OI VIL	.**			24 N/C	25 N/C	
04	65 ŒL	64 R⁄WL								22 SEMR	23 ŒR	
03	67 I/OoL	66 N/C								20 OER	21 R/WR	
02	68 I/O1L	1 I/O2L	3 1/O4L	5 GND	7 I/O7L	9 GND	11 I/O1R	13 Vcc	15 I/O4R	18 I/O7R	19 N/C	
01	<b>*</b>	2 I/O3L	4 I/O5L	6 I/O6L	8 Vcc	10 I/OoR	12 I/O2R	14 I/O3R	16 I/O5R	17 I/O6R		2941 drw 04
INDE	X A	В	С	D	E	F	G	Н	J	К	L	

### **PIN NAMES**

Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/₩R	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L A12L	A0R - A12R	Address
I/OoL I/O7L	I/Oor - I/O7R	Data Input/Output
SEML	SEMR	Semaphore Enable
INTL	INTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
M	/ <del>S</del>	Master or Slave Select
V	CC	Power
GI	ND	Ground
		2941 tbl 1

- All Vcc pins must be connected to power supply.
   All GND pins must be connected to ground supply.

6.20 3

## 6

#### TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

	Inp	uts <sup>(1)</sup>		Outputs		
CE	R/₩	Œ	SEM	I/O0-7	Mode	
Н	Х	X	Н	High-Z	Deselected: Power Down	
L	L	Х	Н	DATAIN	Write to Memory	
L	Н	L	Н	DATAOUT	Read Memory	
Х	X	Н	X	High-Z	Outputs Disabled	

NOTE:

1. AOL - A12L ≠ AOR - A12R

2941 tbl 02

## TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	Inp	uts		Outputs	
CE	R/ <b>₩</b>	ŌĒ	SEM	I/O0-7	Mode
Н	Н	L	L	DATAOUT	Read Data in Semaphore Flag
Н	<i>5</i>	Χ	L	DATAIN	Write Dเทอ into Semaphore Flag
L	Х	Χ	L		Not Allowed

2941 tbl 03

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
Та	Operating Temperature	0 to +70	ô
TBIAS	Temperature Under Bias	-55 to +125	ç
Тѕтс	Storage Temperature	-55 to +125	ç
Іоит	DC Output Current	50	mA

#### NOTES:

2941 tbl 04

2. VTERM must not exceed Vcc + 0.3V.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	OV	$3.3V \pm 0.3V$

2941 tbl 05

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0	_	Vcc+0.3	٧
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>		0.8	٧

#### NOTES:

1. V<sub>IL≥</sub> -1.5V for pulse width less than 10ns.

2941 tbl 06

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	11	рF
Соит	Output Capacitance	Vout = 0V	11	pF

#### NOTE:

2941 tbl 07

 This parameter is determined by device characterization but is not production tested.

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $3.3V \pm 0.3V$ )

			IDT70V05S		IDT70		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current <sup>(5)</sup>	Vcc = 3.6V, VIN = 0V to Vcc	_	10	_	5	μА
lro	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10		5	μА
Vol	Output Low Voltage	IOL = 4mA		0.4		0.4	٧
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	-	V

2941 tbl 08

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (Vcc = 3.3V ± 0.3V)

		Test		70V	05X55				
Symbol	Parameter	Condition	Version		Typ. <sup>(2)</sup>	Max.	Тур. <sup>(2)</sup>	Max.	Unit
lcc	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \le V_{IL}$ , Outputs Open $\overline{SEM} \ge V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L.	S L		115 100	_	115 100	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	$ \overline{CER} = \overline{CEL} \ge VIH $ $ \overline{SEMR} = \overline{SEML} \ge VIH $ $ f = f_{MAX}^{(3)} $	COM'L.	S L	_	25 20	_	25 20	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	CEL or CER≥ VIH Active Port Outputs Open f = fMax <sup>(3)</sup> SEMR = SEML≥ VIH	COM'L.	S L	_	72 62		72 62	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports $\overline{CE}L$ and $\overline{CE}R \ge Vcc - 0.2V$ $Vin \ge Vcc - 0.2V$ or $Vin \le 0.2V$ , $f = 0^{(4)}$ $\overline{SEMR} = \overline{SEML} \ge Vcc - 0.2V$	COM'L.	S L	_	5 2.5	_	5 2.5	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port $\overline{\text{CEL}}$ or $\overline{\text{CER}} \ge \text{Vcc} - 0.2\text{V}$ $\overline{\text{SEMR}} = \overline{\text{SEML}} \ge \text{Vcc} - 0.2\text{V}$ $\overline{\text{Vin}} \ge \text{Vcc} - 0.2\text{V}$ or $\overline{\text{Vin}} \le 0.2\text{V}$ Active Port Outputs Open $f = f_{\text{MAX}}^{(3)}$	COM'L.	S L	_	71 61		71 61	mA

#### NOTES:

- 1. X in part numbers indicates power rating (S or L)
- 2. VCC = 3.3V, TA = +25°C.
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. At Vcc≤2.0V input leakages are undefined.

2941 tbl 09

ns

2941 tbl 10

### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only) (VLC = 0.2V, VHC = VCC - 0.2V)


Symbol Typ.<sup>(1)</sup> Parameter **Test Condition** Min. Unit Max. VDR Vcc for Data Retention Vcc = 2V 2.0 ٧ CE VHC **ICCDR** Data Retention Current COM'L. 100 1500 μΑ VIN VHC or VLC tcpR(3) Chip Deselect to Data Retention Time SEM VHC 0 ns

## tR<sup>(3)</sup> NOTES:

- 1. ta = +25°C, Vcc = 2V 2. tac = Read Cycle Time
- 3. This parameter is guaranteed but not tested

Operation Recovery Time


## **DATA RETENTION WAVEFORM**



### **AC TEST CONDITIONS**

GND to 3.0V
5ns Max.
1.5V
1.5V
See Figures 1 & 2

2941 th! 11



tRC<sup>(2)</sup>

Figure 1. Output Load (5pF for tLz, tHz, twz, tow) \* Including scope and jig.

2941 tbi 12

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>

		IDT70	V05X35	IDT70V	05X55	T
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CY	CLE					
tRC	Read Cycle Time	35		55	_	ns
taa	Address Access Time		35		55	ns
tACE	Chip Enable Access Time <sup>(3)</sup>		35		55	ns
tAOE	Output Enable Access Time	T	20		30	ns
tон	Output Hold from Address Change	3	T	3	<u> </u>	ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3	-	3		ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>		15		25	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0		0		ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>		50		50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15		ns
tsaa	Semaphore Address Access Time	<u> </u>	45		65	ns


- 1. Transition is measured ±200mV from low or high impedance voltage with load (Figures 1 and 2).

- This parameter is guaranteed but not tested.

  To access RAM, CE = L, SEM = H.


  X in part numbers indicates power rating (S or L).

### **TIMING OF POWER-UP POWER-DOWN**



## (6

### WAVEFORM OF READ CYCLES(5)



#### NOTES:

- 1. Timing depends on which signal is asserted last,  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ .
- 2. Timing depends on which signal is de-asserted first CE or OE.
- 3. teop delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tAGE, tAGE, tAG or tBDD.
- SEM = H.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(5)</sup>


		IDT7	0V05X35	IDT70\	/05X55	T
Symbol	Parameter	Min.	Max	Min.	Max.	Unit
WRITE C	YCLE					
twc	Write Cycle Time	35	_	55	_	ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	30		45	_	ns
taw	Address Valid to End-of-Write	30		45		ns
tas	Address Set-up Time <sup>(3)</sup>	0		0		ns
twp	Write Pulse Width	30	_	40	_	ns
twn	Write Recovery Time	0		0	_	ns
tow	Data Valid to End-of-Write	25		30		ns5
tHZ	Output High-Z Time <sup>(1, 2)</sup>		15		25	ns
tDH	Data Hold Time <sup>(4)</sup>	0		0		ns
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>		15		25	ns
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	_	0		ns
tswrd	SEM Flag Write to Read Time	10	_	10	_	ns
tsps	SEM Flag Contention Window	10		10	_	ns

#### NOTES:


2941 tb! 13

- 1. Transition is measured ±200mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. To access RAM, CE = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire tew time.
- 4. The specification for tori must be met by the device supplying write data to the RAM under all operating conditions. Although tori and tow values will vary over voltage and temperature, the actual tori will always be smaller than the actual tow.
- 5. X in part numbers indicates power rating (S or L).

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,3,5,8)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING<sup>(1,3,5,8)</sup>




- R/W or CE must be high during all address transitions.
- A write occurs during the overlap (tew or twp) of a low CE and a low RW for memory array writing cycle.
   twn is measured from the earlier of CE or RW (or SEM or RW) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last,  $\overline{CE}$ , or  $R/\overline{W}$ .
- 7. Timing depends on which enable signal is de-asserted first,  $\overline{CE}$ , or  $R/\overline{W}$ .
- 8. If  $\overline{OE}$  is low during  $R\overline{N}$  controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

#### TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



1.  $\overline{CE} = H$  for the duration of the above timing (both write and read cycle).

### TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



- 1. DOR = DOL = L,  $\overline{\text{CE}}_{R}$  =  $\overline{\text{CE}}_{L}$  = H, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/WA or SEMA going high to R/WB or SEMB going high.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>

		IDT70	V05X35	IDT70	V05X55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (M/S = H)					
<b>t</b> BAA	BUSY Access Time from Address Match	_	35		45	ns
<b>t</b> BDA	BUSY Disable Time from Address Not Matched	——————————————————————————————————————	35		45	ns
tBAC	BUSY Access Time from Chip Enable LOW	_	35	_	45	ns
tBDC	BUSY Disable Time from Chip Enable HIGH	_	35		45	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		5	T -	ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	_	Note 3		Note 3	ns
BUSY TIN	/ING (M/S=L)					
twB	BUSY Input to Write <sup>(4)</sup>	0	_	0	_	ns
twH	Write Hold After BUSY <sup>(5)</sup>	25		25	_	ns
PORT-TO	-PORT DELAY TIMING					
twdd	Write Pulse to Data Delay <sup>(1)</sup>		60	_	80	ns
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>		55		75	ns

#### NOTES:

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (WS = H) or "Timing Waveform of Write With Port-To-Port Delay (MS=L)".

2. To ensure that the earlier of the two ports wins.


3. tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual).

4. To ensure that the write cycle is inhibited during contention.

5. To ensure that a write cycle is completed after contention.

6. "x" is part numbers indicates power rating (S or L).


## TIMING WAVEFORM OF READ WITH BUSY(2) (M/S = H)




- 1. To ensure that the earlier of the two ports wins.
- 2. CEL = CER = L
- 3.  $\overline{OE} = L$  for the reading port.

2941 drw 13


## TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY $^{(1,2)}$ $(M/\overline{S} = L)$




## TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$



## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1) (M/S = H)



## WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $TIMING^{(1)}(M/\overline{S} = H)$



1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".

2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>


	IDT70\	/05X35	IDT70	/05X55	
Parameter	Min.	Max.	Min	Max.	Unit
UPT TIMING					
Address Set-up Time	0	_	0	_	ns
Write Recovery Time	0	_	0	_	ns
Interrupt Set Time		30		40	ns
Interrupt Reset Time	_	35	T -	45	ns
	UPT TIMING Address Set-up Time Write Recovery Time Interrupt Set Time	Parameter         Min.           UPT TIMING         0           Address Set-up Time         0           Write Recovery Time         0           Interrupt Set Time         —	UPT TIMING         0         —           Address Set-up Time         0         —           Write Recovery Time         0         —           Interrupt Set Time         30	Parameter         Min.         Max.         Min           UPT TIMING         0         —         0           Address Set-up Time         0         —         0           Write Recovery Time         0         —         0           Interrupt Set Time         —         30         —	Parameter         Min.         Max.         Min         Max.           UPT TIMING         0         —         0         —           Address Set-up Time         0         —         0         —           Write Recovery Time         0         —         0         —           Interrupt Set Time         —         30         —         40

#### NOTE:

1. "x" in part numbers indicates power rating (S or L).

#### 2941 tbl 15

## WAVEFORM OF INTERRUPT TIMING(1)



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

#### TRUTH TABLE I — INTERRUPT FLAG(1)

	Le	ft Port			Right Port					
R/ <b>W</b> L	CE	ŌĒL	A0L-A12L	INT∟	R/WR	CER	ŌĒR	Aor-A12R	ΙΝΤα	Function
L	L	Х	1FFF	Х	Х	X	X	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	1FFF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	1FFE	Χ	Set Left INTL Flag
Х	L	L	1FFE	H <sup>(2)</sup>	Х	Х	X	Х	Х	Reset Left INTL Flag

6.20

#### NOTES:

1. Assumes BUSYL = BUSYR = H.

- 2. If  $\overline{BUSY}L = L$ , then no change.
- 3. If BUSYR = L, then no change.

2941 tbl 16

## TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inp	uts	Out	puts	,
CE.			BUSYL(1)	BUSYR <sup>(1)</sup>	Function
X	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
X	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

2941 tbl 17

- 1. Pins BUSYs and BUSYs are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70V05 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- 2. Lif the inputs to the opposite port were stable prior to the address and enable inputs of this port. Hif the inputs to the opposite port became stable after the address and enable inputs of this port. If the inputs of this port. If the inputs of this port became stable after the address and enable inputs of this port. If the inputs of this port. BUSYL or BUSYL or BUSYL and BUSYL and BUSYL outputs cannot be low simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

#### TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE<sup>(1)</sup>

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

#### NOTE:

This table denotes a sequence of events for only one of the eight semaphores on the IDT70V05.

2941 tbl 18

#### **FUNCTIONAL DESCRIPTION**

The IDT70V05 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V05 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted.

#### **INTERRUPTS**

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INTL}}$ ) is set when the right port writes to memory location 1FFE (HEX). The left port clears the interrupt by reading address location 1FFE. Likewise, the right port interrupt flag ( $\overline{\text{INTR}}$ ) is set when the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory location 1FFF.

The message (8 bits) at 1FFE or 1FFF is user-defined. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

#### **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V05 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V05 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V05 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V05 RAM the busy pin is an output if the part is used as a master ( $M/\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave ( $M/\overline{S}$  pin = H) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the R/W signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

#### **SEMAPHORES**

The IDT70V05 is an extremely fast Dual-Port 8K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT70V05 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V05's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V05 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in

6

system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### **HOW THE SEMAPHORE FLAGS WORK**

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V05 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, OE, and R/W) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read

value is latched into one side's output register when that side's semaphore select  $(\overline{SEM})$  and output enable  $(\overline{OE})$  signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal  $(\overline{SEM})$  or  $\overline{OE}$  to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource. the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

#### **USING SEMAPHORES—SOME EXAMPLES**

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V05's Dual-Port RAM. Say the 8K x 8 RAM was to be divided into two 4K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two

processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT70V05 Semaphore Logic

6.20 17

### **ORDERING INFORMATION**



2941 drw 22



## HIGH-SPEED 3.3V 4K x 16 DUAL-PORT STATIC RAM

### PRELIMINARY IDT70V24S/L


#### **FEATURES:**

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
  - Commercial: 35/55ns (max.)
- · Low-power operation
  - IDT70V24S
    - Active: 350mW (typ.)
    - Standby: 3.5mW (typ.)
  - IDT70V24L
    - Active: 350mW (typ.)
    - Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70V24 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- M/S = H for BUSY output flag on Master M/S = L for BUSY input on Slave
- Interrupt Flag
- Devices are capable of withstanding greater than 2001V electrostatic charge.
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible, single 3.3V (±0.3V) power supply
- Available in 84-pin PGA, PLCC and 100-pin TQFP

#### **DESCRIPTION:**

The IDT70V24 is a high-speed 4K x 16 Dual-Port Static RAM. The IDT70V24 is designed to be used as a stand-alone 64K-bit Dual-Port RAM or as a combination MASTER/SLAVE



#### **COMMERCIAL TEMPERATURE RANGE**

**NOVEMBER 1993** 

Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic. This device provides two independent ports with separate


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by  $\overline{\text{CE}}$  permits the on-chip circuitry of each port to enter a very low


standby power mode.

Fabricated using IDT's CEMOS<sup>TM</sup> high-performance technology, these devices typically operate on only 350mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500μW from a 2V battery.

The IDT70V24 is packaged in a ceramic 84-pin PGA, an 84-Pin PLCC and a 100-pin Thin Quad Plastic Flatpack.

### PIN CONFIGURATIONS





	63	61	60	58	55	54	51	48	46	45	42
11	1/O7L	I/O5L	I/O4L	I/O2L	I/OoL	ŌĒL	SEML	<u>LB</u> L	A11L	A10L	A7L
	66	64	62	59	56	49	50	47	44	43	40
10	I/O10L	I/O <sub>8</sub> L	I/O <sub>6</sub> L	I/O3L	1/O1L	ŪB∟	CEL	N/C	<b>A</b> 9L	<b>A</b> 8L	A5L
	67	65	<del> </del>	L	57	53	52			41	39
09	I/O11L	I/O9L			GND	Vcc	R∕WL			<b>A</b> 6L	A4L
	69	68	1				1	J		38	37
80	I/O13L	I/O12L								<b>A</b> 3L	A <sub>2</sub> L
	72	71	73						33	35	34
07	I/O15L	I/O14L	<b>V</b> cc			IDT70V2	4		BUSYL	AoL	ĪNTL
	75	70	74			32	31	36			
06	I/Oor	GND	GND	84-PIN PGA TOP VIEW						M∕S	A1L
	76	77	78			IOI VIL	28	29	30		
05	I/O1R	I/O2R	Vcc						Aor	ĪNTR	BUSYR
	79	80								26	27
04	I/O3R	I/O4R								A <sub>2</sub> R	A <sub>1</sub> R
	81	83			7	11	12	]		23	25
03	I/O5R	I/O7R			GND	GND	SEMR			<b>A</b> 5R	A3R
	82	1	2	5	8	10	14	17	20	22	24
02	I/O6R	I/O9R	I/O10R	I/O13R	I/O15R	R/WR	UB <sub>R</sub> .	A11R	<b>A</b> 8R	A6R	A4R
	84	3	4	6	9	15	13	16	18	19	21
01	I/O <sub>8</sub> R	I/O11R	I/O12R	I/O14R	ŌĒR	LBR	CER	N/C	A10R	<b>A</b> 9R	A7R
	Α	В	С	D	E	F	G	Н	J	К	L
dex											2911 0

#### NOTES:

- All Vcc pins must be connected to power supply.
   All GND pins must be connected to ground supply.

## **PIN NAMES**

Left Port	Right Port	Names		
CEL	CER	Chip Enable		
R∕WL	R/WR	Read/Write Enable		
<u>OE</u> L	ŌĒR	Output Enable		
A0L - A11L	A0R - A11R	Address		
I/O0L I/O15L	I/O0R - I/O15R	Data Input/Output		
SEML	SEM <sub>R</sub>	Semaphore Enable		
ŪBL	ÜBR	Upper Byte Select		
<u>LB</u> L	LBR	Lower Byte Select		
ĪNTL	ĪNĪR	Interrupt Flag		
BUSYL	BUSYR	Busy Flag		
M	ı/ <del>S</del>	Master or Slave Select		
V	СС	Power		
Gi	ND	Ground		

2911 tbl 1

### TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts <sup>(1)</sup>			Out	puts	
CE	R/₩	Œ	UB	ĽΒ	SEM	I/O8-15	I/O0-7	Mode
Н	Х	X	Х	Х	Н	High-Z	High-Z	Deselected: Power Down
X	Х	X	Н	Н	Н	High-Z	High-Z	Both Bytes Deselected: Power Down
L	L	X		Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	Н	L	Η	Ĺ	Н	High-Z	DATAOUT	Read Lower Byte Only
L	Н	L	L	L	Н	DATAOUT	DATAOUT	Read Both Bytes
X	Х	Н	Х	Х	Х	HighZ	High-Z	Outputs Disabled

NOTE: 1. AOL - A11L ≠ AOR - A11R 2911 tbl 02

### TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	Inputs				Outp	outs		
CE	R/₩	ŌĒ	UB	LB	SEM	I/O8-15	I/O0-7	Mode
Н	Н	L	Х	Х	L	DATAout	DATAOUT	Read Data in Semaphore Flag
X	Н	L	Н	Н	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Н	£	Х	X	Х	L	DATAIN	DATAIN	Write DIN0 into Semaphore Flag
Х	4	Х	Н	Н	L	DATAIN	DATAIN	Write Dเทง into Semaphore Flag
L	Х	X	L	Х	L	_		Not Allowed
L	Х	Х	Х	L	L	-	_	Not Allowed

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
Та	Operating Temperature	0 to +70	ŷ
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	∘c
lout	DC Output Current	50	mA

#### NOTE:

2. VTERM must not exceed Vcc + 0.3V.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military			
Commercial	0°C to +70°C	0V	$3.3V \pm 0.3$

2911 tbl 05

2911 tbl 03

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Supply Voltage	0	0	0	٧
Viн	Input High Voltage	2.0		Vcc+0.3	٧
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	_	0.8	٧

NOTE: 1. VIL≥ -1.5V for pulse width less than 10ns. 2911 tbl 06

### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	11	pF
Cour	Output Capacitance	Vout = 0V	11	pF

NOTE:

2911 tbl 07

1. This parameter is determined by device characterization but is not production tested.

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $3.3V \pm 0.3V$ )

			IDT70	V24S	IDT70		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
[ILI]	Input Leakage Current <sup>(5)</sup>	Vcc = 3.6V, VIN = 0V to Vcc	_	10	_	5	μА
luo	Output Leakage Current	CE = ViH, Vout = 0V to Vcc		10	_	5	μА
Vol	Output Low Voltage	IOL = 4mA		0.4	_	0.4	٧
Vон	Output High Voltage	IOH = -4mA	2.4		2.4	_	٧

2911 tbl 08

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1) (Vcc = 3.3V ± 0.3V)

			]		70V	24X35	70V2	4X55	
Symbol	Parameter	Test Condition	Version		Тур. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	<u>CE</u> ≤ VIL, Outputs Open <u>SEM</u> ≥ VIH f = fMAX <sup>(3)</sup>	COM'L.	S L	_	115 100	_	115 100.	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	CER = CEL≥ VIH SEMR = SEML≥ VIH f = fMAX <sup>(3)</sup>	COM'L.	S L		25 20	_	25 20	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	CEL or CEn≥ VIH  Active Port Outputs Open  f = fMax <sup>(3)</sup> SEMn = SEML≥ VIH	COM'L.	S L	_	72 62		72 62	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports $\overline{\text{CE}}$ L and $\overline{\text{CER}} \ge \text{Vcc} - 0.2\text{V}$ $\text{Vin} \ge \text{Vcc} - 0.2\text{V}$ or $\text{Vin} \le 0.2\text{V}$ , $\text{f} = 0^{(4)}$ $\overline{\text{SEMR}} = \overline{\text{SEML}} \ge \text{Vcc} - 0.2\text{V}$	COM'L.	S L	_	5 2.5	_	5 2.5	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port $\overline{CEL}$ or $\overline{CER} \ge Vcc - 0.2V$ $\overline{SEMR} = \overline{SEML} \ge Vcc - 0.2V$ $VIN \ge Vcc - 0.2V$ or $VIN \le 0.2V$ Active Port Outputs Open, $f = fMAX^{(3)}$	COM'L.	S L		71 61	_	71 61	mA

#### NOTES:

2911 tbl 09

- 1. X in part numbers indicates power rating (S or L)
- 2. Vcc = 3.3V, TA = +25°C.
- 3. At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. At Vcc ≤ 2.0V input leakages are undefined.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)

(VLC = 0.2V, VHC = VCC - 0.2V)


Symbol	Parameter	Test Condition		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V		2.0	_		V
ICCDR	Data Retention Current	CE VHC VIN VHC or VLC	COM'L.		100	1500	μА
tcdR <sup>(3)</sup>	Chip Deselect to Data Retention Time	SEM VHC		0			ns
tR <sup>(3)</sup>	Operation Recovery Time	}		tRC <sup>(2)</sup>	_	_	ns

#### NOTES:

2911 tbl 10

- 1.  $t_A = +25^{\circ}C$ ,  $V_{CC} = 2V$
- 2. tnc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

#### DATA RETENTION WAVEFORM



#### **AC TEST CONDITIONS**

10 1201 001151110110	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
<del></del>	2011 #111





Figure 1. Output Load (5pF for tLz, tHz, twz, tow)
\* Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>

		IDT70	V24X35	IDT70V24X55		}	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
READ CY	/CLE						
tRC	Read Cycle Time	35	_	55	<u> </u>	ns	
taa	Address Access Time		35	<b> </b>	55	ns	
tace	Chip Enable Access Time <sup>(3)</sup>		35	T	55	ns	
tabe	Byte Enable Access Time <sup>(3)</sup>		35	T —	55	ns	
taoe	Output Enable Access Time	_	20	=	30	ns	
<b>t</b> OH	Output Hold from Address Change	3	_	3		ns	
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3	T -	3	_	. ns	
tHZ	Output High-Z Time <sup>(1, 2)</sup>		15	<u> </u>	25	ns	
tpu	Chip Enable to Power Up Time <sup>(2)</sup>	0	T	0	_	ns	
tPD	Chip Disable to Power Down Time <sup>(2)</sup>		50	=	50	ns	
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15	_	ns	
tsaa	Semaphore Address Access Time	<del></del>	45	T-	65	ns	


- 1. Transition is measured ±200mV from low or high impedance voltage with load (figures 1 and 2).
- This parameter is guaranteed but not tested.
   To access RAM, CE = L, UB or LB = L, SEM = H.
- 4. X in part numbers indicates power rating (S or L).

### TIMING OF POWER-UP POWER-DOWN



2911 tbl 12

#### WAVEFORM OF READ CYCLES(5)



#### NOTES:

- 1. Timing depends on which signal is asserted last, OE, CE, LB, or UB.
- 2. Timing depends on which signal is de-asserted firs  $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$ ,  $\overline{\text{LB}}$ , or  $\overline{\text{UB}}$ .
- 3. tabb delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tabe, tace, tace, tax or tbdd.
- 5. SEM = H.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(5)</sup>


		IDT70\	/24X35	IDT70V24X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE					
twc	Write Cycle Time	35	_	55	_	ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	30		45	<u> </u>	ns
taw	Address Valid to End-of-Write	30	_	45	_	ns
tas	Address Set-up Time <sup>(3)</sup>	0	_	0	<u> </u>	ns
twp	Write Pulse Width	30	_	40		ns
twn	Write Recovery Time	0	_	0	Г —	ns
tow	Data Valid to End-of-Write	25		30	-	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	1 -	15	_	25	ns
tDH	Data Hold Time <sup>(4)</sup>	0	<u> </u>	0		ns
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>		15	_	25	ns
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	_	0	<u> </u>	ns
tswrd	SEM Flag Write to Read Time	10		10	T —	ns
tsps	SEM Flag Contention Window	10	_	10		ns

NOTES:


2911 tbl 13

- 1. Transition is measured ±200mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. To access RAM,  $\overrightarrow{OE} = L$ ,  $\overrightarrow{UB}$  or  $\overrightarrow{LB} = L$ ,  $\overrightarrow{SEM} = H$ . To access semaphore,  $\overrightarrow{OE} = H$  and  $\overrightarrow{SEM} = L$ . Either condition must be valid for the entire tew time.
- I. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 5. X in part numbers indicates power rating (S or L).

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,3,5,8)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{CE}$ , $\overline{UB}$ , $\overline{LB}$ CONTROLLED TIMING<sup>(1,3,5,8)</sup>




- 1. R/W or CE or UB & LB must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low  $\overline{\mathsf{UB}}$  or  $\overline{\mathsf{LB}}$  and a low  $\overline{\mathsf{CE}}$  and a low  $\mathsf{R}/\overline{\mathsf{W}}$  for memory array writing cycle.
- 3. twn is measured from the earlier of  $\overline{\text{CE}}$  or  $\overline{\text{R/W}}$  (or  $\overline{\text{SEM}}$  or  $\overline{\text{R/W}}$ ) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last,  $\overline{CE}$ ,  $R/\overline{W}$  or byte control.
- 7. Timing depends on which enable signal is de-asserted first, CE, R/W or byte control.
- 8. If OE is low during R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

### TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



1.  $\overline{CE} = H$  or  $\overline{UB} \& \overline{LB} = H$  for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



- 1. Don = Dol = L, CEn = CEL = H, or Both UB & LB = H Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- "A" may be either left or right port. "B" is the opposite port from "A".

  This parameter is measured from R/Wa or SEMa going high to R/Wa or SEMa going high.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is not guarantee which side will obtain the flag.

### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>


		IDT70	IDT70V24X35		IDT70V24X55	
Symbol	Parameter	Min.	Min. Max.		Max.	Unit
BUSY TIM	MING (M/S=H)					
tBAA	BUSY Access Time from Address Match		35	_	45	ns
tBDA	BUSY Disable Time from Address Not Matched		35	_	45	ns
tBAC	BUSY Access Time from Chip Low	_	35	_	45	ns
tBDC	BUSY Disable Time from Chip High		35	<u> </u>	45	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		5	-	ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 3	I —	Note 3	ns
BUSY TIM	MING (M/S=L)		-			
twB	BUSY Input to Write <sup>(4)</sup>	0	I —	0	I —	ns
twn	Write Hold After BUSY <sup>(5)</sup>	25		25		ns
PORT-TO	-PORT DELAY TIMING					
twdd	Write Pulse to Data Delay <sup>(1)</sup>		60		80	ns
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>		55		75	ns

NOTES:

2911 tbl 14


- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (MS = H)" or "Timing Waveform of Write With Port-To-Port Delay (M/S=L)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual) or tDDD tDW (actual).
- 4. To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention. 6. "x" is part numbers indicates power rating (S or L).

## TIMING WAVEFORM OF READ WITH BUSY(2) (M/S = H)



- 1. To ensure that the earlier of the two ports wins.
- $\overline{CEL} = \overline{CER} = L$
- 3.  $\overline{OE} = L$  for the reading port.


## TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1,2) (M/S = L)




#### NOTES:

- 1. BUSY input equals H for the writing port.
- 2. CEL = CER = L


## TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$



## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{CE}$ TIMING(1) (M/ $\overline{S}$ = H)



## WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $TIMING^{(1)}(M/\overline{S} = H)$



- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>

		IDT70V24X35				
Symbol	Parameter	Min. Ma			Max.	Unit
INTERRU	PT TIMING		·			
tas	Address Set-up Time	0		0	_	ns
twn	Write Recovery Time	0		0	_	ns
tins	Interrupt Set Time	l —	30		40	ns
tinn	Interrupt Reset Time		35	_	45	ns

NOTE:

2911 tbl 15

### WAVEFORM OF INTERRUPT TIMING(1)



- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

#### **TRUTH TABLES**

### TRUTH TABLE I — INTERRUPT FLAG(1)

	Le	ft Port				R	ight Po	ort		
R/₩L	CEL	ŌĒ	A0L-A11L	ĪNT∟	R/WR	CER	ŌĒR	Aor-A11R	ĪNĪR	Function
L	L	Х	FFF	Х	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	FFF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	FFE	Χ	Set Left INTL Flag
Х	L	L	FFE	H <sup>(2)</sup>	Х	X	Х	Х	Χ	Reset Left INTL Flag

NOTES:

2911 tbl 16

- 1. Assumes BUSYL = BUSYR = H.
- 2. If  $\overline{BUSY}_L = L$ , then no change.
- 3. If BUSYR = L, then no change

<sup>1. &</sup>quot;x" in part numbers indicates power rating (S or L).

## TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inputs			puts	
CEL	<b>CE</b> R	A0L-A11L A0R-A11R	BUSYL(1)	BUSYR <sup>(1)</sup>	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	матсн	Н	Н	Normal
X	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

2911 tbl 17

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70V24 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- 2. Lif the inputs to the opposite port were stable prior to the address and enable inputs of this port. Hif the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

#### TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE<sup>(1)</sup>

Functions	Do - D15 Left   Do - D15 Right		Status			
No Action	1	1	Semaphore free			
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token			
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore			
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token			
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore			
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token			
Left Port Writes "1" to Semaphore	1	1	Semaphore free			
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token			
Right Port Writes "1" to Semaphore	1	1	Semaphore free			
Left Port Writes "0" to Semaphore	0	1	Right port has semaphore token			
Left Port Writes "1" to Semaphore	1	1	Semaphore free			

#### NOTE:

2911 tbl 18

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V24.

#### **FUNCTIONAL DESCRIPTION**

The IDT70V24 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V24 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted.

#### INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INTL}}$ ) is set when the right port writes to memory location FFE (HEX). The left port clears the interrupt by reading address location FFE. Likewise, the right port interrupt flag ( $\overline{\text{INTR}}$ ) is set when the left port writes to memory location FFF (HEX) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory location FFF. The

message (16 bits) at FFE or FFF is user-defined. If the interrupt function is not used, address locations FFE and FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

#### **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V24 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V24 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V24 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V24 RAM the busy pin is an output if the part is used as a master (M/ $\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave (M/ $\overline{S}$  pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the P/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

#### **SEMAPHORES**

The IDT70V24 is an extremely fast Dual-Port 4K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT70V24 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V24's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V24 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in

system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V24 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the  $\overline{\text{SEM}}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{\text{OE}}$ , and  $R/\overline{\text{W}}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications: (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read

value is latched into one side's output register when that side's semaphore select  $(\overline{SEM})$  and output enable  $(\overline{OE})$  signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal  $(\overline{SEM})$  or  $\overline{OE}$  to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource. the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

#### USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V24's Dual-Port RAM. Say the 4K x 16 RAM was to be divided into two 2K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 2K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 2K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two

processors to swap 2K blocks of Dual-Port RAM with each other

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT70V24 Semaphore Logic

6.21

17

### **ORDERING INFORMATION**



2911 drw 22



# HIGH-SPEED 3.3V 16K x 8 DUAL-PORT STATIC RAM

#### PRELIMINARY IDT70V06S/L

#### **FEATURES:**

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
- Commercial:35/55ns (max.)
- Low-power operation
  - IDT70V06S

Active: 350mW (typ.)

Standby: 3.5mW (typ.)

- IDT70V06L

Active: 350mW (typ.) Standby: 1mW (typ.)


- IDT70V06 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master M/S = L for BUSY input on Slave
- Interrupt Flag

- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- · Battery backup operation—2V data retention
- TTL-compatible, single 3.3V (±0.3V) power supply
- · Available in 68-pin PGA and PLCC, and a 64-pin TQFP

#### **DESCRIPTION:**

The IDT70V06 is a high-speed 16K x 8 Dual-Port Static RAM. The IDT70V06 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional

#### **FUNCTIONAL BLOCK DIAGRAM**



6


discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by  $\overline{\text{CE}}$  permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 350mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of  $500\mu W$  from a 2V battery.

The IDT70V06 is packaged in a ceramic 68-pin PGA and PLCC and a 64-pin thin plastic quad flatpack (TQFP).







11		51 <b>A</b> 5L	50 A4L	48 A2L	46 AoL	44 BUSYL	42 M/S	40 INTR	38 A1R	36 A3R		
10	53 A7L	52 A6L	49 A3L	47 A1L	45 INTL	43 GND	41 BUSYF	39 Aor	37 <b>A</b> 2R	35 A4R	34 A5R	
09	55 <b>A</b> 9L	54 A8L								32 A7R	33 A6R	
08	57 A11L	56 A10L								30 A9R	31 A8R	
07	59 Vcc	58 A12L				IDT70V G68-				28 A11R	29 A10R	
06	61 N/C	60 A13L				8-PIN F	PGA			26 GND	27 A12R	
05	63 SEML	62 CEL								24 N/C	25 A13R	ı
04	65 OEL	64 R⁄WL								22 SEMR	23 ČER	
03	67 I/OoL	66 N/C								20 ŒR	21 R⁄WR	
02	68 I/O1L	1 1/O2L	3 I/O4L	5 GND	7 I/O7L	9 GND	11 I/O1R	13 Vcc	15 I/O4R	18 I/O7R	19 N/C	
01	<b>_</b>	2 I/O3L	4 I/O5L	6 I/O6L	8 Vcc	10 I/OoR	12 I/O2R	14 I/O3R	16 I/O5R	17 I/O6R		2942 drw 04
INDE	A X	В	С	D	E	F	G	Н	J	K	L	

## **PIN NAMES**

Left Port	Right Port	Names		
CEL	CER	Chip Enable		
R∕ <b>W</b> L	R/W̄R	Read/Write Enable		
ŌĒL	ŌĒR	Output Enable		
A0L A13L	A0R - A13R	Address		
I/OoL — I/O7L	I/Oor - I/O7R	Data Input/Output		
SEML	SEMR	Semaphore Enable		
ĪNTL	ĪNTR	Interrupt Flag		
BUSYL	BUSYR	Busy Flag		
M	/S	Master or Slave Select		
V	CC	Power		
GI	ND	Ground		

- All Vcc pins must be connected to power supply.
   All GND pins must be connected to ground supply.

#### TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

	Inp	Inputs <sup>(1)</sup>						
CE	R/W	ŌĒ	SEM	I/O0-7	Mode			
Н	X	Х	Н	High-Z	Deselected: Power Down			
L	L	Х	Н	DATAIN	Write to Memory			
L	Н	L	Н	DATAOUT	Read Memory			
Х	X	Н	Х	High-Z	Outputs Disabled			

NOTE:

1. AoL - A13L ≠ AOR - A13R

2942 tbl 02

### TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	Inp	uts		Outputs	Mode	
CE	R/ <b>W</b>	ŌĒ	SEM	I/O0-7		
Н	Н	L	L	DATAOUT	Read Data in Semaphore Flag	
Н	<i>f</i>	Х	L	DATAIN	Write DING into Semaphore Flag	
L	Х	Х	L	_	Not Allowed	

2942 tbl 03

#### ABSOLUTE MAXIMUM RATINGS(1)

		Ţ	
Symbol	Rating	Commercial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	>
Та	Operating Temperature	0 to +70	ŝ
TBIAS	Temperature Under Bias	-55 to +125	ô
Тѕтс	Storage Temperature	-55 to +125	°Ç
lout	DC Output Current	50	mA

#### NOTES:

2. VTERM must not exceed Vcc + 0.3V.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	ΟV	$3.3V \pm 0.3V$

2942 tbl 05

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0		Vcc+0.3	٧
ViL	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.8	٧

2942 tbl 06

1. V<sub>IL≥</sub> -1.5V for pulse width less than 10ns.

# CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	11	рF
Соит	Output Capacitance	Vout = 0V	11	pF

2942 tbl 07

1. This parameter is determined by device characterization but is not production tested.

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2942 tbl 08

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $3.3V \pm 0.3V$ )

				V06S	IDT70		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current <sup>(5)</sup>	Vcc = 3.6V, Vin = 0V to Vcc		10		5	μА
Ito	Output Leakage Current	CE = VIH, VOUT = 0V to Vcc	_	10		5	μА
Vol	Output Low Voltage	IOL = 4mA		0.4		0.4	٧
Vон	Output High Voltage	IOH = -4mA	2.4		2.4	_	V

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (Vcc = $3.3V \pm 0.3V$ )

70V06X35 70V06X55 Test Typ.<sup>(2)</sup> Typ.<sup>(2)</sup> Symbol **Parameter** Condition Version Max. Max Unit lcc Dynamic Operating CE ≤ VIL, Outputs Open COM'L. S 115 115 mΑ SEM ≥ ViH Current L 100 100  $f = fMAX^{(3)}$ (Both Ports Active) CER = CEL≥ VIH COM'L. Standby Current S ISB1 25 25 mΑ (Both Ports - TTL SEMR = SEML≥ VIH L 20 20  $f = fMAX^{(3)}$ Level Inputs) CEL or CER≥ VIH S Standby Current COM'L. ISB2 72 72 mΑ (One Port - TTL Active Port Outputs Open L 62 62  $f = fMAX^{(3)}$ Level Inputs) SEMR = SEML≥ VIH Full Standby Current Both Ports CEL and COM'L. S 5 ISB3 5 mΑ (Both Ports - All CER ≥ Vcc - 0.2V L 2.5 2.5 Vin ≥ Vcc - 0.2V or CMOS Level Inputs)  $Vin \le 0.2V$ ,  $f = 0^{(4)}$ SEMR = SEML≥ Vcc - 0.2V One Port CFL or ISB4 Full Standby Current COM'I S 71 71 mΑ (One Port - All CE<sub>R</sub> ≥ Vcc - 0.2V 61 61 ı SEMR = SEML≥ Vcc - 0.2V CMOS Level Inputs)  $Vin \ge Vcc - 0.2V$  or  $Vin \le 0.2V$ Active Port Outputs Open  $f = fMAX^{(3)}$ 

#### NOTES:

- 1. X in part numbers indicates power rating (S or L)
- Vcc = 3.3V, T<sub>A</sub> = +25°C.
- At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- f = 0 means no address or control lines change.
- 5. At Vcc≤2.0V input leakages are undefined.

# DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)

(VLC = 0.2V, VHC = VCC - 0.2V)

Symbol	Parameter	Test Condition		Min.	Typ. <sup>(1)</sup>	Max.	Unit
<b>V</b> DR	Vcc for Data Retention	Vcc = 2V		2.0		_	٧
ICCDR	Data Retention Current	CE ≥ VHC VIN ≥ VHC or ≤ VLC	COM'L.	_	100	1500	μА
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	SEM ≥ VHC		0		_	ns
tR <sup>(3)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>	_		ns

6.22


#### NOTES:

- 1.  $TA = +25^{\circ}C$ , Vcc = 2V
- 2. trc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

2942 tbl 10

5

### **DATA RETENTION WAVEFORM**



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
	2942 tol 11





Figure 1. Output Load (5pF for tLz, tHz, twz, tow) \* Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>


		IDT70	/06X35	IDT70V		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CY	CLE					
tRC	Read Cycle Time	35	_	55	_	ns
taa	Address Access Time	_	35	_	55	ns
tACE	Chip Enable Access Time <sup>(3)</sup>	_	35	_	55	ns
taoe	Output Enable Access Time		20	_	30	ns
toh	Output Hold from Address Change	3		3	_	ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3		3	-	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	15	_	25	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0		0		ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>	_	50	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15	_	ns
tsaa	Semaphore Address Access Time	_	45	_	65	ns

- Transition is measured ±200mV from low or high impedance voltage with load (Figures 1 and 2).
- This parameter is guaranteed but not tested.
   To access RAM, CE = L, SEM = H.
- 4. X in part numbers indicates power rating (S or L).

### TIMING OF POWER-UP POWER-DOWN



#### WAVEFORM OF READ CYCLES(5)



#### NOTES:

- 1. Timing depends on which signal is asserted last,  $\overrightarrow{OE}$  or  $\overrightarrow{CE}$ .
- 2. Timing depends on which signal is de-asserted first CE or OE.
- 3. tabb delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tage, tage, tage tage.
- 5. SEM = H.


# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (5)

		IDT70	V06X35	IDT70V		
Symbol	Parameter	Min.	Max	Min.	Max.	Unit
WRITE C	YCLE					
twc	Write Cycle Time	35		55	_	ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	30	_	45		ns
taw	Address Valid to End-of-Write	30	_	45	_	ns
tas	Address Set-up Time <sup>(3)</sup>	0		0		ns
twp	Write Pulse Width	30	_	40		ns
twn	Write Recovery Time	0	_	0		ns
tow	Data Valid to End-of-Write	25		30	_	ns5
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	15	_	25	ns
tDH	Data Hold Time <sup>(4)</sup>	0		0		ns
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>		15	_	25	ns
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	-	0		ns
tswrd	SEM Flag Write to Read Time	10		10		ns
tsps	SEM Flag Contention Window	10		10		ns


#### NOTES:

- 1. Transition is measured ±200mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. To access RAM,  $\overrightarrow{CE} = L$ ,  $\overrightarrow{SEM} = H$ . To access semaphore,  $\overrightarrow{CE} = H$  and  $\overrightarrow{SEM} = L$ . Either condition must be valid for the entire tew time.
- 4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
- 5. X in part numbers indicates power rating (S or L).

# TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,3,5,8)




# TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING(1,3,5,8)



#### NOTES:

- 1. R/W or CE must be high during all address transitions.
- A write occurs during the overlap (tew or twp) of a low CE and a low RM for memory array writing cycle.
   twn is measured from the earlier of CE or R/W (or SEM or R/W) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last,  $\overline{CE}$ , or  $R/\overline{W}$ .
- Timing depends on which enable signal is de-asserted first, CE, or R/W.
- 8. If  $\overline{OE}$  is low during R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


### TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



#### NOTE:

1.  $\overline{CE} = H$  for the duration of the above timing (both write and read cycle).

# TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



#### NOTES:

- 1. DOR = DOL = L, CEn = CEL = H, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- "A" may be either left or right port. "B" is the opposite port from "A".
   This parameter is measured from R/WA or SEMA going high to R/WB or SEMB going high.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.


### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>

		IDT70	V06X35	IDT7		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (M/S = H)					
tBAA	BUSY Access Time from Address Match		35		45	ns
tBDA	BUSY Disable Time from Address Not Matched		35	_	45	ns
tBAC	BUSY Access Time from Chip Enable LOW		35	_	45	ns
tBDC	BUSY Disable Time from Chip Enable HIGH	_	35	_	45	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		5	_	ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 3	_	Note 3	ns
BUSY TIM	MING (M/S̄ = L)					
twB	BUSY Input to Write <sup>(4)</sup>	0		0		ns
twn	Write Hold After BUSY <sup>(5)</sup>	25	_	25	_	ns
PORT-TO	-PORT DELAY TIMING					
twdd	Write Pulse to Data Delay <sup>(1)</sup>	_	60	_	80	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>	_	55		75	ns

#### NOTES:

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (MS = H) or "Timing Waveform of Write With Port-To-Port Delay (M/S=L)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual) or tDDD tDW (actual).
- To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.
- 6. "x" is part numbers indicates power rating (S or L).

# TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}$ (M/ $\overline{S} = H$ )




#### NOTES:

1. To ensure that the earlier of the two ports wins.


- CEL = CER = L
- 3.  $\overline{OE}$  = L for the reading port.

6.22


# TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1,2)(M/ $\overline{S}$ = L)




# TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$



# WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{CE}$ TIMING<sup>(1)</sup> (M/ $\overline{S}$ = H)



## WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING<sup>(1)</sup>(M/ $\overline{S}$ = H)



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1)


		IDT70\	IDT70V06X35			
Symbol	Parameter	Min.	Max.	Min	Max.	Unit
INTERRU	PT TIMING					
tas	Address Set-up Time	0		0	T —	ns
twn	Write Recovery Time	0	-	0	<b>—</b>	ns
tins	Interrupt Set Time	_	30	_	40	ns
tinn	Interrupt Reset Time	_	35		45	ns
OTE:	<u> </u>					2942 tbi 1

1. "x" in part numbers indicates power rating (S or L).

2942 tbi 15

### WAVEFORM OF INTERRUPT TIMING(1)





#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

#### **TRUTH TABLES**

# TRUTH TABLE I — INTERRUPT FLAG<sup>(1)</sup>

	Left Port					R	ight Po	t		
R∕₩L	CEL	<u>OE</u> L	AoL-A13L	ĬNT∟	R/WR	CER	ŌĒR	AOR-A13R	ĪNTR	Function
L	L	Х	3FFF	Χ	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
X	X	Х	Х	Х	Х	L	L	3FFF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Χ	3FFE	Χ	Set Left INTL Flag
Х	L	L	3FFE	H <sup>(2)</sup>	Х	Х	Χ	X	Χ	Reset Left INTL Flag

6.22

#### NOTES:

1. Assumes BUSYL = BUSYR = H.

- 2. If  $\overline{BUSY}L = L$ , then no change.
- 3. If BUSYR = L, then no change.

13

# TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inp	uts	Out	puts	
CE.			BUSYL <sup>(1)</sup>	BUSYR <sup>(1)</sup>	Function
X	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
X	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

2942 tbl 17

- 1. Pins BUSYs are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70V06 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after
  the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low
  simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

#### TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

### NOTE:

2942 tbl 18

#### **FUNCTIONAL DESCRIPTION**

The IDT70V06 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V06 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted.

#### **INTERRUPTS**

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INTL}}$ ) is set when the right port writes to memory location 3FFE (HEX). The left port clears the interrupt by reading address location 3FFE. Likewise, the right port interrupt flag ( $\overline{\text{INTR}}$ ) is set when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory location 3FFF.

The message (8 bits) at 3FFE or 3FFF is user-defined. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

#### **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical

<sup>1.</sup> This table denotes a sequence of events for only one of the eight semaphores on the IDT70V06.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V06 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V06 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

# WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V06 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V06 RAM the busy pin is an output if the part is used as a master ( $M/\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave ( $M/\overline{S}$  pin = H) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the R/W signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

#### **SEMAPHORES**

The IDT70V06 is an extremely fast Dual-Port 16K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT70V06 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V06's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V06 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in

system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V06 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the  $\overline{\text{SEM}}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{\text{OE}}$ , and  $R/\overline{\text{W}}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read

value is latched into one side's output register when that side's semaphore select  $(\overline{SEM})$  and output enable  $(\overline{OE})$  signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal  $(\overline{SEM})$  or  $\overline{OE}$  to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

#### **USING SEMAPHORES—SOME EXAMPLES**

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V06's Dual-Port RAM. Say the 16K x 8 RAM was to be divided into two 8K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two

processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT70V06 Semaphore Logic

6.22

# ORDERING INFORMATION



2942 drw 22



## HIGH-SPEED 3.3V 8K x 16 DUAL-PORT STATIC RAM

PRELIMINARY IDT70V25S/L

#### **FEATURES:**

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
  - Commercial: 35/55ns (max.)
- · Low-power operation
  - IDT70V25S

Active: 350mW (typ.)

Standby: 3.5mW (typ.)

— IDT70V25L


Active: 350mW (typ.) Standby: 1mW (typ.)

- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70V25 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- M/S = H for BUSY output flag on Master M/S = L for BUSY input on Slave
- Interrupt Flag
- Devices are capable of withstanding greater than 2001V electrostatic charge.
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- · Battery backup operation—2V data retention
- TTL-compatible, single 3.3V (±0.3V) power supply
- Available in 84-pin PGA, PLCC and 100-pin TQFP

#### **DESCRIPTION:**

The IDT70V25 is a high-speed 8K x 16 Dual-Port Static RAM. The IDT70V25 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/



### **COMMERCIAL TEMPERATURE RANGE**

**NOVEMBER 1993** 

SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE


permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 350mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500 $\mu$ W from a 2V battery.

The IDT70V25 is packaged in a ceramic 84-pin PGA, an 84-Pin PLCC and a 100-pin Thin Quad Plastic Flatpack.

#### PIN CONFIGURATIONS





	63	61	60	58	55	54	51	48	46	45	42
11	I/O7L	I/O <sub>5</sub> L	1/O4L	I/O2L	I/OoL	ŌĒL	SEML	LBL	A11L	A10L	A7L
	66	64	62	59	56	49	50	47	44	43	40
10	I/O10L	I/O8L	I/O6L	I/O3L	I/O1L	ŪB∟	CEL	A12L	<b>A</b> 9L	AsL	A5L
	67	65	<del>                                     </del>	L	57	53	52		<u> </u>	41	39
09	I/O11L	I/O9L			GND	Vcc	R/WL			A6L	A4L
	69	68	1			<u> </u>		,		38	37
80	I/O13L	I/O12L	]							A3L	A2L
	72	71	73						33	35	34
07	I/O15L	I/O14L	Vcc			AoL	ĪÑĪL				
	75	70	74			31	36				
06	I/Oor	GND	GND		8	GND	M∕S	A1L			
	76	77	78			28	29	30			
05	I/O1R	I/O2R	Vcc						Aor	ĪNTR	BUSTR
	79	80							L	26	27
04	I/O3R	I/O4R								<b>A</b> 2R	A <sub>1</sub> R
	81	83			7	11	12	1		23	25
03	I/O5R	I/O7R			GND	GND	SEMR			A5R	AзR
	82	1	2	5	8	10	14	17	20	22	24
02	I/O6R	I/O <sub>9</sub> R	I/O10R	I/O13R	I/O15R	R/WR	ŪBR	A11R	<b>A</b> 8R	A6R	A4R
	84	3	4	6	9	15	13	16	18	19	21
01	I/O8R	I/O11R	I/O12R	I/O14R	ŌĒR	LBR	CER	A12R	A10R	A9R	A7R
1	Α Α	В	С	D	E	F	G	H	J	K	L
/ lex											2944

#### NOTES:

- All Vcc pins must be connected to power supply.
   All GND pins must be connected to ground supply.

### **PIN NAMES**

Left Port	Right Port	Names		
CEL	CÉR	Chip Enable		
R/WL	R/WR	Read/Write Enable		
ŌĒL	ŌĒR	Output Enable		
A0L - A12L	A0R - A12R	Address		
I/O0L — I/O15L	I/O0R - I/O15R	Data Input/Output		
SEML	SEMR	Semaphore Enable		
ŪBL	UBR	Upper Byte Select		
ĹВı	LBR	Lower Byte Select		
ĪNTL	ĪNTR	Interrupt Flag		
BUSYL	BUSYR	Busy Flag		
M	/S	Master or Slave Select		
V	cc	Power		
GI	ND	Ground		

#### TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts <sup>(1)</sup>			Out	puts	
CE	R/₩	ŌĒ	UB	LΒ	SEM	I/O8-15	I/O0-7	Mode
Н	Х	Х	Х	Х	Н	High-Z	High-Z	Deselected: Power Down
X	Х	X	Н	Н	Н	High-Z	High-Z	Both Bytes Deselected: Power Down
L	L	Х	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Τ	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	Н	L	I	L	Н	High-Z	DATAOUT	Read Lower Byte Only
L	Н	L	L	L	Н	DATAOUT	DATAOUT	Read Both Bytes
X	Х	Н	X	Х	Х	High-Z	High-Z	Outputs Disabled

NOTE:

1. AoL - A12L ≠ AOR - A12R

2944 tbl 02

#### TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

Inputs						Outputs		
CE	R/₩	ŌĒ	UB	LB	SEM	I/O8-15	1/00-7	Mode
Н	Н	L	Х	Χ	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Н	£	Χ	Χ	Х	L	DATAIN	DATAIN	Write DIN0 into Semaphore Flag
Х	<i>F</i>	Х	Н	Ι	L	DATAIN	DATAIN	Write DINO into Semaphore Flag
L	Х	Χ	L	Х	L	_	_	Not Allowed
L	Х	X	Χ	L	L			Not Allowed

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
ТА	Operating Temperature	0 to +70	ô
TBIAS	Temperature Under Bias	-55 to +125	ô
Tstg	Storage Temperature	-55 to +125	°C
Іоит	DC Output Current	50	mA

#### NOTE:

144 tbl 04

2. VTERM must not exceed Vcc + 0.3V.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military			
Commercial	0°C to +70°C	٥V	3.3V ± 0.3

2944 tbl 05

2944 thi 03

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Supply Voltage	0	0	0	٧
Vін	Input High Voltage	2.0	<u> </u>	Vcc+0.3	٧
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	-	0.8	٧

NOTE:

1.  $V_{IL} \ge -1.5V$  for pulse width less than 10ns.

2944 tbl 06

### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Соит	Output Capacitance	Vout = 0V	11	pF

NOTE:

2944 tbl 07

 This parameter is determined by device characterization but is not production tested.

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may a1FFEct reliability.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $Vcc = 3.3V \pm 0.3V$ )

			IDT70	)V25S	IDT70		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current <sup>(5)</sup>	Vcc = 3.6V, VIN = 0V to Vcc	_	10	_	5	μА
lLO	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	<u> </u>	10	_	5	μА
Vol	Output Low Voltage	IOL = 4mA		0.4	_	0.4	٧
Vон	Output High Voltage	IOH = -4mA	2.4		2.4	_	٧

2944 tbl 08

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1) (Vcc = $3.3V \pm 0.3V$ )

					70V:	25X35	70V2	5X55	
Symbol	Parameter	Test Condition	Version		Тур. <sup>(2)</sup>	Max.	Тур. <sup>(2)</sup>	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	©E≤ VIL, Outputs Open SEM ≥ VIH f = fMaX <sup>(3)</sup>	COM'L.	S L		115 100	-	115 100	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CER} = \overline{CEL} \ge VIH$ $\overline{SEMR} = \overline{SEML} \ge VIH$ $f = fMAX^{(3)}$	COM'L.	S L	11	25 20	_	25 20	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	CEL or CEn≥ VIH Active Port Outputs Open f = fMaX <sup>(3)</sup> SEMn = SEML≥ VIH	COM'L.	S L		72 62	1 1	72 62	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports $\overline{CE}L$ and $\overline{CE}R \ge Vcc - 0.2V$ $Vin \ge Vcc - 0.2V$ or $Vin \le 0.2V$ , $f = 0^{(4)}$ $\overline{SEM}R = \overline{SEM}L \ge Vcc - 0.2V$	COM'L.	S		5 2.5		5 2.5	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port $\overline{CE}L$ or $\overline{CER} \geq V_{CC} - 0.2V$ $\overline{SEMR} = \overline{SEML} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	COM'L.	S L	<u> </u>	71 61	-	71 61	mA

#### NOTES:

- 1. X in part numbers indicates power rating (S or L)
- 2. Vcc = 3.3V, TA = +25°C.

- 4. f = 0 means no address or control lines change.
- 5. At Vcc ≤ 2.0V input leakages are undefined.

<sup>3.</sup> At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.

2944 tbl10

# DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)


(VLC = 0.2V, VHC = VCC - 0.2V)

Symbol	Parameter	Test Condi	Min.	Typ. <sup>(1)</sup>	Max.	Unit	
VDR	Vcc for Data Retention	Vcc = 2V		2.0			٧
ICCDR	Data Retention Current	CE VHC VIN VHC or VLC	COM'L.	1	100	1500	μА
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	SEM VHC		0			ns
tR <sup>(3)</sup>	Operation Recovery Time	]		tRC <sup>(2)</sup>	_	_	ns

#### NOTES:

- 1. TA = +25°C, Vcc = 2V
- 2. tRC = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

### **DATA RETENTION WAVEFORM**



## **AC TEST CONDITIONS**

	0044 +144
Output Load	See Figures 1 & 2
Output Reference Levels	1.5V
Input Timing Reference Levels	1.5V
Input Rise/Fall Times	5ns Max.
Input Pulse Levels	GND to 3.0V

3.3V 320Ω DATAOUT BUSY INT 350Ω 30pF\*

Figure 1. Output Load (5pF for tLz, tHz, twz, tow) \* Including scope and jig.

2944 tbl 12

7


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>

		IDT70	/25X35	IDT70\	/25X55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CY	CLE					
tRC	Read Cycle Time	35	-	55	_	ns
taa	Address Access Time	_	35		55	ns
tACE	Chip Enable Access Time <sup>(3)</sup>		35	_	55	ns
tabe	Byte Enable Access Time <sup>(3)</sup>	_	35		55	ns
tAOE	Output Enable Access Time	_	20		30	ns
<b>t</b> OH	Output Hold from Address Change	3	_	3		ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3	_	3		ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>		15		25	ns
<b>t</b> PU	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0		ns
<b>t</b> PD	Chip Disable to Power Down Time <sup>(2)</sup>	_	50		50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15		15	_	ns
tsaa	Semaphore Address Access Time		45		65	ns


#### NOTES:

- 1. Transition is measured ±200mV from low or high impedance voltage with load (figures 1 and 2).
- This parameter is guaranteed but not tested.
   To access RAM, CE = L, UB or LB = L, SEM = H.
- 4. X in part numbers indicates power rating (S or L).

#### TIMING OF POWER-UP POWER-DOWN



## WAVEFORM OF READ CYCLES(5)



#### NOTES:

- 1. Timing depends on which signal is asserted last,  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{LB}$ , or  $\overline{UB}$ .
- 2. Timing depends on which signal is de-asserted firs CE, OE, LB, or UB.
- 3. tabb delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tABE, tAOE, tACE, tAA or tBDD.
- SEM = H.


# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (5)

		IDT70V25X35			IDT70V25X55		
Symbol	Parameter	Parameter Min. Max.					
WRITE CY	/CLE						
twc	Write Cycle Time	35		55_	_	ns	
tew	Chip Enable to End-of-Write <sup>(3)</sup>	30		45_		ns	
taw	Address Valid to End-of-Write	30		45	_	ns	
tas	Address Set-up Time <sup>(3)</sup>	0	_	0	_	ns	
twp	Write Pulse Width	30		40	_	ns	
twn	Write Recovery Time	0		0		ns	
tow	Data Valid to End-of-Write	25		30	i —	ns	
tHZ	Output High-Z Time <sup>(1, 2)</sup>	T -	15	_	25	ns	
tDH	Data Hold Time <sup>(4)</sup>	0		0	<u> </u>	ns	
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>		15	_	25	ns	
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	[	0		ns	
tswrd	SEM Flag Write to Read Time	10		. 10	I —	ns	
tsps	SEM Flag Contention Window	10	_	10		ns	


#### NOTES:

- 1. Transition is measured ±200mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. To access RAM,  $\overrightarrow{CE}$  = L,  $\overrightarrow{UB}$  or  $\overrightarrow{LB}$  = L,  $\overrightarrow{SEM}$  = H. To access semaphore,  $\overrightarrow{CE}$  = H and  $\overline{SEM}$  = L. Either condition must be valid for the entire tew time.
- 4. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 5. X in part numbers indicates power rating (S or L).

# TIMING WAVEFORM OF WRITE CYCLE NO. 1, $R/\overline{W}$ CONTROLLED TIMING<sup>(1,3,5,8)</sup>




# TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ , $\overline{\text{UB}}$ , $\overline{\text{LB}}$ CONTROLLED TIMING<sup>(1,3,5,8)</sup>



#### NOTES:


- 1. R/W or CE or UB & LB must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low  $\overline{UB}$  or  $\overline{\underline{LB}}$  and a low  $\overline{CE}$  and a low  $\overline{RW}$  for memory array writing cycle.
- 3. twn is measured from the earlier of  $\overline{\text{CE}}$  or  $\overline{\text{R/W}}$  (or  $\overline{\text{SEM}}$  or  $\overline{\text{R/W}}$ ) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last,  $\overline{CE}$ ,  $\overline{R/W}$  or byte control.
- 7. Timing depends on which enable signal is de-asserted first, CE, R/W or byte control.
- 8. If  $\overline{OE}$  is low during  $R\overline{W}$  controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is high during an  $R\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.

### TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



1.  $\overline{CE} = H$  or  $\overline{UB} \& \overline{LB} = H$  for the duration of the above timing (both write and read cycle).

### TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



#### NOTES:

- 1. Don = DoL = L,  $\overline{CE}R = \overline{CE}L = H$ , or Both  $\overline{UB} \& \overline{LB} = H$  Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- "A" may be either left or right port. "B" is the opposite port from "A".
   This parameter is measured from R/WA or SEMA going high to R/WB or SEMB going high.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is not guarantee which side will obtain the flag.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>


		IDT70	IDT70V25X35		IDT70V25X55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TI	MING (M/S = H)					
<b>t</b> BAA	BUSY Access Time from Address Match		35	<u> </u>	45	ns
<b>t</b> BDA	BUSY Disable Time from Address Not Matched		35	_	45	ns
tBAC	BUSY Access Time from Chip LOW		35	_	45	ns
tBDC	BUSY Disable Time from Chip HIGH		35		45	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	<u> </u>	5		ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 3	_	Note 3	ns
BUSY TI	MING (M/S = L)					
twB	BUSY Input to Write <sup>(4)</sup>	0		0	<u> </u>	ns
twn	Write Hold After BUSY <sup>(5)</sup>	25		25		ns
PORT-TO	P-PORT DELAY TIMING		_			
twdd	Write Pulse to Data Delay <sup>(1)</sup>	-	60		80	ns
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>		55		75	ns

#### NOTES:

2944 thi 14

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/S = H)" or "Timing Waveform of Write With Port-To-Port Delay (M/S=L)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual) or tDDD tDW (actual).
- 4. To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.
- 6. "x" is part numbers indicates power rating (S or L).

# TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}$ (M/ $\overline{S} = H$ )




#### NOTES:

2944 drw 13

- 1. To ensure that the earlier of the two ports wins.
- 2.  $\overline{CE}_L = \overline{CE}_R = L$
- 3.  $\overrightarrow{OE}$  = L for the reading port.


# TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY<sup>(1,2)</sup> (M/ $\overline{S}$ = L)




#### NOTES:

- 1. BUSY input equals H for the writing port.
- 2. CEL = CER = L


### TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$



# WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{CE}$ TIMING<sup>(1)</sup> (M/ $\overline{S}$ = H)



# WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING<sup>(1)</sup>( $M/\overline{S}=H$ )



#### NOTES:


- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If tAPS is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1)

		IDT70	IDT70V25X35				
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
INTERRUPT TIMING							
tas	Address Set-up Time	0		0	_	ns	
twn	Write Recovery Time	0	_	0	_	ns	
tins	Interrupt Set Time		30	_	40	ns	
tinn	Interrupt Reset Time		35		45	ns	

NOTE: 1. "x" in part numbers indicates power rating (S or L). 2944 tbl 15

### WAVEFORM OF INTERRUPT TIMING(1)



- All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
   See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

#### TRUTH TABLES

### TRUTH TABLE I — INTERRUPT FLAG(1)

	Le	ft Port				Right Port		Right Port			
R/WL	CEL	OEL	A0L-A12L	INTL	R/WR	CER	ŌĒR	Aor-A12R	INTR	Function	
L	L	Х	1FFF	Х	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag	
Х	X	Х	Х	Х	Х	L	L	1FFF	H <sup>(3)</sup>	Reset Right INTR Flag	
Х	Х	Х	X	L <sup>(3)</sup>	L	L	X	1FFE	Х	Set Left INTL Flag	
Х	L	L	1FFE	H <sup>(2)</sup>	Х	X	Х	Х	Х	Reset Left INTL Flag	

NOTES:

Assumes  $\overline{BUSY}L = \overline{BUSY}R = H$ .

- 2. If BUSY<sub>R</sub> = L, then no change.
  3. If BUSY<sub>R</sub> = L, then no change.

# TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	lnp	outs	Out	puts	
CEL	CER	ER A0L-A12L BUSYL(1) BUSY		BUSYR <sup>(1)</sup>	Function
Х	X	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	матсн	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

2944 tbl 17

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70V25 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after
  the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low
  simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

#### TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Right port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

#### NOTE:

2944 tbl 18

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V25.

#### **FUNCTIONAL DESCRIPTION**

The IDT70V25 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V25 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted.

#### **INTERRUPTS**

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INTL}}$ ) is set when the right port writes to memory location 1FFE (HEX). The left port clears the interrupt by reading address location 1FFE. Likewise, the right port interrupt flag ( $\overline{\text{INTR}}$ ) is set when the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory location 1FFF.

The message (16 bits) at 1FFE or 1FFF is user-defined. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

### **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V25 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V25 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

# WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V25 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V25 RAM the busy pin is an output if the part is used as a master (M/ $\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave (M/ $\overline{S}$  pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the  $R\overline{W}$  signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

#### **SEMAPHORES**

The IDT70V25 is an extremely fast Dual-Port 8K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT70V25 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V25's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V25 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in

system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V25 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the  $\overline{SEM}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{OE}$ , and  $R/\overline{W}$ ) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read

value is latched into one side's output register when that side's semaphore select  $(\overline{SEM})$  and output enable  $(\overline{OE})$  signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal  $(\overline{SEM})$  or  $\overline{OE}$  to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

6

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

### USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V25's Dual-Port RAM. Say the 8K x 16 RAM was to be divided into two 4K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two

processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT70V25 Semaphore Logic

6.23

# **ORDERING INFORMATION**



2944 drw 22



# HIGH-SPEED 3.3V 32K x 8 DUAL-PORT STATIC RAM

PRELIMINARY IDT70V07S/L

### **FEATURES:**


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
  - Commercial:35/55ns (max.)
- Low-power operation
  - IDT70V07S
    - Active: 350mW (typ.)
  - Standby: 3.5mW (typ.)
  - IDT70V07L
    - Active: 350mW (typ.) Standby: 1mW (typ.)
- IDT70V07 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master M/S = L for BUSY input on Slave
- Interrupt Flag

- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- TTL-compatible, single 3.3V (±0.3V) power supply
- · Available in 68-pin PGA and PLCC, and a 64-pin TQFP

### **DESCRIPTION:**

The IDT70V07 is a high-speed 32K x 8 Dual-Port Static RAM. The IDT70V07 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

# **FUNCTIONAL BLOCK DIAGRAM**



**NOVEMBER 1993** 


6

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by  $\overline{\text{CE}}$  permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 350mW of power.

The IDT70V07 is packaged in a ceramic 68-pin PGA and PLCC and a 80-pin thin plastic quad flatpack (TQFP).

### PIN CONFIGURATIONS



		r= <del>-</del>		1.0					1	Las	1
11		51	50 A4L	48 A2L	46 AoL	44 BUSYL	42 M∕S	40 INTR	38 A1R	36 A3R	
		A5L									
10	53	52	49	47	45	43	41	39	37	35	34
10	A7L	A6L	A3L	A1L	ĪNT∟	GND	BUSYR	Aor	A2R	A4R	A5R
	55	54									33
09	A9L	A8L								A7R	A6R
	57	56	1								31
80	A11L	A10L	}	30 As							
	59	58	1								
07	Vcc	A12L	<u> </u>		A11R	A10R					
	61	60	1	G68-1 68-PIN PGA							27
06	A14L	A13L									A12R
	63	62	1		Т	OP VI	EW			24	25
05	SEML	CEL								A14R	A13R
	65	64	1							22	23
04	ŌĒL	R/WL								SEMR	CER
	67	66	1							20	21
03	I/OoL	N/C								ŌĒR	R/WR
	68	1	3	5	7	9	11	13	15	18	19
02	I/O1L	I/O2L	I/O4L	GND	I/O7L	GND	I/O1R	Vcc	I/O4R	I/O7R	N/C
		2	4	6	8	10	12	14	16	17	
01	<b>/</b> •	I/O3L	I/O5L	I/O6L	Vcc	I/Oor	I/O2R	I/O3R	I/O5R	I/O6R	
/	A	В	С	D	Е	F	G	Н	J	K	L
NDE	:X									29	943 drw

# **PIN NAMES**

Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/W̄R	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L - A13L	A0R - A13R	Address
1/OoL — 1/O7L	I/O0R - I/O7R	Data Input/Output
SEML	SEM <sub>R</sub>	Semaphore Enable
ĪNTL	ĪNTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
	1/S	Master or Slave Select
V	'cc	Power
G	ND	Ground

- All Vcc pins must be connected to power supply.
   All GND pins must be connected to ground supply.

# 6

# TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

	Inp	uts <sup>(1)</sup>		Outputs				
CE	R/ <b>₩</b>	ŌĒ	SEM	I/O0-7	Mode			
Н	Х	Х	Н	High-Z	Deselected: Power Down			
L	L	X	Н	DATAIN	Write to Memory			
L	Н	L	Н	DATAOUT	Read Memory			
X	Х	Н	X	High-Z	Outputs Disabled			

NOTE:

1. AOL - A14L , AOR - A14R

2943 tbl 02

# TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	Inputs					
CE	R/₩	ŌĒ	SEM	I/O0-7	Mode	
Н	H.	L	L	DATAουτ	Read Data in Semaphore Flag	
Н	1	Х	L	DATAIN	Write DING into Semaphore Flag	
L	Х	Х	L	- 1	Not Allowed	

2943 tbl 03

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
Ta	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 0.3V.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥٧	$3.3V \pm 0.3V$

2943 tbl 05

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Supply Voltage	0	0	0	٧
<b>V</b> ін	Input High Voltage	2.0	_	Vcc+0.3	٧
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	<u> </u>	0.8	٧

#### NOTES:

1.  $V_{IL} \ge -1.5V$  for pulse width less than 10ns.

2943 tbl 06

# CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = OV	11	pF
Соит	Output Capacitance	Vout = 0V	11	pF

#### NOTE:

2943 tbl 07

 This parameter is determined by device characterization but is not production tested.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 3.3V ± 0.3V)

			IDT70	V07S	IDT70V07L		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
]141	Input Leakage Current <sup>(5)</sup>	Vcc = 3.6V, ViN = 0V to Vcc		10		5	μА
lLO	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10	_	5	μА
Vol	Output Low Voltage	IOL = 4mA		0.4	_	0.4	٧
Vон	Output High Voltage	IOH = -4mA	2.4		2.4	_	٧

2943 tbl 08

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1) (Vcc = 3.3V ± 0.3V)

		<b>-</b>		-	70V	07X35	707	07X55	
Symbol	Parameter	Test Condition	Version		Тур. <sup>(2)</sup>	Max.	Тур. <sup>(2)</sup>	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)		COM'L.	S L		140 120	_	140 120	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CER} = \overline{CEL} \ge VIH$ $\overline{SEMR} = \overline{SEML} \ge VIH$ $f = f_{MAX}^{(3)}$	COM'L.	S L		30 24	_	30 24	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	CEL or CEn≥ VIH       Active Port Outputs Open       f = fMaX <sup>(3)</sup> SEMn = SEML≥ VIH	COM'L.	S L		87 75		87 75	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports CEL and CER ≥ Vcc - 0.2V Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V, f = 0 <sup>(4)</sup> SEMR = SEML≥ Vcc - 0.2V	COM'L.	S L		6 3	_	6 3	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port CEL or CER ≥ Vcc - 0.2V SEMR = SEML≥ Vcc - 0.2V VIN ≥ Vcc - 0.2V or VIN ≤ 0.2V Active Port Outputs Open f = fMaX <sup>(3)</sup>	COM'L.	S L	1 1	85 74	_	85 74	mA

#### NOTES:

<sup>1.</sup> X in part numbers indicates power rating (S or L) 2. Vcc = 3.3V, TA =  $+25^{\circ}C$ .

<sup>3.</sup> At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1 / tRC, and using "AC Test Conditions" of input levels of GND to 3V.

<sup>4. •</sup> f = 0 means no address or control lines change.

2943 tbl 12

# **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2943 tbl 11




Figure 1. Output Load (5pF for tLz, tHz, twz, tow) \* Including scope and jig.


# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>

		IDT70	V07X35	IDT70V		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CY	CLE	•				
trc	Read Cycle Time	35		55	_	ns
taa	Address Access Time	_	35		55	ns
tace	Chip Enable Access Time <sup>(3)</sup>		35	_	55	ns
taoe	Output Enable Access Time	_	20 .	_	30	ns
tон	Output Hold from Address Change	3	_	3	_	ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3	_	3	_	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	15		25	ns
<b>t</b> PU	Chip Enable to Power Up Time <sup>(2)</sup>	0		0		ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>	<del>-</del>	50	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15	_	ns
tsaa	Semaphore Address Access Time		45		65	ns


### NOTES:

- 1. Transition is measured ±200mV from low or high impedance voltage with load (Figures 1 and 2).
- This parameter is guaranteed but not tested.
   To access RAM, CE = L, SEM = H.
- 4. X in part numbers indicates power rating (S or L).

# TIMING OF POWER-UP POWER-DOWN



# WAVEFORM OF READ CYCLES(5)



#### NOTES:

- 1. Timing depends on which signal is asserted last,  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ .
- 2. Timing depends on which signal is de-asserted first CE or OE.
- tabb delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
- 5. SEM = H.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(5)</sup>

		IDT7	IDT70\			
Symbol	Parameter	Min.	Max	Min.	Max.	Unit
WRITE C'	YCLE					
twc	Write Cycle Time	35		55	_	ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	30	_	45		ns
taw	Address Valid to End-of-Write	30	_	45	_	ns
tas	Address Set-up Time <sup>(3)</sup>	0	_	0		ns
twp	Write Pulse Width	30	_	40	_	ns
twn	Write Recovery Time	0	_	0	_	ns
tow	Data Valid to End-of-Write	25	_	30		ns5
tHZ	Output High-Z Time <sup>(1, 2)</sup>		15	_	25	ns
tDH	Data Hold Time <sup>(4)</sup>	0	_	0	-	ns
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>	_	15		25	ns
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	10	_	10	_	ns
tsps	SEM Flag Contention Window	10		10		ns

#### NOTES:

- 1. Transition is measured ±200mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.


  3. To access RAM, CE = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire tew time.
- 4. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.

6.24


5. X in part numbers indicates power rating (S or L).

# 6

# TIMING WAVEFORM OF WRITE CYCLE NO. 1, $R/\overline{W}$ CONTROLLED TIMING<sup>(1,3,5,8)</sup>




# TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING(1,3,5,8)



#### NOTES:

- 1. R/W or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low  $\overline{CE}$  and a low  $\overline{R/W}$  for memory array writing cycle.
- 3. twn is measured from the earlier of  $\overline{\text{CE}}$  or  $\overline{\text{R/W}}$  (or  $\overline{\text{SEM}}$  or  $\overline{\text{R/W}}$ ) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last,  $\overline{CE}$ , or  $R/\overline{W}$ .
- 7. Timing depends on which enable signal is de-asserted first,  $\overline{CE}$ , or  $R/\overline{W}$ .
- 8. If  $\overline{OE}$  is low during  $R\overline{W}$  controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is high during an  $R\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.


# TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



#### NOTE:

1.  $\overline{CE} = H$  for the duration of the above timing (both write and read cycle).

# TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



# NOTES:

- 1. Dor = Dol = L, CER = CEL = H, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/Wa or SEMa going high to R/Wa or SEMa going high.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.


# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>

		IDT70	V07X35	IDT70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (M/S = H)					
tBAA	BUSY Access Time from Address Match	_	35		45	ns
tBDA	BUSY Disable Time from Address Not Matched		35	_	45	ns
tBAC	BUSY Access Time from Chip Enable LOW	_	35		45	ns
tBDC	BUSY Disable Time from Chip Enable HIGH	_	35		45	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		5		ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 3		Note 3	ns
BUSY TIN	MING (M/S = L)					
twB	BUSY Input to Write <sup>(4)</sup>	0		0	_	ns
twH	Write Hold After BUSY <sup>(5)</sup>	25		25	_	ns
PORT-TO	-PORT DELAY TIMING					
twdd	Write Pulse to Data Delay <sup>(1)</sup>	_	60	_	80	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>		55		75	ns

#### NOTES:

- 2943 tbl 14 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/S = H) or "Timing Waveform of Write With Port-To-Port Delay (M/S=L)"".
- 2. To ensure that the earlier of the two ports wins.
- 3. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual) or tDDD tDW (actual).
- 4. To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.
- 6. "x" is part numbers indicates power rating (S or L).

# TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}$ (M/ $\overline{S} = H$ )




## NOTES:

- To ensure that the earlier of the two ports wins.
- CEL = CER = L
- 3.  $\overline{OE}$  = L for the reading port.

2943 drw 13


# TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1,2)(M/ $\overline{S}$ = L)



### NOTES:


BUSY input equals H for the writing port.
 CEL = CER = L

# TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$




# 6

# WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{CE}$ TIMING<sup>(1)</sup> (M/ $\overline{S}$ = H)



# WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING<sup>(1)</sup>( $M/\overline{S} = H$ )



#### NOTES:


- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>

		IDT70V	IDT70V06X35			
Symbol	Parameter	Min.	Max.	Min	Max.	Unit
INTERRU	IPT TIMING				•	
tas	Address Set-up Time	0	_	0		ns
twn	Write Recovery Time	0	_	0	<u> </u>	ns
tins	Interrupt Set Time	_	30		40	ns
tinr	Interrupt Reset Time	_	35		45	ns

"x" in part numbers indicates power rating (S or L).

# WAVEFORM OF INTERRUPT TIMING(1)



# NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

# **TRUTH TABLES**

# TRUTH TABLE I — INTERRUPT FLAG<sup>(1)</sup>

	Le	ft Port			Right Port					
R/ <b>W</b> L	CET	OEL.	A0L-A14L	ĪNT∟	R/WR	CER	<b>ÖĒ</b> R	Aor-A14R	ĪNĪR	Function
L	L	Х	7FFF	Χ	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	7FFF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Χ	7FFE	Х	Set Left INTL Flag
Х	L	L	7FFE	H <sup>(2)</sup>	Х	Х	Χ	Х	Х	Reset Left INTL Flag

# NOTES:

- 1. Assumes BUSYL = BUSYR = H.
- 2. If  $\overline{BUSY}L = L$ , then no change.
- 3. If  $\overline{BUSY}R = L$ , then no change.

# TRUTH TABLE I — ADDRESS BUSY ARBITRATION

	inp	uts	Out	puts	
CEL.	CER	A0L-A14L A0R-A14R	BUSYL <sup>(1)</sup>	BUSYR <sup>(1)</sup>	Function
Х	Χ	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
X	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

2943 tbl 17

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70V07 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after
  the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low
  simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

# TRUTH TABLE II — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE<sup>(1)</sup>

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

#### NOTE:

2943 tbl 18

#### FUNCTIONAL DESCRIPTION

The IDT70V07 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V07 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted.

# **INTERRUPTS**

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INTL}}$ ) is set when the right port writes to memory location 7FFE (HEX). The left port clears the interrupt by reading address location 7FFE. Likewise, the right port interrupt flag ( $\overline{\text{INTR}}$ ) is set when the left port writes to memory location 7FFF (HEX) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory location 7FFF. The message (8 bits) at 7FFE or 7FFF is user-defined. If the interrupt function is not used, address locations 7FFE and

7FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

# **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the  $M/\overline{S}$  pin. Once in slave mode the  $\overline{BUSY}$  pin operates solely as a write inhibit input pin. Normal opera-

<sup>1.</sup> This table denotes a sequence of events for only one of the eight semaphores on the IDT70V07.

tion can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V07 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

# WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V07 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as write inhibit signal. Thus on the IDT70V07 RAM the busy pin is an output if the part is used as a master ( $M/\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave ( $M/\overline{S}$  pin = H) as shown in Figure 3.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V07 RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the R/W signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

### **SEMAPHORES**

The IDT70V07 is an extremely fast Dual-Port 32K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the sema-

phore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where  $\overline{CE}$ and SEM are both high.

Systems which can best use the IDT70V07 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V07's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V07 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V07 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the  $\overline{\text{SEM}}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{\text{OE}}$ , and  $R/\overline{\text{W}}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select  $(\overline{SEM})$  and output enable  $(\overline{OE})$  signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal  $(\overline{SEM} \text{ or } \overline{OE})$  to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a




Figure 4. IDT70V07 Semaphore Logic

semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

#### USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V07's Dual-Port RAM. Say the 32K x 8 RAM was to be divided into two 16K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 16K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 16K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 16K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 16K blocks of Dual-Port RAM with each other.


The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

# ORDERING INFORMATION



2943 drw 22



# **HIGH-SPEED 3.3V** 16K x 16 DUAL-PORT STATIC RAM

**PRELIMINARY** IDT70V26S/L

### **FEATURES:**

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Commercial: 35/55ns (max.)
- Low-power operation
  - IDT70V26S

Active: 350mW (typ.) Standby: 3.5mW (typ.)

- IDT70V26L

Active: 350mW (typ.) Standby: 1mW (typ.)


- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70V26 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- M/S = H for BUSY output flag on Master  $M/\overline{S} = L$  for  $\overline{BUSY}$  input on Slave
- Interrupt Flag
- Devices are capable of withstanding greater than 2001V electrostatic charge.
- On-chip port arbitration logic
- · Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single 3,3V (±0,3V) power supply
- Available in 84-pin PGA, and PLCC

### **DESCRIPTION:**

The IDT70V26 is a high-speed 16K x 16 Dual-Port Static RAM. The IDT70V26 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/ SLAVE Dual-Port RAM for 32-bit-or-more word systems.

# **FUNCTIONAL BLOCK DIAGRAM**



2945 drw 01

Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in

memory. An automatic power down feature controlled by  $\overline{\text{CE}}$  permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 350mW of power.

The IDT70V26 is packaged in a ceramic 84-pin PGA and 84-Pin PLCC.

### PIN CONFIGURATIONS



	63	61	60	58	55	54	51	48	46	45	42
11	I/O7L	I/O5L	I/O4L	I/O2L	I/OoL	ŌĒL	SEML	LB <sub>L</sub>	A12L	A11L	ABL
	66	64	62	59	56	49	50	47	44	43	40
10	I/O10L	I/O8L	I/O6L	I/O3L	1/O1L	<u>UB</u> L	CEL	A13L	A <sub>10</sub> L	<b>A</b> 9L	<b>A</b> 6L
	67	65		L	57	53	52		<u></u>	41	39
09	I/O11L	I/O9L			GND	Vcc	R/WL			A7L	A5L
	69	68	1		l	L	L	3		38	37
08	I/O13L	1/O12L								A4L	A3L
	72	71	73						33	35	34
07	1/O15L	I/O14L	Vcc			IDT70V2	6		BUSYL	A1L	AoL
	75	70	74			G84-3			32	31	36
06	I/Oor	GND	GND			4-PIN PO	GND	M/s̄	A2L		
	76	77	78			TOT VIL	, ,		28	29	30
05	I/O1R	1/O2R	Vcc						A <sub>1R</sub>	<b>A</b> or	BUSYR
	79	80								26	27
04	I/O3R	I/O4R								<b>A</b> 3R	<b>A</b> 2R
	81	83	1		7	11	12	1		23	25
03	1/O5R	I/O7R			GND	GND	SEMR			A6R	A4R
	82	1	2	5	8	10	14	17	20	22	24
02	I/O6R	I/O9R	I/O10R	I/O13R	I/O <sub>15R</sub>	R/WR	<b>A</b> 9R	A7R	<b>A</b> 5R		
	B4	3	4	6	9	15	18	19	21		
01	I/O8R	I/O11R	I/O12R	I/O14R	ŌĒR	LBR	A11R	A10R	Asr		
	A	В	С	D	E	F	J	K	L		
Index											2945 drw 0

# **PIN NAMES**

Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/ <b>W</b> R	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L — A13L	A0R - A13R	Address
I/O0L - I/O15L	I/OoR I/O15R	Data Input/Output
SEML	SEMR	Semaphore Enable
ŪBL	ÜBR	Upper Byte Select
<b>L</b> BL	LBR	Lower Byte Select
BUSYL	BUSYR	Busy Flag
M	/S	Master or Slave Select
V	cc	Power
GI	ND	Ground

# NOTES:

- All Vcc pins must be connected to power supply.
   All GND pins must be connected to ground supply.

# TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts <sup>(1)</sup>			Out	puts	
CE	R/₩	OE	UB	<u>LB</u>	SEM	I/O8-15	I/O0-7	Mode
Н	Х	Х	Х	Х	Н	High-Z	High-Z	Deselected: Power Down
Х	Х	Х	Н	Н	Н	High-Z	High-Z	Both Bytes Deselected: Power Down
L	L	Х	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High-Z	DATAOUT	Read Lower Byte Only
L	Н	L	L	L	Н	DATAOUT	DATAOUT	Read Both Bytes
Х	X	Н	Х	Х	Х	High-Z	High-Z	Outputs Disabled

NOTE: 1. AoL — A13L ≠ A0R — A13R 2945 tbl 02

# TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

		Inp	uts			Out	outs	
CE	R/₩	ŌĒ	UB	LΒ	SEM	I/O8-15	I/O0-7	Mode
Н	Н	L	Х	Х	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Н	£	Х	Х	Х	L	DATAIN	DATAIN	Write Dเทอ into Semaphore Flag
X	7	X	Н	Н	L	DATAIN	DATAIN	Write Dเทง into Semaphore Flag
L	Х	Х	L	Х	L			Not Allowed
L	Х	X	Χ	L	L	_	_	Not Allowed

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	>
Та	Operating Temperature	0 to +70	ပ္
TBIAS	Temperature Under Bias	-55 to +125	ç
Тѕтс	Storage Temperature	-55 to +125	ç
ЮИТ	DC Output Current	50	mA

## NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.3V.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military			
Commercial	0°C to +70°C	OV	$3.3V \pm 0.3$

2945 tbl 05

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0		Vcc+0.3	٧
VIL	Input Low Voltage	0.3 <sup>(1)</sup>	_	0.8	٧

#### NOTE:

2945 tbl 04

1.  $V_{IL} \ge -1.5V$  for pulse width less than 10ns.

2945 tbl 06

# CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Соит	Output Capacitance	Vout = 0V	11	pF

## NOTE:

2945 tbl 07

 This parameter is determined by device characterization but is not production tested.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $Vcc = 3.3V \pm 0.3V$ )

			IDT70	IDT70V26S		IDT70V26L		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit	
ILI	Input Leakage Current <sup>(5)</sup>	Vcc = 3.6V, Vin = 0V to Vcc		10		5	μΑ	
llo	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10	_	5	μΑ	
Vol	Output Low Voltage	IOL = 4mA	_	0.4	_	0.4	٧	
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	<u> </u>	V	

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (Vcc = $3.3V \pm 0.3V$ )

	Test				70V	26X35	70V2	6X55	
Symbol	Parameter	Condition	Version		Тур. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE ≤ VIL, Outputs Open SEM ≥ VIH f = fMAX <sup>(3)</sup>	COM'L.	S L	_	140 120	_	140 120	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	CER = CEL≥ VIH SEMR = SEML≥ VIH f = fMAX <sup>(3)</sup>	COM'L.	S L	_	30 24	_	30 24	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	CEL or CER≥ VIH Active Port Outputs Open f = fMax <sup>(3)</sup> SEMR = SEML≥ VIH	COM'L.	S L		87 75	-	87 75	mA
lsB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports $\overline{\text{CE}}$ L and $\overline{\text{CEr}} \ge \text{Vcc} - 0.2\text{V}$ $\text{Vin} \ge \text{Vcc} - 0.2\text{V}$ or $\text{Vin} \le 0.2\text{V}$ , $f = 0^{(4)}$ $\overline{\text{SEM}}_R = \overline{\text{SEM}}_L \ge \text{Vcc} - 0.2\text{V}$	COM'L.	S L		6 3	_	6 3	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port $\overline{CEL}$ or $\overline{CER} \ge Vcc - 0.2V$ $\overline{SEMR} = \overline{SEML} \ge Vcc - 0.2V$ $Vin \ge Vcc - 0.2V$ or $Vin \le 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	COM'L.	S L		85 74		85 74	mA

#### NOTES:

- 1. X in part numbers indicates power rating (S or L)
- 2. Vcc = 3.3V, TA = +25°C.
- At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tac, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.

# **AC TEST CONDITIONS**

710 1201 001121110110	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
	2945 tbl 11

3.3V 320Ω DATAout BUSY 350Ω 30pF\*

Figure 1. Output Load (5pF for tLz, tHz, twz, tow) \* Including scope and jig.


# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>

		IDT70\	IDT70V26X35		IDT70V26X55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CY	READ CYCLE				•	
trc	Read Cycle Time	35	_	55		ns
taa	Address Access Time		35	_	55	ns
tACE	Chip Enable Access Time <sup>(3)</sup>		35	<u> </u>	55	ns
tabe	Byte Enable Access Time <sup>(3)</sup>		35	_	55	ns
tAOE	Output Enable Access Time		20	_	30	ns
tон	Output Hold from Address Change	3	-	3		ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3		3		ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	-	15	_	25	ns
<b>t</b> PU	Chip Enable to Power Up Time <sup>(2)</sup>	0	<u> </u>	0	_	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>		50		50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15	_	ns
tsaa	Semaphore Address Access Time		45		65	ns


#### NOTES:

- 1. Transition is measured ±200mV from low or high impedance voltage with load (figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. To access RAM,  $\overline{CE} = L$ ,  $\overline{UB}$  or  $\overline{LB} = L$ ,  $\overline{SEM} = H$ .
- 4. X in part numbers indicates power rating (S or L).

# TIMING OF POWER-UP POWER-DOWN



# WAVEFORM OF READ CYCLES(5)



#### NOTES:

- 1. Timing depends on which signal is asserted last, OE, CE, LB, or UB.
- 2. Timing depends on which signal is de-asserted firs CE, OE, LB, or UB.
- tepp delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tABE, tAOE, tACE, tAA or tBDD.
- 5. SEM = H.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(5)</sup>


		IDT70\	/26X35	IDT70\	/26X55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE C	CLE					
twc	Write Cycle Time	35	_	55		ns
tEW	Chip Enable to End-of-Write <sup>(3)</sup>	30		45	_	ns
taw	Address Valid to End-of-Write	30	<u> </u>	45		ns
tas	Address Set-up Time <sup>(3)</sup>	0		0	_	ns
twp	Write Pulse Width	30		40		ns
twn	Write Recovery Time	0		0	_	ns
tow	Data Valid to End-of-Write	25		30	<b>-</b>	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	15		25	ns
tон	Data Hold Time <sup>(4)</sup>	0	l –	0		ns
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>	_	15		25	ns
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	10		10	_	ns
tsps	SEM Flag Contention Window	10	_	10	_	ns

- Transition is measured ±200mV from low or high impedance voltage with load (Figures 1 and 2).


  This parameter is guaranteed but not tested.

  To access RAM, CE = L, UB or LB = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire tew time. The specification for the must be met by the device supplying write data to the RAM under all operating conditions. Although the and tow values will vary
- over voltage and temperature, the actual ton will always be smaller than the actual tow. 5. X in part numbers indicates power rating (S or L).

# TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,3,5,8)



# TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ , $\overline{\text{UB}}$ , $\overline{\text{LB}}$ CONTROLLED TIMING<sup>(1,3,5,8)</sup>




#### NOTES:

- 1. R/W or CE or UB & LB must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twe) of a low UB or LB and a low CE and a low RM for memory array writing cycle.

  3. twn is measured from the earlier of CE or R/W (or SEM or R/W) going high to the end of write cycle.
- During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last, CE, R/W or byte control.
- Timing depends on which enable signal is de-asserted first, CE, R/W or byte control.
- If OE is low during R/W controlled write cycle, the write pulse width must be the larger of tWP or (tWZ + tDW) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP.


# TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



#### NOTE:

1.  $\overline{CE} = H$  or  $\overline{UB} \& \overline{LB} = H$  for the duration of the above timing (both write and read cycle).

# TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



#### NOTES:

- 1. Don = Dol = L,  $\overline{CE}$ n =  $\overline{CE}$ L = H, or Both  $\overline{UB}$  &  $\overline{LB}$  = H Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/WA or SEMA going high to R/WB or SEMB going high.
- 4. If tsrs is not satisfied, the semaphore will fall positively to one side or the other, but there is not guarantee which side will obtain the flag.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>


		IDT70	V26X35	IDT70V26X55				
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit		
BUSY TIM	IING (M/S = H)							
tBAA	BUSY Access Time from Address Match	_	35	_	45	ns		
tBDA	BUSY Disable Time from Address Not Matched	-	35	_	45	ns		
tBAC	BUSY Access Time from Chip Low	-	35	_	45	ns		
<b>t</b> BDC	BUSY Disable Time from Chip High		35	_	45	ns		
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	_	5	_	ns		
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	T	Note 3	<b>—</b>	Note 3	ns		
BUSY TIM	IING (M/S=L)							
twB	BUSY Input to Write <sup>(4)</sup>	0	<u> </u>	0	-	ns		
twн	Write Hold After BUSY <sup>(5)</sup>	25		25		ns		
PORT-TO	PORT-TO-PORT DELAY TIMING							
twdd	Write Pulse to Data Delay <sup>(1)</sup>	_	60		80	ns		
<b>t</b> DDD	Write Data Valid to Read Data Delay <sup>(1)</sup>	_	55		75	ns		

#### NOTES:

2945 tbl 14

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/S = H)" or "Timing Waveform of Write With Port-To-Port Delay (M/S=L)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual) or tDDD tDW (actual).
- 4. To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.
- 6. "x" is part numbers indicates power rating (S or L).

# TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}(M/\overline{S} = H)$




# NOTES:

2945 drw 12

- 1. To ensure that the earlier of the two ports wins.
- 2.  $\overline{CE}L = \overline{CE}R = L$
- 3.  $\overrightarrow{OE} = L$  for the reading port.

6.25


# TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1,2) (M/S = L)




### NOTES:

- 1. BUSY input equals H for the writing port.
- 2. CEL = CER = L


# TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$



# WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{CE}$ TIMING<sup>(1)</sup> (M/ $\overline{S}$ = H)



# WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING<sup>(1)</sup>(M/ $\overline{S}$ = H)



### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If tars is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

# **TRUTH TABLES**

# TRUTH TABLE I — ADDRESS BUSY ARBITRATION

Inputs			Out		
CEL	CER	A0L-A13L A0R-A13R	BUSYL(1)	BUSYR <sup>(1)</sup>	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
X	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

2945 tbl 15

- Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70V26 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after
  the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low
  simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

### TRUTH TABLE II — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE<sup>(1)</sup>

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Right port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

#### NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V26.

2945 tbl 16

### **FUNCTIONAL DESCRIPTION**

The IDT70V26 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V26 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted.

### **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted

from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/ $\overline{S}$  pin. Once in slave mode the  $\overline{BUSY}$  pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the  $\overline{BUSY}$  pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V26 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

6.25

# WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V26 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V26 RAM the busy pin is an output if the part is used as a master (M/ $\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave (M/ $\overline{S}$  pin = L) as shown in Figure 3.




Figure 3. Busy and chip enable routing for both width and depth

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the  $R/\overline{W}$  signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

### **SEMAPHORES**

The IDT70V26 is an extremely fast Dual-Port 16K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the

simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by  $\overline{\text{CE}}$ , the Dual-Port RAM enable, and  $\overline{\text{SEM}}$ , the semaphore enable. The  $\overline{\text{CE}}$  and  $\overline{\text{SEM}}$  pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where  $\overline{\text{CE}}$  and  $\overline{\text{SEM}}$  are both high.

Systems which can best use the IDT70V26 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V26's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V26 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V26 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the  $\overline{\text{SEM}}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{\text{OE}}$ , and  $\overline{\text{R/W}}$ ) as they

would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{SEM}$ ) and output enable ( $\overline{OE}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{SEM}$  or  $\overline{OE}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the

other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

### USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V26's Dual-Port RAM. Say the 16K x 16 RAM was to be divided into two 8K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the




Figure 4. IDT70V26 Semaphore Logic

6.25 15

6

resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.


Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section

of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

# ORDERING INFORMATION



2945 drw 19



## HIGH-SPEED 3.3V 16K x 16 DUAL-PORT STATIC RAM

PRELIMINARY IDT70V261S/L

#### **FEATURES:**


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
  - Commercial: 35/55ns (max.)
- Low-power operation
  - IDT70V261S
    - Active: 350mW (typ.)
    - Standby: 3.5mW (typ.)
  - IDT70V261L
    - Active: 350mW (typ.)
    - Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70V261 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- M/S = H for BUSY output flag on Master M/S = L for BUSY input on Slave
- Interrupt Flag
- Devices are capable of withstanding greater than 2001V electrostatic charge.
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- TTL-compatible, single 3.3V (±0.3V) power supply
- Available in a 100-pin TQFP, Thin Quad Plastic Flatpack

#### **DESCRIPTION:**

The IDT70V261 is a high-speed 16K x 16 Dual-Port Static RAM. The IDT70V261 is designed to be used as a standalone 256K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word systems.

#### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**NOVEMBER 1993** 

Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in

memory. An automatic power down feature controlled by  $\overline{\text{CE}}$  permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 350mW of power.

The IDT70V261 is packaged in a 100-pin Thin Quad Plastic Flatpack.

## **PIN CONFIGURATIONS**



#### **PIN NAMES**

PIN NAMES		
Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L - A13L	A0R - A13R	Address
I/O0L - I/O15L	I/OoR - I/O15R	Data Input/Output
SEML	SEMR	Semaphore Enable
UBL	UBR	Upper Byte Select
<b>L</b> BL	LBR	Lower Byte Select
ĪNTL	INTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
N	I/S	Master or Slave Select
Vcc		Power
G	ND	Ground
	· · · · · · · · · · · · · · · · · · ·	3040 tbl 0

#### NOTES

- 1. All Vcc pins must be connected to power supply.
- All GND pins must be connected to ground supply.

6.26

#### TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts <sup>(1)</sup>			Out	outs	
CE	R/₩	OE	UB	LB.	SEM	I/O8-15	I/O0-7	Mode
Н	Χ	X	Х	X	H	High-Z	High-Z	Deselected: Power Down
X	Х	. x	Н	Н	Н	High-Z	High-Z	Both Bytes Deselected: Power Down
L	L	X	L	. Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High-Z	DATAOUT	Read Lower Byte Only
L	Н	L	Ĺ	L	Н	DATAOUT	DATAOUT	Read Both Bytes
Х	Х	Н	X	Х	Х	High-Z	High-Z	Outputs Disabled

NOTE:

3040 tbl 02

#### i. Auc.—Aist.

## TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

		Inp	uts			Out	outs	
CE	R/₩	ŌĒ	UB	LB	SEM	I/O8-15	I/O0-7	Mode
Н	н	L.	Х	X	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
X	Н	L	• Н	Н	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Н	£	X	Х	Х	L	DATAIN	DATAIN	Write Dเทอ into Semaphore Flag
X	1	Х	H	Н	L	DATAIN	DATAIN	Write DINO into Semaphore Flag
L	Х	Х	L	Х	L	-		Not Allowed
L	X	Х	Х	L	L	_	_	Not Allowed

## **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Commercial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
Та	Operating Temperature	0 to +70	ô
TBIAS	Temperature Under Bias	-55 to +125	ပ္
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTE:

3040 tbl 04

2. VTERM must not exceed Vcc + 0.3V.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	OV	$3.3V \pm 0.3$

3040 tbl 05

3040 tbl 03

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0	<u> </u>	Vcc+0.3	V
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>		0.8	٧

NOTE:

1.  $V_{IL} \ge -1.5V$  for pulse width less than 10ns.

3040 tbl 06

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Соит	Output Capacitance	Vout = 0V	11	pF

NOTE:

3040 tbl 07

6.26 3

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

This parameter is determined by device characterization but is not production tested.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 3.3V $\pm$ 0.3V)

			IDT70V261S		IDT70	1	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current <sup>(5)</sup>	Vcc = 3.6V, Vin = 0V to Vcc	_	10	_	5	μА
lLO	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	. 10		5	μА
Vol	Output Low Voltage	IOL = 4mA		0.4	_	0.4	٧
Vон	Output High Voltage	Юн = -4mA	2.4	_	2.4	T-	V

3040 tbl 08

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1) (Vcc = 3.3V ± 0.3V)

					70V:	261X35	70V2	61X55	
Symbol	Parameter	Test Condition	Version		Typ. <sup>(2)</sup>	Max.	Тур. <sup>(2)</sup>	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE ≤ VIL, Outputs Open       SEM ≥ VIH       f = fMAX <sup>(3)</sup>	COM'L.	S L	-	140 120		140 120	mA
İSB1	Standby Current (Both Ports — TTL Level Inputs)	CER = CEL≥ VIH SEMR = SEML≥ VIH f = fMAX <sup>(3)</sup>	COM'L.	S L	_	30 24	_	30 24	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	CEL or CER≥ VIH Active Port Outputs Open f = fMAX <sup>(3)</sup> SEMR = SEML≥ VIH	COM'L.	S L	_	87 75	_ _	87 75	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports CEL and CEn ≥ Vcc - 0.2V Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V, f = 0 <sup>(4)</sup> SEMn = SEML≥ Vcc - 0.2V	COM'L.	S L	-	6 3		6 3	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port ŒL or ŒR ≥ Vcc - 0.2V SEMR = SEML≥ Vcc - 0.2V ViN ≥ Vcc - 0.2V or ViN ≤ 0.2V Active Port Outputs Open, f = fMAX <sup>(3)</sup>	COM'L.	S L	1-1	85 74	1-1	85 74	mA

#### NOTES:

- X in part numbers indicates power rating (S or L) Vcc = 3.3V, Ta = +25°C.

4. f = 0 means no address or control lines change.

Atf = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.

## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

3040 tbl 11





Figure 1. Output Load (5pF for tLz, tHz, twz, tow) \* Including scope and jig.

## **TIMING OF POWER-UP POWER-DOWN**



## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>

			261X35	IDT70V261X55			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
READ CY	CLE						
trc	Read Cycle Time	35	_	55	_	ns	
taa	Address Access Time	_	35	_	55	ns	
tace	Chip Enable Access Time <sup>(3)</sup>	<b>—</b>	35	_	55	ns	
tabe	Byte Enable Access Time <sup>(3)</sup>	T —	35		55	ns	
taoe	Output Enable Access Time	I -	20	l —	30	ns	
tон	Output Hold from Address Change	3		3		ns	
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3		3		ns	
tHZ	Output High-Z Time <sup>(1, 2)</sup>		15	_	25	ns	
tpu	Chip Enable to Power Up Time <sup>(2)</sup>	0		0	<b>—</b>	ns	
tPD	Chip Disable to Power Down Time <sup>(2)</sup>		50	_	50	ns	
tsop	Semaphore Flag Update Pulse (OE or SEM)	15		15	_	ns	
tsaa	Semaphore Address Access Time	_	45	<u> </u>	65	ns	


#### NOTES:

Transition is measured ±200mV from low or high impedance voltage with load (figures 1 and 2).

This parameter is guaranteed but not tested.
 To access RAM, CE = L, UB or LB = L, SEM = H.

4. X in part numbers indicates power rating (S or L).

## WAVEFORM OF READ CYCLES(5)



#### NOTES:

- 1. Timing depends on which signal is asserted last,  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{LB}$ , or  $\overline{UB}$ .
- 2. Timing depends on which signal is de-asserted first  $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{LB}$ , or  $\overline{UB}$ .
- 3. tabb delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tABE, tAOE, tACE, tAA or tBDD.
- SEM = H.


# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(5)</sup>

		IDT70V	261X35	IDT70V261X55			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
WRITE C	YCLE						
twc	Write Cycle Time	35	-	55	-	ns	
tew	Chip Enable to End-of-Write <sup>(3)</sup>	30	_	45		ns	
taw	Address Valid to End-of-Write	30	_	45		ns	
tas	Address Set-up Time <sup>(3)</sup>	. 0		0		ns	
twp	Write Pulse Width	30		40		ns	
twn	Write Recovery Time	0		0		ns	
tow	Data Valid to End-of-Write	25	_	30	I —	ns	
tHZ	Output High-Z Time <sup>(1, 2)</sup>	_	15	_	25	ns	
tDH	Data Hold Time <sup>(4)</sup>	0	_	0		ns	
twz	Write Enable to Output in High-Z <sup>(1, 2)</sup>		15	_	25	ns	
tow	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	_	0		ns	
tswrd	SEM Flag Write to Read Time	10		10		ns	
tsps	SEM Flag Contention Window	10		10		ns	


#### NOTES:

- Transition is measured ±200mV from low or high impedance voltage with load (Figures 1 and 2).
- This parameter is guaranteed but not tested.
- To access RAM, ČE = L, ÜB or LB = L, SEM = H. To access semaphore, ČE = H and SEM = L. Either condition must be valid for the entire tew time.
   The specification for tbH must be met by the device supplying write data to the RAM under all operating conditions. Although tbH and tow values will vary over voltage and temperature, the actual tbH will always be smaller than the actual tow.
- 5. X in part numbers indicates power rating (S or L).

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,3,5,8)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE, UB, LB CONTROLLED TIMING(1,3,5,8)



- 1. R/W or CE or UB & LB must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low  $\overline{\rm UB}$  or  $\overline{\rm LB}$  and a low  $\overline{\rm CE}$  and a low  $R/\overline{\rm W}$  for memory array writing cycle.
- 3. twn is measured from the earlier of  $\overline{\text{CE}}$  or  $R/\overline{W}$  (or  $\overline{\text{SEM}}$  or  $R/\overline{W}$ ) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state. Timing depends on which enable signal is asserted last, CE, R/W or byte control.
- 7. Timing depends on which enable signal is de-asserted first, CE, R/W or byte control.
- 8. If OE is low during R/W controlled write cycle, the write pulse width must be the larger of tWP or (tWZ + tDW) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP.


## TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



#### NOTE:

1.  $\overrightarrow{CE} = H$  or  $\overrightarrow{UB} \& \overrightarrow{LB} = H$  for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



- 1. Don = Dol = L, CEn = CEL = H, or Both UB & LB = H Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A"
- 3. This parameter is measured from R/WA or SEMA going high to R/WB or SEMB going high.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is not guarantee which side will obtain the flag.


# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>

		IDT70\	IDT70V261X35			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TIM	IING (M/S = H)					
tbaa	BUSY Access Time from Address Match	_	35	_	45	ns
tBDA	BUSY Disable Time from Address Not Matched		35	_	45	ns
tBAC	BUSY Access Time from Chip Low	_	35		45	ns
tBDC	BUSY Disable Time from Chip High	_	35	Γ –	45	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	1 —	5		ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 3		Note 3	ns
BUSY TIM	IING (M/S = L)					
twB	BUSY Input to Write <sup>(4)</sup>	0	_	0		ns
twn	Write Hold After BUSY <sup>(5)</sup>	25		25	_	ns
PORT-TO	-PORT DELAY TIMING					
twdd	Write Pulse to Data Delay <sup>(1)</sup>	_	60	_	80	ns
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>	_	55		75	ns

NOTES:

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/S = H)" or "Timing Waveform of Write With Port-To-Port Delay (M/S=L)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual) or tDDD tDW (actual).
- 4. To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.
- 6. "x" is part numbers indicates power rating (S or L).

## TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}(M/\overline{S} = H)$




#### NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2. CEL = CER = L
- 3.  $\overline{OE}$  = L for the reading port.

6.26


3040 drw 11

## TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1,2) (M/S = L)




- 1. BUSY input equals H for the writing port.
- 2. CEL = CER = L


## TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$



## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1) (M/S = H)



## WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $TIMING^{(1)}(M/\overline{S} = H)$



- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1)


		IDT70V261X35				
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
INTERRU	PT TIMING					
tas	Address Set-up Time	0	I —	0	_	ns
twn	Write Recovery Time	0	<u> </u>	0		ns
tins	Interrupt Set Time	T —	30	_	40	ns
tinr	Interrupt Reset Time	_	35	_	45	ns

NOTE:

1. "x" in part numbers indicates power rating (S or L).

#### 3040tbl 15

## WAVEFORM OF INTERRUPT TIMING(1)



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
  4. Timing depends on which enable signal is de-asserted first.

#### **TRUTH TABLES**

## TRUTH TABLE I — INTERRUPT FLAG(1)

	Le	ft Port				Right Port				
R/₩L	CEL	ŌĒL	A0L-A13L	ĪNTL	R/WR	CER	ŌĒR	AOR-A13R	ĪNTR	Function
L.	L	Х	3FFF	Х	Х	Х	Χ	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	3FFF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	3FFE	Χ	Set Left INTL Flag
X	L	L	3FFE	H <sup>(2)</sup>	Х	Х	Х	Х	Χ	Reset Left INTL Flag

#### NOTES:

- Assumes BUSYL = BUSYR = H.
- If BUSY<sub>E</sub> = L, then no change.

  If BUSY<sub>B</sub> = L, then no change.

#### TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inputs			puts	
CEL	CER	AoL-A13L AoR-A13R	BUSYL(1)	BUSYR <sup>(1)</sup>	Function
X	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

3040 tbl 16

- Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70V261 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- 2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

## TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D15 Left	Do - D <sub>15</sub> Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Right port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

#### NOTE:

This table denotes a sequence of events for only one of the eight semaphores on the IDT70V261.

3040 tbl 17

#### FUNCTIONAL DESCRIPTION

The IDT70V261 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V261 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted.

## **INTERRUPTS**

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INTL}}$ ) is set when the right port writes to memory location 3FFE (HEX). The left port clears the interrupt by reading address location 3FFE. Likewise, the right port interrupt flag ( $\overline{\text{INTR}}$ ) is set when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory location 3FFF. The message (16 bits) at 3FFE or 3FFF is user-defined. If the interrupt function is not used, address locations 3FFE and

3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

#### **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the  $M/\overline{S}$  pin. Once in slave mode the  $\overline{BUSY}$  pin operates solely as a write inhibit input pin. Normal opera-

6.26

tion can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V261 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

# WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V261 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V261 RAM the busy pin is an output if the part is used as a master (M/ $\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave (M/ $\overline{S}$  pin = L) as shown in Figure 3.




Figure 3. Busy and chip enable routing for both width and depth

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

#### **SEMAPHORES**

The IDT70V261 is an extremely fast Dual-Port 16K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from

accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT70V261 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V261's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V261 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V261 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the  $\overline{\text{SEM}}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{\text{OE}}$ , and  $\overline{\text{R/W}}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{SEM}$ ) and output enable ( $\overline{OE}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{SEM}$  or  $\overline{OE}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by

looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a sema-




Figure 4. IDT70V261 Semaphore Logic

phore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

#### USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V261's Dual-Port RAM. Say the 16K x 16 RAM was to be divided into two 8K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of

6.26

16

Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given


a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure, If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

#### ORDERING INFORMATION



6.26

GENERAL INFORMATION
TECHNOLOGY AND CAPABILITIES
QUALITY AND RELIABILITY
PACKAGE DIAGRAM OUTLINES
FIFO PRODUCTS
SPECIALITY MEMORY PRODUCTS

**SUBSYSTEMS PRODUCTS** 



#### SUBSYSTEMS PRODUCTS

IDT Subsystems Division has the resources and experience to deliver the highest quality RAM module products. IDT's combination of advanced design, assembly, and test capabilities give customers the highest levels of quality, service, and performance. Product offerings include a number JEDEC standards as well as specialized and application specific RAM modules, including the world's highest performance and densest SRAMs, dual-port RAMs, and FIFOs. Custom capabilities allow our customers to enjoy the benefits of parametrically tested complete memory-based subsystems including extremely high performance caches for a wide range of processors and complete memory subsystems including multi-megabyte microprocessor main memories.

IDT modules products provide a number of benefits to the high performance system designer:

The biggest benefit of modules is that they save significant amounts of space for designers packing ever more performance in less space by utilizing double sided surface mount technology (SMT). Modules allow designers to take advantage of SMT for performance critical memory paths without the investments or the volume necessary to justify employing SMT for an entire system. Since systems at the high performance end of the spectrum tend to be lower volume, it makes sense to take advantage of module technology to enjoy the space savings and performance advantages of SMT without the cost. In addition, passive components are mounted next to or underneath the active memory components on the module, thus eliminating the need to consider them or the real estate they consume. Numerous module packaging options are available which allow designers to tradeoff board area, height and mechanical stability. Vertical mount module options (modules in which mounted components are oriented in a vertical fashion) such as single in-line packages (SIPs), dual-row SIPs (DSIPs), zigzag in-line packages (ZIPs) and single-in-line memory modules (SIMMs) are ideal packages for applications requiring the highest density. Many of these vertical mount modules are maximum 0.5 inch tall, which is well within the board space requirements for card rack type systems. Horizontal mount module options include dual in-line packages (DIPs), quad in-line packages (QIPs), and pin grid arrays (PGAs). These modules are ideal for those applications requiring the most in mechanical stability and those with many I/O pins.

Design, manufacturing, and marketing often disagree on the size of memory that their high performance system will offer. By allowing the decision to be made at manufacturing time by having module solutions with different memory sizes and common pinouts, the module user lets the market dictate memory requirements. JEDEC has defined standards for memory pinouts including 64Kx32 and 256Kx32 SRAM in the same 64 lead SIMM/ZIP which are among the most common industry standard SRAM modules.

Testing is both a design and manufacturing problem that is often an afterthought. By providing a pretested higher level block, modules simplify the test issue for both design and manufacturing. Since the module is tested using full parametric AC/DC guardbanded test patterns over the specified operating temperature range, designers are guaranteed a level of performance for a larger block of their system. System board test is simplified because a major block of memory has been fully tested at the module level, thus simplifying the test method and debug cycle at the board level.

Time to market is always a very important issue. Studies have shown that a major portion of profits are made in the early part of the product life cycle before competition drives down prices to a level based on manufacturing costs rather than a unique level of value. Integrating the high performance memory into a module shortens the design cycle by simplifying board design and leverages off the module manufacturer's design expertise. System board layout and the design cycle are simplified because the number of input/outputs (I/Os) are reduced by combining common component address, data, control, and power pins.

Module solutions help reduce hidden costs that are not often taken into account. Since active and passive components necessary to realize a module solution are combined onto a single substrate, the module user reduces inventory and handling costs by combining a number of diverse components into one single module.

IDT Subsystems products provide an ideal solution for system designers to integrate high performance RAM in order to maximize density, performance and cost-effectiveness for both commercial and military applications.

## **TABLE OF CONTENTS**

		PAGE
SUBSYSTEMS P	RODUCTS	
IDT7M1002	16K x 32 Dual-Port Static RAM Module	7.1
IDT7M1001	128K x 8 Dual-Port Static RAM Module	7.2
IDT7M1003	64K x 8 Dual-Port Static RAM Module	
IDT7M1014	4K x 36 Dual-Port Static RAM Module	7.3
IDT7M1024	4K x 36 Synchronous Dual-Port Static RAM Module	7.4
IDT7M207	32K x 9 Parallel In-Out FIFO Module	7.5
IDT7M208	64K x 9 Parallel In-Out FIFO Module	7.5
IDT7MP4120	1M x 32 Static RAM Module	7.6
IDT7MP4045	256K x 32 Static RAM Module	7.7
IDT7M4003	32K x 32 Static RAM Module	7.8
IDT7M4013	128K x 32 Static RAM Module	7.8
IDT7M4036	64K x 32 Static RAM Module	
IDT7M4084	2M x 8 Static RAM Module	7.10
IDT7M4048	512K x 8 Commercial Static RAM Module	7.11
IDT7MB4048	512K x 8 Commercial Static RAM Module	7.11
IDT7M4048	512K x 8 Military Static RAM Module	
IDT7MP6048	IDT79R4000 Flexi-Cache Development Tool	7.13
IDT7MP6068	IDT79R4000 Flexi-Cache Development Tool	7.13
IDT7MP6085	128K Byte Secondary Cache Module for the Intel® i486™	7.14
IDT7MP6087	128K Byte Secondary Cache Module for the Intel i486	7.14
IDT7MP6086	128K Byte Secondary Cache Module for the Intel i486	7.15
IDT7MB6098A	128K Byte Secondary Cache Module for the Intel i486	7.16
IDT7MP6104	128KB Secondary Cache Module for the Intel i486	7.17
IDT7MP6105	128KB Secondary Cache Module for the Intel i486	7.17
IDT7MP6118	128KB Secondary Cache Module for the Intel i486	7.18
IDT7MP6119	256KB Secondary Cache Module for the Intel i486	7.18
IDT7MP6121	128K Secondary Cache Module for the Intel i486 Processor	7.19
IDT7MP6122	256K Secondary Cache Module for the Intel i486 Processor	7.19
IDT7MP6133	128KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6134	256KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6135	512KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6151	128KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6152	256KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6153	512KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6140	256KB Secondary Cache Modules for the Pentium™ and Power PC™ CPUs	7.21
IDT7MP6141	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6142	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6143	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6144	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6145	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6157	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6158	1M Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6159	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6160	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
	· · · · · · · · · · · · · · · · · · ·	



## 16K x 32 CMOS DUAL-PORT STATIC RAM MODULE

#### **FEATURES**

- · High-density 512K CMOS Dual-Port RAM module
- · Fast access times
  - -Commercial: 25, 30, 35, 40, 45, 55, 65ns
  - -Military: 30, 40, 45, 55, 65ns
- · Fully asynchronous read/write operation from either port
- Easy to expand data bus width to 64 bits or more using the Master/Slave function
- · Separate byte read/write signals for byte control
- On-chip port arbitration logic
- INT flag for port-to-port communication
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted fine pitch (25 mil) LCC packages allow through-hole module to fit into 121 pin PGA footprint
- Single 5V (±10%) power supply
- Inputs/outputs directly TTL-compatible

#### DESCRIPTION

The IDT7M1002 is a  $16K \times 32$  high-speed CMOS Dual-Port Static RAM Module constructed on a co-fired ceramic substrate using four  $16K \times 8$  (IDT7006) Dual-Port Static RAMs in surface-mounted LCC packages. The IDT7M1002 module is designed to be used as stand-alone 512K Dual-Port RAM or as a combination Master/Slave Dual-Port RAM for 64-bit or more word width systems. Using the IDT Master/Slave approach in such system applications results in full-speed, error-free operation without the need for additional discrete logic.

The module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via additional control signals SEM & INT.

The IDT7M1002 module is packaged in a ceramic 121 pin PGA (Pin Grid Array)1.35 inches on a side. Maximum access times as fast as 25ns are available over the commercial temperature range and 30ns over the military temperature range.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

PIN	COI	NFIGL	JRAT	ION
-----	-----	-------	------	-----

	1	2	3	4	5	6	7	8	9	10	11	12	13				
Α	L_I/O(24)	L_I/O(26)	L_I/O(28)	L_I/O(30)	L_CS	L_ŌĒ	L_R/W(3)	R_ŌĒ	R_CS	R_I/O(30)	R_I/O(28)	R_I/O(26)	R_I/O(24)				
В	L_I/O(23)	L_I/O(25)	L_I/O(27)	L_I/O(29)	L_I/O(31)	L_A(0)	L_R/W(4)	R_A(0)	R_I/O(31)	R_I/O(29)	R_I/O(27)	R_I/O(25)	R_I/O(23)				
С	L_I/O(21)	L_I/O(22)	vcc	L_A(3)	L_A(2)	L_A(1)	GND	R_A(1)	R_A(2)	R_A(3)	GND	R_I/O(22)	R_I/O(21)				
D	L_I/O(19)	L_I/O(20)	L_A(4)	GND								R_I/O(20)	R_VO(19)				
Ε	L_VO(17)	L_I/O(18)	L_A(5)								R_A(5)	R_I/O(18)	R_I/O(17)				
F	L_SEM	L_I/O(16)	L_A(6)		PGA						PGA				R_A(6)	R_I/O(16)	R_SEM
G	L_BUSY	L_ĪNT	GND				TOP VIE	W			GND	R_INT	R_BUSY				
Н	L_R/W(1)	L_R/W(2)	L_A(7)							R_A(7)	R_R/W (2)	R_R/W (1)					
- 1	L_I/O(15)	L_I/O(14)	L_A(8)		R_A(8) R_I/O(14)					R_I/O(14)	R_I/O(15)						
J	L_I/O(13)	L_I/O(12)	L_A(9)								R_A(9)	R_I/O(12)	R_I/O(13)				
к	L_l/O(11)	м⁄s	GND	L_A(10)	L_A(11) L_A(12) GND R_A(12) R_A(11) R_A(10)						VCC	GND	R_I/O(11)				
L	L_VO(10)	L_I/O(8)	L_I/O(6)	L_I/O(4)	L_I/O(2)	L_A(13)	R_R/W (4)	R_A(13)	R_I/O(2)	R_I/O(4)	R_I/O(6)	R_I/O(8)	R_I/O(10)				
М	L_I/O(9)	L_I/O(7)	L_I/O(5)	L_I/O(3)	L_I/O(1)	L_I/O(0)	R_R/W (3)	R_I/O(0)	R_I/O(1)	R_I/O(3)	R_I/O(5)	R_I/O(7)	R_I/O(9)				

2795 drw 01

The IDT logo is a registered trademark of Integrated Device Technology Inc

MILITARY AND COMMERCIAL TEMPERATURE RANGES

**AUGUST 1993** 

#### **FUNCTIONAL BLOCK DIAGRAM** M/S L\_A(0-13) -- R\_A(0-13) L\_I/O(0-7) -- R I/O(0-7) L\_CS IDT7006 R\_CS 16K x 8 L\_OE R\_OE L\_SEM R\_SEM (ARBITRATION $L_{-\overline{INT}}$ LOGIC) R\_INT L\_BUSY R\_BUSY L\_R/W (0) R\_R/W (0) L\_I/O(8-15) - R\_I/O(8-15) IDT7006 16K x 8 (ARBITRATION LOGIC) L\_R/W (1) - R\_R/₩ (1) L\_I/O(16-23) - R\_I/O(16-23) IDT7006 16K x 8 (ARBITRATION LOGIC) L\_R/W (2) R R/W (2) R\_I/O(24-31) L\_I/O(24-31) IDT7006 16K x 8 (ARBITRATION LOGIC) L\_R/W (3) -- R\_R/W (3)

## PIN NAMES 2795 drw 02

Left Port	Right Port	Description		
L_A (0-13)	R_A (0-13)	Address Inputs		
L_I/O (0-31)	R_I/O (0-31)	Data Inputs/Outputs		
L_R/W (1-4)	R_R/W (1-4)	Read/Write Enables		
L_CS	R_CS	Chip Select		
L_ŌĒ	R_ <del>OE</del>	Output Enable		
L_BUSY	R_BUSY	Busy Flag		
L_INT	R_INT	Interrupt Flag		
L_SEM	R_SEM	Semaphore Control		
M/S		Master/Slave Control		
Vo	С	Power		
GN	1D	Ground		

## 7

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commerical	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mΑ

#### NOTE:

2795 tbl 02

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2795 tbl 03

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

#### NOTE:

1. VIL ≥ -3.0V for pulse width less than 20ns

2795 tbl 04

## DC ELECTRICAL CHARACTERISTICS

(Vcc = 5V  $\pm$  10%, Ta = -55°C to +125°C or 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Units
lu	Input Leakage (Address & Control)	Vcc = Max. Vin = GND to Vcc	_	40	μА
Iu	Input Leakage (Data)	Vcc = Max. Vin = GND to Vcc	_	10	μА
ILO	Output Leakage (Data)	Vcc = Max. CS ≥ VIH, Vout = GND to Vcc	_	10	μА
Vol	Output Low	Vcc = Min. IoL = 4mA Voltage	_	0.4	٧
Vон	Output High Voltage	Vcc = Min, IoH = -4mA	2.4	_	٧.

2795 tb1 05

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, Ta = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			Commercial		Mili	Military		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units	
ICC2	Dynamic Operating Current (Both Ports Active)	Vcc = Max., CS ≤ VIL, SEM = Don't Care Outputs Open, f = fMAX	_	1360	_	1600	mA	
ISB	Standby Supply Current (Both Ports Inactive)	Vcc = Max., L_CS and R_CS ≥ ViH Outputs Open, f = fMAX	_	280	_	340	mA	
ISB1	Standby Suppy Current (One Port Inactive)	Vcc = Max., L_CS or R_CS ≥ VIH Outputs Open, f = fMAX	-	1000		1160	mA	
ISB2	Full Standby Supply Current (Both Ports Inactive)	L_ <del>CS</del> and R_ <del>CS</del> ≥ Vcc − 0.2V VIN > Vcc − 0.2V or < 0.2V L_ <del>SEM</del> and R_ <del>SEM</del> ≥ Vcc − 0.2V	_	60	_	120	mA	

## CAPACITANCE<sup>(1)</sup> (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Condition	Max.	Unit
CIN (1)	Input Capacitance (CS, OE, SEM, Address)	VIN = 0V	40	pF
CIN(2)	Input Capacitance (R/W, I/O, INT)	VIN = 0V	12	pF
CIN(3)	Input Capacitance (BUSY, M/S)	VIN = 0V	45	pF
Соит	Output Capacitance (I/O)	VOUT = 0V	12	pF

#### NOTE:

This parameter is guaranteed by design but not tested.

## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V			
Input Rise/Fall Times	5ns			
Input Timing Reference Levels	1.5V			
Output Reference Levels	1.5V			
Output Load	See Figures 1 & 2			

2795 tbl 08

2795 tbl 07

# BUSY, INT 255Ω \*Including scope and jig capacitances.

Figure 1. Output Load

2795 drw 03

2795 drw 04




Figure 2. Output Load

(For tchz, tclz, tohz, tolz, twhz, tow)

## **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			,		7M100	2SxxG,	7M1002	SxxGB				
		-25 <sup>(10)</sup>		-30 <sup>(10)</sup>		-35		-40		<del>-4</del> 5		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle												
tRC	Read Cycle Time	25		30	_	35	_	40	–	45	_	ns
taa	Address Access Time		25	_	30	_	35	_	40	_	45	ns
tacs <sup>(2)</sup>	Chip Select Access Time	_	25	_	30	_	35	_	40		45	ns
toe	Output Enable Access Time		15	_	17	_	20		22	_	25	ns
<b>t</b> OH	Output Hold from Address Change			3		3	_	3	_	3		ns
tLZ <sup>(1)</sup>	Output to Low-Z		_	3	<u> </u>	3	_	3		5	- 1	ns
tHZ <sup>(1)</sup>	Output to High-Z		15	_	15	_	15	_	17	_	20	ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0	_	0	_	0	_	0		0	- 1	ns
tPD <sup>(1)</sup>	Chip Deselect to Power Up Time	_	50	_	50	_	50	_	50	_	50	ns
tsop	Sem. Flag Update Pulse (OE or SEM)	15		15	_	15	_	15	_	15		ns
Write C	ycle											
twc	Write Cycle Time	25	_	30		35	-	40	_	45	_	ns
tcw <sup>(2)</sup>	Chip Select to End-of-Write	20		25	_	30	_	35	<u> </u>	40	-	ns
taw	Address Valid to End-of-Write	20		25	_	30	_	35	_	40	_	ns
tas	Address Set-Up Time	0	_	0		0	_	0	_	0		ns
twp.	Write Pulse Width	20	_	25	_	30	_	35	-	35	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	0	-	0		ns

(Continued on next page)

## **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5V \pm 10\%, Ta = 55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7M1002SxxG, 7M1002SxxGB							l			
	İ	-2	.5 <sup>(10)</sup>	-3	0 <sup>(10)</sup>	Ý	35	-4	10		45	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cyc	ele (continued)											
tow	Data Valid to End-of-Write	18	_	22		25		25	-	25	—	ns
tDH	Data Hold Time	0	_	0	—	0	_	0	-	0	-	ns
tHZ <sup>(1)</sup>	Output to High-Z	_	15	-	15		15	_	17		20	ns
tow <sup>(1)</sup>	Output Active from End-of-Write	0		0	_	0	_	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	10	_	10	_	10	_	10	-	10	_	ns
tsps	SEM Flag Contention Window	10	_	10	_	10	_	10		10		ns
Busy Cyc	le-Master Mode <sup>(3)</sup>											-
tBAA	BUSY Access Time to Address	_	25	_	30	_	35	_	35		35	ns
tBDA	BUSY Disable Time to Address	_	20	_	25	_	30	_	30		30	ns
tBAC	BUSY Access Time to Chip Select		20		25	_	30		30	_	30	ns
tBDC	BUSY Disable Time to Chip Deselect	_	20		25	_	25		25	_	25	ns
twdd <sup>(5)</sup>	Write Pulse to Data Delay	_	50		55		60	_	65	_	70	ns
todo	Write Data Valid to Read Data Delay	_	35		40	_	45	_	50	_	55	ns
taps(6)	Arbitration Priority Set-Up Time	5	_	5	_	5	_	5	_	5		ns
tBDD	BUSY Disable to Valid Time	_	NOTE 9	_	NOTE 9		NOTE 9	_	NOTE 9	_	NOTE 9	ns
Busy Cyc	le-Slave Mode <sup>(4)</sup>											
tw <sub>B</sub> <sup>(7)</sup>	Write to BUSY Input	0		0	_	0	_	0	_	0	<b>—</b>	ns
twH <sup>(8)</sup>	Write Hold after BUSY	20	_	25		25		25	_	25		ns
twdd <sup>(5)</sup>	Write Pulse to Data Delay		50	_	55	_	60	_	65	_	70	ns
Interrupt 7	Timing											
tas	Address Set-Up Time	0	_	0	_	0	_	0		0	_	ns
twn	Write Recovery Time	0		0	_	0	_	0		0	_	ns
tins	Interrupt Set Time	_	20	_	25		30		32	_	35	ns
tinn	Interrupt Reset Time	_	20		25		30	_	32		35	ns

- This parameter is guaranteed by design but not tested.
   To access RAM, CS ≤ V<sub>IL</sub> and SEM ≥ V<sub>IH</sub>. To access semaphore, CS ≥ V<sub>IH</sub> and SEM ≤ V<sub>IL</sub>.
   When the module is being used in the Master Mode (M/S ≥ V<sub>IH</sub>).

- When the module is being used in the Slave Mode (M<sup>3</sup>S ≤ VIL).
   Port-to-Port delay through the RAM cells from the writing port to the reading port.
- 6. To ensure that the earlier of the two ports wins.
  7. To ensure that the write cycle is inhibited during contention.
- 8. To ensure that a write cycle is completed after contention.
- 9. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual), or tDDD tWP (actual).
- 10. Preliminary specifications.

## **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			-55	-		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read Cyc	cle					
tac	Read Cycle Time	55	_	65		ns
taa	Address Access Time		55		65	ns
tacs(2)	Chip Select Access Time		55	_	65	ns
toE	Output Enable Access Time	_	30	_	35	ns
tон	Output Hold from Address Change	3		3		ns
tLZ <sup>(1)</sup>	Output to Low-Z	5	_	5	_	ns
tHZ <sup>(1)</sup>	Output to High-Z	_	25	_	30	ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0		0		ns
tPD <sup>(1)</sup>	Chip Deselect to Power Up Time	_	50	_	50	ns
tsop	Sem. Flag Update Pulse (OE or SEM)	15	T -	15		ns
Write Cy	cle					
twc	Write Cycle Time	55	_	65	_	ns
tcw <sup>(2)</sup>	Chip Select to End-of-Write	45		50		ns
taw	Address Valid to End-of-Write	45		50	_	ns
tas	Address Set-Up Time	0	_	0		ns
twp	Write Pulse Width	40	_	50	_	ns
twn	Write Recovery Time	0	_	0		ns
tow	Data Valid to End-of-Write	30		40		ns
ton	Data Hold Time	0		0	<u> </u>	ns
tHZ <sup>(1)</sup>	Output to High-Z	_	25	_	30	ns
twHZ <sup>(1)</sup>	Write Disable to Output in High-Z		25	_	30	ns
tow <sup>(1)</sup>	Output Active from End-of-Write	0	_	0		ns
tswrd	SEM Flag Write to Read Time	10	_	10		ns
tsps	SEM Flag Contention Window	10	_	10	_	ns
Busy Cyc	cle-Master Mode <sup>(3)</sup>					
tBAA	BUSY Access Time to Address	_	45	_	45	ns
tBDA	BUSY Disable Time to Address		40		40	ns
tBAC	BUSY Access Time to Chip Select	_	40		40	ns
tBDC	BUSY Disable Time to Chip Deselect	_	35		35	ns
twdd <sup>(5)</sup>	Write Pulse to Data Delay		80	_	90	ns
todo	Write Data Valid to Read Data Delay	_	65	_	75	ns
taps <sup>(6)</sup>	Arbitration Priority Set-Up Time	5		5	_	ns
tBDD	BUSY Disable to Valid Time		NOTE 9	-	NOTE 9	ns

(Continued on next page)

## **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5V \pm 10\%, Ta = 55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 


			55	-65		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Busy Cy	cle-Slave Mode <sup>(4)</sup>					
tw <sub>B</sub> <sup>(7)</sup>	Write to BUSY Input	0	_	0	_	ns
twH <sup>(8)</sup>	Write Hold after BUSY	25	_	25	_	ns
twDD <sup>(5)</sup>	Write Pulse to Data Delay		80	_	90	ns
Interrupt	Timing					
tas	Address Set-Up Time	0	_	0		ns
twn	Write Recovery Time	0		0		ns
tins	Interrupt Set Time	_	40		45	ns
tinr	Interrupt Reset Time		40	_	45	ns

2795 tbl 12


- This parameter is guaranteed by design but not tested.
   To access RAM, CS ≤ V<sub>IL</sub> and SEM ≥ V<sub>IL</sub>. To access semaphore, CS ≥ V<sub>IH</sub> and SEM ≤ V<sub>IL</sub>.
   When the module is being used in the Master Mode (M/S ≥ V<sub>IL</sub>).
   When the module is being used in the Slave Mode (M/S ≤ V<sub>IL</sub>).
   Port-to-Port delay through the RAM cells from the writing port to the reading port.

- To ensure that the earlier of the two ports wins.
   To ensure that the write cycle is inhibited during contention.
- 8. To ensure that a write cycle is completed after contention.
- 9. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual), or tDDD tWP (actual).

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE (1, 2, 4)




## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1, 3, 5)




- 1. R/W is HIGH for Read Cycles
- Device is continuously enabled CS ≤ VIL. This waveform cannot be used for semaphore reads.
   Addresses valid prior to or coincident with CS transition LOW.

- 5. To access RAM,  $\overline{\text{CS}} \le \text{V}_{\text{IL}}$  and  $\overline{\text{SEM}} \ge \text{V}_{\text{IH}}$ . To access semaphore,  $\overline{\text{CS}} \ge \text{V}_{\text{IH}}$  and  $\overline{\text{SEM}} \le \text{V}_{\text{IL}}$ .
- 6. This parameter is guaranteed by design but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)(1, 2, 4)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 4)



- 1. R/W must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twP) of a LOW  $\overline{CS}$  and a LOW  $R/\overline{W}$ .
- 3. twn is measured from the earlier of  $\overline{CS}$  or  $R/\overline{W}$  (or  $\overline{SEM}$  or  $R/\overline{W}$ ) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must be applied.
- 5. If the CS or SEM low transition occurs simultaneously with or after the RW low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last.
- 7. Timing depends on which enable signal is de-asserted first.
- 8. If  $\overline{OE}$  is LOW during a R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.


## TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE, EITHER SIDE(1)



#### NOTE:

1. CS ≥ VIH for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE CONTENTION(1, 3, 4)




- 1. Don = Dol. ≤ VIL, (L\_ CS = R\_ CS) ≥ VIH Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.

  2. "A" may be either left or right port. "B" is the opposite port from "A".

  3. This parameter is measured from R/WA or SEMA going HIGH to R/We or SEMB going HIGH.

- 4. If tSPS is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.


## TIMING WAVEFORM OF READ WITH $\overline{BUSY}$ (M/ $\overline{S} \ge VIH$ )(2)



NOTES:


- 1. To ensure that the earlier of the two ports wins.
- (L\_CS = R\_CS) ≤ V<sub>I</sub>L
   OE ≤ V<sub>I</sub>L for the reading port.

## TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY $(M/\overline{S} \le VIH)^{(1,2)}$




- BUSY input equals HIGH for the writing port.
   (L\_ CS = R\_ CS) ≤ V<sub>IL</sub>


## TIMING WAVEFORM OF WRITE WITH BUSY INPUT (M/S VIL)



## TIMING WAVEFORM OF BUSY ARBITRATION (CS CONTROLLED TIMING)(1)





## TIMING WAVEFORM OF BUSY ARBITRATION (CONTROLLED BY ADDRESS MATCH TIMING(1)



- 1. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If tAPS is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## TIMING WAVEFORM OF INTERRUPT CYCLE(1)





#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

## TRUTH TABLE I: Non-Contention Read/Write Control<sup>(1)</sup>

	lnp	uts	Outputs	Mode	
CS	R/W	ŌĒ	SEM	I/O	Description
Н	Х	Х	Н	High-Z	Deselected or Power Down
L	L	X	Н	Data_In	Write
L	Н	L	Н	Data_OUT	Read
Х	х	H	×	High-Z	Outputs Disabled

NOTE:

2795 tbl 13

- 1. The conditions for non-contention are  $L_A$  (0–13)  $\neq$   $R_A$  (0–13).
- 2. denotes a LOW to HIGH waveform transition.


## TRUTH TABLE II: Semaphore Read/Write Control

	Inpu	ıts <sup>(2)</sup>	Outputs	Mode	
<u>cs</u>	R/W	ŌĒ	SEM	I/O	Description
Н	Н	L	L	Data_OUT	Read Data in Semaphore Flag
Н	5	Х	L	Data_IN	Write Data_IN (0, 8, 16, 24)
L	Х	Х	L	_	Not Allowed


# INTERRUPT/BUSY FLAGS, DEPTH & WIDTH EXPANSION, MASTER/SLAVE CONTROL, SEMAPHORES

For more details regarding Interrupt/Busy flags, depth and/or width expansion, master/slave control, or semaphore operations, please consult the IDT7006 data sheet.

## **PACKAGE DIMENSIONS**



#### ORDERING INFORMATION





128K x 8 64K x 8 CMOS DUAL-PORT STATIC RAM MODULE IDT7M1001 IDT7M1003

#### **FEATURES**

- High-density 1M/512K CMOS Dual-Port Static RAM module
- · Fast access times:
  - —Commercial 35, 40, 50, 65ns
  - -Military 40, 50, 65, 80ns
- · Fully asynchronous read/write operation from either port
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted LCC (leadless chip carriers) components on a 64-pin sidebraze DIP (Dual In-line Package)
- · Multiple Vcc and GND pins for maximum noise immunity
- Single 5V (±10%) power supply
- · Input/outputs directly TTL-compatible

## PIN CONFIGURATION(1)

Vcc 🗆 1	64 GND
R/WL ☐ 2	63 ☐ R/W̄ <sub>R</sub>
OEL [] 3	
CSL 4	61 ☐ CSR
SEML 🛚 5	59 ☐ SEM R
<b>A</b> ol 🔲 6	60 🔲 Aor
A1L 🔲 7	58 🗀 🗛 1R
GND 🗌 8	57 🗀 🗛 A2R
A2L 🔲 9	56 🎞 <b>A</b> ₃R
A3L 🔲 10	55 🗀 🗛
A4L 🗍 11	54 🗀 A5R
A5L 🗌 12	53 🗀 A6R
A6L 🗍 13	52 🗖 <b>A</b> 7R
A7L 🗖 14	51 🗀 A8R
A8L 🖂 15	50 🗀 <b>A</b> 9R
A9L 🗀 16	49 🗀 A10R
A10L 🗘 17	48 🗀 A₁1R
A11L 🗖 18	47 🗀 A12R
A12L 🗆 19	46 🗀 A13R
A13L 🗀 20	45 🗖 A14R
A14L 🗌 21	44 🗖 <b>A</b> 15R
A15L 22	43 🗖 A16R
A16L 23	42 🖯 GND
I/O oL 24	41 🗖 I/Oor
I/O 1L 25	40 ☐ I/O1B
I/O 2L 🗌 26	39 🗖 I/O2R
1/O3L 27	38 1/O3R
1/O4L 28	37 1/O4R
1/O5L 29	36   I/O5R
1/O6L   30	35   I/O6R
1/07L 31	34   I/O7R
GND □ 32	33 D Vcc

DIP TOP VIEW

2804 drw 01

#### NOTE:

 For the IDT7M1003 (64K x 8) version, Pins 23 & 43 must be connected to GND for proper operation of the module.

#### DESCRIPTION:

The IDT7M1001/IDT7M1003 is a 128K x 8/64K x 8 high-speed CMOS Dual-Port Static RAM module constructed on a multilayer ceramic substrate using eight IDT7006 (16K x 8) Dual-Port RAMs and two IDT FCT138 decoders or depopulated using only four IDT7006s and two decoders.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via semaphore (SEM) "handshake" signaling. The IDT7M1001/1003 module is designed to be used as stand-alone Dual-Port RAM where on-chip hardware port arbitration is not needed. It is the users responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.

The IDT7M1001/1003 module is packaged on a multilayer co-fired ceramic 64-pin DIP (Dual In-line Package) with dimensions of only 3.2" x 0.62" x 0.38". Maximum access times as fast as 35ns over the commercial temperature range are available.

All inputs and outputs of the IDT7M1001/1003 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation of the module.

All IDT military module semiconductor components are manufacured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

#### **PIN NAMES**

Left Port	Right Port	Description
A (0-16)L	A (0-16)R	Address Inputs
I/O (0-7)L	I/O (0-7)R	Data Inputs/Outputs
R∕ <b>W</b> L	R/W̄R	Read/Write Enables
<del>CS</del> L	<del>CS</del> R	Chip Select
ŌĒL	ŌĒR	Output Enable
SEML	SEMR	Semaphore Control
Vcc		Power
GND		Ground

2804 tb! 01


The IDT logo is a registered trademark of Integrated Device Technology, Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

**AUGUST 1993** 

#### **FUNCTIONAL BLOCK DIAGRAM**

### 7M1001





### **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
Tstg	Storage Temperature	-55 to +125	-65 to +150	ô
lout	DC Output Current	50	50	mA

#### NOTE:

2804 tbl 02

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

## CAPACITANCE<sup>(1)</sup> (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Test Conditions	Max.	Unit
CIN1	Input Capacitance (CS or SEM)	VIN = 0V	15	pF
CIN2	Input Capacitance (Data, Address, All Other Controls)	VIN = 0V	100	рF
Соит	Output Capacitance (Data)	Vout = 0V	100	pF

#### NOTE:

2804 tbl 03

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	٥V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2804 tbl 04

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	-	6.0	٧
VIL	VIL Input Low Voltage		-	0.8	V
NOTE:				2	804 tbl 0

#### NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns.

#### DC ELECTRICAL CHARACTERISTICS

(Vcc = 5V  $\pm$  10%, TA = -55°C to +125°C or 0°C to +70°C)

			Commercial						
Symbol	Parameter	Test Conditions	Min.	Max. <sup>(1)</sup>	Max. <sup>(2)</sup>	Min.	Max. <sup>(1)</sup>	Max. <sup>(2)</sup>	Unit
ICC2	Dynamic Operating Current (Both Ports Active)	Vcc = Max., CS ≤ ViL, SEM ≥ ViH Outputs Open, f = fMax	_	940	660	_	1130	790	mA
ICC1	Standby Supply Current (One Port Active)	Vcc = Max., L_CS or R_CS ≥ ViH Outputs Open, f = fмax		750	470	_	905	565	mA
ISB1	Standby Supply Current (TTL Levels)	Vcc = Max., L_CS and R_CS ≥ ViH Outputs Open, f = fMax L_SEM and R_SEM ≥ Vcc -0.2V	_	565	285	_	685	345	mA
ISB2	Full Standby Supply Current (CMOS Levels)	L_GS and R_GS ≥ Vcc −0.2V VIN > Vcc 0.2V or < 0.2V L_SEM and R_SEM ≥ Vcc −0.2V	-	125	65	_	245	125	mA

#### NOTES:

- IDT7M1001 (128K x 8) version only.
- 2. IDT7M1003 (64K x 8) version only.

<sup>1.</sup> This parameter is guaranteed by design but not tested.

### DC ELECTRICAL CHARACTERISTICS

 $(Vcc=5.0V \pm 10\%, Ta = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			IDT7	M1001	IDT7N		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
[lu]	Input Leakage (Address, Data & Other Controls)	Vcc = Max. Vin = GND to Vcc	_	80	_	40	μА
lu	Input Leakage (CS and SEM)	Vcc = Max. Vin = GND to Vcc		10		10	μА
ILO	Output Leakage (Data)	Vcc = Max. CS ≥ Vih, Vout = GND to Vcc	_	80	_	40	μА
Vol	Output Low Voltage	Vcc = Min. IoL = 4mA	_	0.4	_	0.4	٧
Vон	Output High Voltage	Vcc = Min. IOH = -4mA	2.4		2.4	_	٧

2804 tbl 07

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times Input Timing Reference Levels	5ns 1.5V
Output Reference Levels Output Load	1.5V See Figures 1 and 2

2804 tbl 08




Figure 1. Output Load

Figure 2. Output Load (for tcLz, tcHz, toLz. toHz, twHz, tow)

\*Including scope and jig.

### **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		-35 <sup>(5)</sup>		-40		-50		-65			80	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	ele											
tric	Read Cycle Time	35	_	40		50		65	_	80		ns
taa	Address Access Time		35		40		50	_	65		80	ns
tacs <sup>(2)</sup>	Chip Select Access Time		35		40	_	50	_	65		80	ns
toe	Output Enable Access Time	_	20	1	25		30		35	-	40	ns
tон	Output Hold From Address Change	3		3	-	3		3		3		ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	3		3	_	3		3		3		ns
tcHz <sup>(1)</sup>	Chip Deselect to Output in High-Z	_	20	-	20		25	_	30	_	35	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low-Z	3		3		3	_	3		3		ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z	_	20	-	20		25	_	30	_	35	ns
t <sub>PU</sub> <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0		0		0		0		ns
t <sub>PD</sub> <sup>(1)</sup>	Chip Disable to Power-Down Time	_	50		50		50	_	50		50	ns
tsop	SEM Flag Update Pulse (OE or SEM)	15	_	15	_	15		20		20		ns
Write Cyc	ele											
twc	Write Cycle Time	35		40		50		65		80		ns
tcw <sup>(2)</sup>	Chip Select to End-of-Write	30	_	35		40		50		55	_	ns
taw	Address Valid to End-of-Write	30	_	35		40		50		55		ns
tası <sup>(3)</sup>	Address Set-up to Write Pulse Time	5		5		5		5		5		ns
tas2	Address Set-up to CS Time	0		0		0		0	_	0		ns
twp	Write Pulse Width	30		35		40		45	_	50		ns
twR <sup>(4)</sup>	Write Recovery Time	0		0	. —	0		0		0		ns
tow	Data Valid to End-of-Write	25		30		35		40	_	45		ns
tDH <sup>(4)</sup>	Data Hold Time	0		0		0		0		0		ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z		20		20		25		30		35	ns
twnz <sup>(1)</sup>	Write Enable to Output in High-Z	_	20	_	20		25		30		35	ns
tow <sup>(1, 4)</sup>	Output Active from End-of-Write	0		0		0		0		0		ns
tswrd	SEM Flag Write to Read Time	15	_	15	_	15		15	_	15	_	ns
tsps	SEM Flag Contention Window	15	]	15		15	_	15	_	15	_	ns
Port-to-Po	ort Delay Timing		_									
twod <sup>(6)</sup>	Write Pulse to Data Delay	_	60		65		70	_	85		95	ns
tDDD <sup>(6)</sup>	Write Data Valid to Read Data Valid		45		50		55		70	_	80	ns

#### NOTES:


This parameter is guaranteed by design but not tested.
 To access RAM CS ≤ VIL and SEM ≥ VIH. To access semaphore, CS ≥ VIH and SEM ≤ VIL.

- 3.  $t_{AS1}=0$  if  $R/\overline{W}$  is asserted LOW simultaneously with or after the  $\overline{CS}$  LOW transition.
- 4. For CS controlled write cycles, twn= 5ns, toH= 5ns, toW= 5ns.
- 5. Preliminary specifications only.6. Port-to-Port delay through the RAM cells from the writing port to the reading port.


7.2

5

## TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE)(1,2,4)




## TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE)(1,3,5)



#### NOTES:

- 1. R/W is HIGH for Read Cycles
- 2. Device is continuously enabled.  $\overline{CS}$  = LOW. This waveform cannot be used for semaphore reads.
- 3. Addresses valid prior to or coincident with  $\overline{\text{CS}}$  transition LOW.
- 4.  $\overline{OE} = LOW$ .
- 5. To access RAM,  $\overline{CS}$  = LOW,  $\overline{SEM}$  = H. To access semaphore,  $\overline{CS}$  = HIGH and  $\overline{SEM}$  = LOW.
- 6. This parameter is guaranteed by design but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)(1,3,5,8)




NOTES:

R/W is HIGH for Read Cycles

- Device is continuously enabled.  $\overline{CS}$  = LOW.  $\overline{UB}$  or  $\overline{LB}$  = LOW. This waveform cannot be used for semaphore reads. Addresses valid prior to or coincident with  $\overline{CS}$  transition low.  $\overline{CS}$  = LOW.

- To access RAM,  $\overline{CS}$  = LOW,  $\overline{UB}$  or  $\overline{LB}$  = LOW,  $\overline{SEM}$  = H. To access semaphore,  $\overline{CS}$  = HIGH and  $\overline{SEM}$  = LOW.
- Timing depends on which enable signal is asserted last. Timing depends on which enable signal is de-asserted first.
- If OE is LOW during a RIW controlled write cycle, the write pulse width must be larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If OE is HIGH during a RIW controlled write cycle, this requirement does not apply and the write pulse width be as short as the specified twp.
- This parameter is guaranteed by design but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( CS CONTROLLED TIMING)(1,3,5,8)



2804 drw 09


- RIW must be HIGH during all address transitions.

  A write occurs during the overlap (twp) of a LOW UB or LB and a LOW CS and a LOW R/W for memory array writing cycle. twn is measured from the earlier of CS or R/W (or SEM or R/W) going HIGH to the end of write cycle.

- During this period, the I/O pins are in the output state and input signals must not be applied.

  If the CS or SEM LOW transition occurs simultaneously with or after the PVW LOW transition, the outputs remain in the high-impedance state.
- Timing depends on which enable signal is asserted last.
- Timing depends on which enable signal is de-asserted first.
- If  $\overrightarrow{OE}$  is LOW during a RW controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overrightarrow{OE}$  is HIGH during an RW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- This parameter is guaranteed by design but not tested.


### TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING (EITHER SIDE)(1)



#### NOTE:

1.  $\overline{CS}$  = HIGH for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE CONTENTION(1,3,4)




2804 drw 11

#### NOTES:

- 1. Don = DoL = LOW, L\_CS = R\_CS = HIGH. Semaphore Flag is released form both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/WA or SEMA going HIGH to R/WB or SEMB going HIGH.
- 4. If tsrs is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

## 7

#### TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1)



2804 drw 12

#### **TRUTH TABLES**

TABLE I: NON-CONTENTION READ/WRITE CONTROL(1)

	Inp	uts <sup>(1)</sup>		Outputs	
<u>cs</u>	R/W	ŌĒ	SEM	1/00 - 1/07	Mode
Н	Х	Х	Н	High-Z	Deselected: Power Down
L	L	Х	Н	DATAIN	Write to Both Bytes
L	Н	L	Н	DATAOUT	Read Both Bytes
Χ	Х	Н	Х	High-Z	Outputs Disabled

NOTE: 1. AOL — A12 ≠ A0R — A12R 2804 tbl 10

## TABLE II: SEMAPHORE READ/WRITE CONTROL(1)

	Inp	outs		Outputs	
CS	R/W	ŌĒ	SEM	1/00 - 1/07	Mode
Н	Н	L	L,	DATAout	Read Data in Semaphore Flag
Х	Æ	Х	L	DATAIN	Write Dเทอ into Semaphore Flag
L	Х	Х	L		Not Allowed

NOTE:


1. AOL — A12 ≠ A0R — A12R

2804 tbl 11

#### SEMAPHORE OPERATION


For more details regarding semaphores & semaphore operations, please consult the IDT7006 datasheet.

## PACKAGE DIMENSIONS 7M1001 .



2804 drw 13


### 7M1003



2804 drw 14

# 7

### ORDERING INFORMATION



2804 drw 15

## 4K x 36 BICMOS DUAL-PORT STATIC RAM MODULE

#### **FEATURES**

- High-density 4K x 36 BiCMOS Dual-Port Static RAM module
- · Fast access times
  - -Commercial: 15, 20, 25, 30ns
  - -Military: 20, 25, 30ns
- · Fully asynchronous read/write operation from either port
- Surface mounted LCC packages allow through-hole module to fit on a ceramic PGA footprint
- · Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL-compatible

#### DESCRIPTION


The IDT7M1014 is a 4K x 36 asynchronous high-speed BiCMOS Dual-Port Static RAM module constructed on a cofired ceramic substrate using 4 IDT7014 (4K x 9) asynchronous Dual-Port RAMs. The IDT7M1014 module is designed to be used as stand-alone 36-bit Dual-Port RAM.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory.

The IDT7M1014 module is packaged in a 142-lead ceramic PGA (Pin Grid Array). Maximum access times as fast as 15ns and 20ns are available over the commercial and military temperature ranges respectively.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**



2819 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

## 7

## **PIN CONFIGURATION**

	1	2	3	4	5	6	7	8	9	10	11	12	13
Α	GND	L_I/O3	L_I/O2	GND	L_I/O1	L_I/O0	GND	R_I/O0	R_I/O1	GND	R_I/O2	R_I/O3	GND
В	L_I/O4	L_I/O5	L_1/O6	L_A2	L_A1	L_A0	N.C.	R_A0	R_A1	R_A2	R_I/O6	R_I/O5	R_I/O4
С	L_1/O8	VCC	L_I/07	GND	N.C.	N.C.	N.C.	N.C.	N.C.	GND	R_I/O7	VCC	R_I/08
D	L_I/O9	L_I/O10	L_I/011	L_A3	GND			GND	R_A3	R_A4	R_I/O11	R_I/O10	R_I/O9
E	L_I/O12	N.C.	N.C.	L_A4						R_A5	N.C.	N.C.	R_l/012
F	L_I/O13	L_OE L	L_OE H	L_A5					R_A6	R_ <del>OE</del> H	R_OEL	R_I/O13	
G	GND	L_R/W0	L_R/W1	GND						GND	R_RW1	R_R/W0	GND
Н	L_I/O14	L_RWZ	L_R/W3	L_A6						R_A7	R_RW3	R_R/W2	R_I/014
J	L_I/O15	L_I/O16	L_I/O17	L_A7						R_A8	R_l/O17	R_I/O16	R_I/O15
ĸ	L_I/O20	L_I/O19	L_I/O18	GND	L_A10	L_A11	GND	R_A11	R_A10	GND	R_I/O18	R_I/O19	R_I/O20
L	L_I/O21	VCC	L_I/O22	L_A8	L_A9	L_I/O31	R_I/O35	R_I/O34	R_I/O30	R_A9	R_I/022	vcc	R_I/O21
М	L_I/O23	L_I/O24	L_I/O25	L_I/O29	L_I/O30	L_I/O32	L_I/O35	R_I/O33	R_I/O31	R_I/O29	R_I/O25	R_I/O24	R_I/O23
N	GND	L_I/O26	L_I/O27	L_I/O28	GND	L_I/O33	L_I/O34	R_I/O32	GND	R_I/O28	R_I/027	R_I/O26	GND

2819 drw 02

### **PIN NAMES**

Left Port	Right Port	Names		
L_R/₩ 0-3	R_R/ <b>W</b> 0-3	Byte Read/Write Enables		
L_OE L, H	R_OE L, H	Word Output Enables		
L_A 0-11	R_A 0-11	Address Inputs		
L_I/O 0-35	R_I/O 0-35	Data Input/Outputs		
V	cc	Power		
GI	ND	Ground		

## **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
VTERM <sup>(3)</sup>	Terminal Voltage	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-10 to +85	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Іоит	DC Output Current	50	50	mA

#### NOTES:

2819 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Inputs and Vcc terminals only.
- 3. I/O terminals only.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH Input HIGH Voltage		2.2	_	6.0	٧
VIL	Input LOW Voltage	-0.5 <sup>(1)</sup>		0.8	V

#### NOTE:

2819 tbl 03

1.  $V_{IL} \ge -3.0V$  for pulse width less than 20ns.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Amblent Temperature	GND	Vcc
Military	-55°C to +125°C	ov	5.0V ± 10%
Commercial	0°C to +70°C	οv	5.0V ± 10%

2819 tbl 04

### CAPACITANCE TABLE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
C_IN(1)	Input Capacitance (Address)	V_iN = 0V	50	pF
C_IN(2)	Input Capacitance (Data, R/W)	V_IN = 0V	15	pF
C_IN(3)	Input Capacitance (OE)	V_IN = 0V	25	pF
Соит	Output Capacitance (Data)	V_out = 0V	15	pF

#### NOTE

1. This parameter is guaranteed by design but not tested.

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage VIN = GND to Vcc	Vcc = Max.	_	40	μА
lto	Output Leakage OE≥ VIH, VO∪T = GND to Vcc	Vcc = Max.	_	10	μΑ
Vol	Output LOW Voltage	Vcc = Min. lot = 4mA	_	0.4	٧
Vон	Output HIGH Voltage	Vcc = Min. IoH = -4mA	2.4		٧

2819 ttbl 06

### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Icc	Operating Current	Vcc = Max.,		1040	mA
		Outputs Open, f = fMAX <sup>(1)</sup>			
NOTE:					2819 tbl 0

NOTE:

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-3

+5 V 480 Ω DATAOUT- $255\Omega$ 5 pF\*

> \*Including scope and jig. Figure 1. Output Load

(For tCHZ, tCLZ, tOHZ, tOLZ, tWHZ, tOW)

2819 drw 03




Figure 3. Alternate Lumped Capacitive Load, Typical Derating




Figure 2. Alternate Output Load

7.3

<sup>1.</sup> At f=fmax, address and data inputs (except OE) are cycling at the maximum frequency of read cycle of 1/tRC, and using "AC TEST CONDITIONS" of input levels of GND to 3V.

### **AC ELECTRICAL CHARACTERISTICS**


 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7M1014SxxG, 7M1014SxxGB								
		-15	5 <sup>(3)</sup>	-:	20		25	-3	35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	/cle									
tac	Read Cycle Time	15	_	20	_	25		35	_	ns
taa	Address Access Time		15		20		25	_	35	ns
toe	Output Enable Access Time		8		10		12	_	20	ns
tон	Output Hold from Address Change	3		3		3		3	_	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low-Z	0		0		0	-	0		ns
tонz <sup>(1)</sup>	Output Disable to Output in High-Z		7		9		11		15	ns
Write Cy	/cle									•
twc	Write Cycle Time	15	_	20		25		35		ns
taw	Address Valid to End-of-Write	14	_	15		20		30	-	ns
tas	Address Set-Up Time	0	_	0		0		0_		ns
twp	Write Pulse Width	12		15	_	20	_	30		_ns
twr	Write Recovery Time	1		2		2	_	2	_	ns
tow	Data Valid to End-of-Write	10		12		15	_	25		ns
tрн	Data Hold Time	0		0		0	_	0	_	ns
twnz(t)	Write Enable to Output in High-Z		7		9	_	11		15	ns
tow <sup>(1)</sup>	Output Active from End-of-Write	0		0		0		0		ns
twod	Write Pulse to Data Delay		30		40		45		55	ns
todo(1)	Write Data Valid to Read Data Delay		25		30	_	35	_	45	ns

1. This parameter is guaranteed by design but not tested.

Port-to-Port delay through the RAM cells from the writing port to the reading port.
 Commercial specification only.


## TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE)(1,2)




### NOTES:

R/W is HIGH for Read Cycles.
 OE ≤ VIL.

## TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE)(1,2)



### TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY




NOTES:

1. R/W is HIGH for Read Cycles.

2. Adress valid prior to OE transition LOW.

3. This parameter is guaranteed by design but not tested.

## TIMING WAVEFORM OF WRITE CYCLE (EITHER SIDE)(1,2)




#### NOTES:

- 1. R/W is HIGH during all address transitions.
- If OE is LOW during the write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn
  off and data to be placed on the bus for the required tow. If OE is HIGH, this requirement does not apply, and the write pulse
  can be as short as the specified twp.
- 3. This parameter is guaranteed by design but not tested.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.


## 7

### **PACKAGE DIMENSIONS**

TOP VIEW




SIDE VIEW



**BOTTOM VIEW** 

2819 drw 09

#### **ORDERING INFORMATION**



2819 drw 10

## 4K x 36 BICMOS SYNCHRONOUS DUAL-PORT STATIC RAM MODULE

PRELIMINARY IDT7M1024

#### **FEATURES:**

- High-density 4K x 36 Synchronous Dual-Port SRAM module
- · Architecture based on Dual-Port RAM cells
  - Allows full simultaneous access from both ports
- · Synchronous operation
  - 4ns set-up to clock, 1ns hold on all control, data, and address inputs
  - Data input, address, and control registers
  - Fast 15ns clock to data out
  - Self-timed write allows fast write cycle
- · Clock enable feature
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL-compatible

#### **DESCRIPTION:**

The IDT7M1024 is a 4K x 36 bit high-speed synchronous Dual-Port Static RAM module constructed on a co-fired ce-

ramic substrate using four IDT7099 (4K x 9) Dual-Port RAMs. The IDT7M1024 module is designed to be used as a standalone 36-bit Dual-Port Static RAM.


The IDT7M1024 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide very short set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal. An asynchronous output enable is provided to ease asynchronous bus interfacing.

The internal write pulse width is independent of the HIGH and LOW periods of the clock. This allows the shortest possible realized cycle times. Clock enable inputs are provided to stall the operation of the address and data input registers without introducing clock skewfor very fast interleaved memory applications.

The data inputs are gated to control on-chip noise in bussed applications. The user must guarantee that the  $R/\overline{W}$  pins are LOW for at least one clock cycle before any write is attempted. A HIGH on the  $\overline{CE}$  input for one clock cycle will power down the internal circuitry to reduce static power consumption.

The IDT7M1024 module is packaged in a 142-lead ceramic

#### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

SEPTEMBER 1993

### PGA (Pin Grid Array).

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

### PIN CONFIGURATION

	1	2	3	4	5	6	7	8	9	10	11	12	13
Α	GND	L_I/O3	L_I/O2	GND	L_I/O1	L_I/O0	GND	R_I/O0	R_I/O1	GND	R_I/O2	R_I/O3	GND
В	L_I/O4	L_I/O5	L_I/O6	L_A2	L_A1	L_A0	L_CLK	R_A0	R_A1	R_A2	R_I/O6	R_I/O5	R_I/O4
С	L_I/O8	vcc	L_I/07	GND	L_CLKEN L	L_CLKEN H	R_CLK	R_CLKEN H	R_CLKEN L	GND	R_I/07	vcc	R_I/08
D	L_I/O9	L_I/O10	L_I/O11	L_A3	GND			GND	R_A3	R_A4	R_I/O11	R_I/O10	R_I/O9
Е	L_I/O12	L_CEL	L_CEH	L_A4						R_A5	R_CĒH	R_CEL	R_I/O12
F	L_I/O13	L_ŌĒL	L_ <u>OE</u> H	L_A5						R_A6	R_ <del>OE</del> H	R_OEL	R_I/O13
G	GND	L_R/W0	L_R/₩1	GND						GND	R_R/W1	R_R/Wo	GND
Н	L_I/O14	L_R/W2	L_R/₩3	L_A6						R_A7	R_R/W3	R_R/W2	R_I/O14
j	L_I/O15	L_I/O16	L_I/O17	L_A7						R_A8	R_I/O17	R_I/O16	R_I/O15
κ	L_I/O20	L_I/O19	L_I/O18	GND	L_A10	L_A11	GND	R_A11	R_A10	GND	R_I/O18	R_I/O19	R_I/O20
L	L_I/O21	vcc	L_I/O22	L_A8	L_A9	L_I/O31	R_I/O35	R_I/O34	R_I/O30	R_A9	R_I/022	vcc	R_I/O21
м	L_I/O23	L_I/O24	L_I/O25	L_I/O29	L_1/O30	L_I/O32	L_1/O35	R_I/O33	R_I/O31	R_I/O29	R_I/O25	R_I/O24	R_I/O23
N	GND	L_I/O26	L_I/O27	L_I/O28	GND	L_I/O33	L_I/O34	R_I/O32	GND	R_I/O28	R_I/O27	R_I/O26	GND

2809 drw 02

#### **PIN NAMES**

Left Port	Right Port	Names		
L_R/ <b>W</b> 0-з	R_R/ <b>W</b> o-3	Byte Read/Write Enables		
L_ <del>OE</del> L, H	R_OE L, H	Word Output Enables		
L_CE L, H	R_CEL,H	Word Chip Enables		
L_CLKEN L, H	R_CLKEN L, H	Word Clock Enables		
L_CLK	R_CLK	Clock Inputs		
L_A 0-11	R_A 0-11	Address Inputs		
L_I/O 0-35	R_I/O 0-35	Data Input/Outputs		
Vo	cc	Power		
GN	<b>I</b> D	Ground		

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
VTERM <sup>(3)</sup>	Terminal Voltage	-0.5 to Vcc	-0.5 to Vcc	>
Та	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	–65 to +135	ç
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

#### NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-

INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Inputs and Vcc terminals only.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Military	-55°C to +125°C	οV	5.0V ± 10%
Commercial	0°C to +70°C	οV	5.0V ± 10%

2809 tbl 03

### RECOMMENDED DC OPERATING **CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input HIGH Voltage	2.2	_	6.0	٧
VIL	Input LOW Voltage	-0.5(1)	-	0.8	٧

#### NOTE:

1. VIL = -3.0V for pulse width less than 20ns.

2809 tbl 04

### CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN Input Capacitance		VIN = 0V	50	рF
Соит	Output Capacitance	Vout = 0V	15	pF

2809 tbl 05

#### TRUTH TABLES

#### TRUTH TABLE I: READ/WRITE CONTROL (1)

	Inputs									
	Synchronous Asynchronous		Synchronous Asynchi			Synchronous Asynchro			Outputs	
Clk	CE	R/W	ŌĒ	I/O0-35	Mode					
ſ	h	h	Х	High-Z	Deselected, Power Down, Data I/O Disabled					
ſ	h	ī	Х	DATAIN	Deselected, Power Down, Data Input Enabled					
ſ		1	X	DATAIN	Write					
ſ	1	h	L	DATAout	Read					
1	Ī	h	Н	High-Z	Data I/O Disabled					

2809 tbl 06

#### TRUTH TABLE II:

#### CLOCK ENABLE FUNCTION TABLE (1)

	Inputs Register Inputs		er Inputs	Register Outputs		
Operating Mode	Cik	CLKEN	ADDR	DATAIN	ADDR	DATAOUT
Load "1"	F	l	h	h	Н	Н
Load "0"	ſ	I	Į.	j j	L.	L
Hold (do nothing)	ſ	h	х	Х	N/C	N/C
	Х	Н	Х	Х	N/C	N/C

2809 thi 07

<sup>1.</sup> H = HIGH voltage level steady state, h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition, L = LOW voltage level steady state I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition, X = Don't care, N/C = No change

# 7

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $Vcc = 5.0V \pm 10\%$ )

			IDT7N		
Symbol	Parameter	Test Condition	Min.	Max.	Unit
lLi	Input Leakage Current	Vcc = 5.5V, $Vin = 0V$ to $Vcc$	_	40	μΑ
[lLO]	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10	μА
Vol	Output LOW Voltage	IOL = 4mA	_	0.4	٧
Vон	Output HIGH Voltage	Iон = -4mA	2.4		٧

2809 tbl 08

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5V ± 10%)


				IDT7M1024SxxG, IDT7M1024SxxGB								
				-1	5 <sup>(1)</sup>	_	20	i i	25	_	-30	1
Symbol	Parameter	Test Condition	Version	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic	CE ≤ ViL	Mil.	_	I —		1560	_	1480	_	1440	mA
	Operating	Outputs Open							İ			
	Current (Both	$f = fMax^{(2)}$	Com'l.	_	1560	l —	1440	<b>—</b>	1360	—	1360	
	Ports Active)											
ISB1	Standby	L_CE and	Mil.	_	l —	l —	760		680	_	560	mΑ
	Current (Both	R_CE ≥ ViH							1			
	Ports—TTL	$f = fMAX^{(2)}$	Com'l.	_	880	—	720	_	640	_	560	
ĺ	Level Inputs)								_			
ISB2	Standby	L_CE or R_CE ≥ VIH	Mil.	_	l —	l —	1160		1080	—	1000	mA
	Current (One	Active Port							ĺ			
	Port—TTL	Outputs Open,	Com'l.	_	1200		1080	_	1000		1000	
	Level Inputs)	f = fMax <sup>(2)</sup>										
ISB3	Full Standby	Both Ports R_CE	Mil.	_	_	_	80		80	_	80	mA
1	Current (Both	and L_CE ≥ Vcc – 0.2V			1	Ì	<b>\</b>				•	
	Ports—CMOS	VIN ≥ VCC - 0.2V	Com'l.	_	40		40	_	40		40	
	Level Inputs)	or Vin $\leq 0.2V$ , $f = 0^{(3)}$										
ISB4	Full Standby	One Port L_CE or R_CE≥	Mil.		<u> </u>	_	1120	_	1040	_	960	mA
	Current (One	Vcc - 0.2V, Vin ≥ Vcc - 0.2V									ļ	
	Port—CMOS	or Vin ≤ 0.2V, Active Port	Com'l.	_	1160	—	1040	_	960	_	960	
	Level Inputs)	Outputs Open, f = fMax <sup>(2)</sup>										

#### NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tCLK, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 3. f = 0 means no address, clock, or control lines change. Applies only to inputs at CMOS level standby.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 and 3



2909 tbl 10

Figure 1. Output Load




Figure 2. Output Load (for tolz, tolz, tolz, and tolz)

\*Including scope and jig.




Figure 3. Lumped Capacitive Load, Typical Derating

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGE — (READ AND WRITE CYCLE TIMING)


(Commercial:  $Vcc = 5V \pm 10\%$ ,  $Ta = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $Ta = -55^{\circ}C$  to  $+125^{\circ}C$ )

		7M1024SxxG, 7M1024SxxGB								
		-1	5 <sup>(1)</sup>		20	25		-30		
Symbol	Parameter	Min	. Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tclk	Clock Cycle Time	15		20		25		30		ns
tclkh	Clock HIGH Time	6		8		10		12		ns
tCLKL	Clock LOW Time	6		8		10		12		ns
tcqv	Clock HIGH to Output Valid		15		20		25	_	30	ns
trsu	Registered Signal Set-up Time	4		5		6		7		ns
tRHD	Registered Signal Hold Time	1		2		2		2		ns
tсон	Data Output Hold After Clock HIGH	3	_	3		3		3		ns
tcLZ	Clock HIGH to Output Low-Z	2		2		2		2		ns
tcHz	Clock HIGH to Output High-Z	2	7	9	2	12	2	15	ns	
toE	Output Enable to Output Valid		8	_	10		12	_	15	ns
tolz	Output Enable to Output Low-Z	0		0		0	_	0		ns
tonz	Output Disable to Output High-Z		7	_	9	_	11	-	14	ns
tcsu	Clock Enable, Disable Set-up Time	4	_	5		6	<u></u>	7		ns
tCHD	Clock Enable, Disable Hold Time	2		3		3	_	3		ns
Port-to	-Port Delay									
tcwdd	Write Port Clock HIGH to Read Data Delay	_	30		35		45	_	55	ns


NOTE:

1.  $0^{\circ}$ C to +70°C temperature range only.


## TIMING WAVEFORM OF READ CYCLE, EITHER SIDE(1,2)




### TIMING WAVEFORM OF READ CYCLE WITH PORT-TO-PORT DELAY



## TIMING WAVEFORM OF READ-TO-WRITE CYCLE No. 1, CE HIGH(1)




## TIMING WAVEFORM OF READ-TO-WRITE CYCLE NO. 1, $\overline{\text{CE}}$ LOW<sup>(1,2)</sup>




#### NOTES:

- 1. During dead cycle, if CE is LOW, data will be written into array.
- 2. OE LOW throughout.

#### **PACKAGE DIMENSIONS**






**BOTTOM VIEW** 

2809 drw 10

#### ORDERING INFORMATION



2809 drw 11



## 32K/64K x 9 CMOS PARALLEL IN-OUT FIFO MODULE

IDT7M207 IDT7M208

#### **FEATURES:**

- · First-In/First-Out memory module
- 64K x 9 (IDT7M208) or 32K x 9 (IDT7M207)
- · High speed: 20ns (max.) access time
- · Asynchronous and simultaneous read and write
- · Fully expandable: depth and/or width
- MASTER/SLAVE multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and Full warning-flags
- High-performance CMOS technology
- Single 5V (±10%) power supply

#### **DESCRIPTION:**

IDT7M207 and IDT7M208 are FIFO memory modules constructed on a multi-layered ceramic substrate using four IDT7205 (8K x 9) or IDT7206 (16K x 9) FIFOs in leadless chip carriers. Extremely high speeds are achieved in this fashion due to the use of IDT7205/6s fabricated in IDT's high performance CMOS technology. These devices utilize an algorithm

that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags as warnings for data overflow and underflow conditions and expansion logic to allow for unlimited expansion capability in both word size and depth.


The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE  $(\overline{W})$  and READ  $(\overline{R})$  pins. The devices have a read/write cycle time of 20ns (min.) for commercial and 30ns (min.) for military temperature ranges.


The devices utilize a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

IDT's Military FIFO modules have semiconductor components manufactued in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**

#### PIN CONFIGURATION





The IDT logo is a registered trademark of Integrated Device Technology Inc.

#### **PIN NAMES**

Symbol	Parameter
W	WRITE
FL	FIRST LOAD
XI	EXPANSION IN
EF	EMPTY FLAG
Ř	READ
D	DATAIN
XO	EXPANSION OUT
V <sub>cc</sub>	5V
RS	RESET
ā	DATAOUT
FF	FULL FLAG
GND	GROUND

2718 tbl 01

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	ô
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ů
lout	DC Output Current	50	50	mA

NOTE:

#### CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	50	pF
Cout	Output Capacitance	Vout = 0V	50	pF

NOTE:

1. This parameter is guaranteed by design but not tested.

### RECOMMENDED DC **OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vcc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
V <sub>IH</sub> <sup>(1)</sup>	Input High Voltage Commercial	2.0	-	_	V
VIH <sup>(1)</sup>	Input High Voltage Military	2.2			٧
VIL <sup>(2)</sup>	Input Low Voltage Commercial and Military	_		0.8	٧
NOTES:					2718 tbl 04

1. VIH = 2.6V for XI input (commercial)

VIH = 2.8V for XI input (military)

2. 1.5V undershoots are allowed for 10ns once per cycle.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1 & 2

2718 tbl 06

2718 thi 03

#### DC ELECTRICAL CHARACTERISTICS

(  $Vcc = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; and  $-55^{\circ}C$  to  $+125^{\circ}C$ )

		Commercial		Mili		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
LL  <sup>(1)</sup>	Input Leakage Current (Any Input)	5	5	<b>–</b> 40	40	μΑ
loL <sup>(2)</sup>	Output Leakage Current	-40	40	<del>-4</del> 0	40	μА
Vон	Output Logic "1" Voltage IouT = -2mA	2.4	_	2.4	_	V
Vol	Output Logic "0" Voltage IouT = 8mA	<b>–</b>	0.4		0.4	V
ICC1 <sup>(3)</sup>	Average Vcc Power Supply Current	_	560	_	720	mA
ICC2 <sup>(3)</sup>	Average Standby Current ( $\overline{R} = \overline{W} = \overline{RS} = \overline{FL/RT} = V_{IH}$ )		60		80	mA
ICC3 <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)	_	32	_	48	mA

#### NOTES:

- Measurements with 0.4 ≤ V<sub>IN</sub> ≤ V<sub>CC</sub>.
- 2. R ≥ ViH. 0.4 ≤ Vout ≤ Vcc.
- lcc measurements are made with outputs open.

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.




Figure 1. Output Load
\* Includes scope and jig capacitances.

Figure 2. Output Load (for tRLZ, tWLZ, and tRHZ)

### **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5.0V\pm10\%, Ta = 0^{\circ}C \text{ to } +70^{\circ}C \text{ and } -55^{\circ}C \text{ to } +125^{\circ}C)$ 

		-2 (Com'l			25 I Only)	~	30	~	35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency		33.3	_	28.6	_	25	1	22.5	MHz
<b>t</b> RC	Read Cycle Time	30	_	35	-	40	_	45		ns
tA	Access Time		20		25		30	_	35	ns
trr	Read Recovery Time	10	_	10	_	10		10	_	ns
trpw <sup>(1)</sup>	Read Pulse Width	20	_	25	_	30	_	35	_	ns
tRLZ <sup>(2)</sup>	Read Pulse LOW to Data Bus at Low-Z	5	_	5	_	5	_	5	_	ns
twLZ <sup>(2)</sup>	Write Pulse HIGH to Data Bus at Low-Z	. 5	_	5	_	5	_	10	_	ns
tov	Data Valid from Read Pulse HIGH	5	_	5	_	5		5		ns
trhz <sup>(2)</sup>	Read Pulse HIGH to Data Bus at High-Z	-	16	_	20	_	20	_	20	ns
twc	Write Cycle Time	30		35		40	_	45	_	ns
twpw <sup>(1)</sup>	Write Pulse Width	20	_	25	_	30		35	_	ns
twn	Write Recovery Time	10	_	10	_	10	_	10	_	ns
tņs	Data Set-up Time	15	_	18	_	18		20	_	ns
tDH	Data Hold Time	0		0		0		0		ns
trsc	Reset Cycle Time	30	_	35	_	40	_	45	_	ns
trs <sup>(1)</sup>	Reset Pulse Width	20	_	25	_	30		35		ns
trsr	Reset Recovery Time	10		10		10		10		ns
tEFL	Reset to Emtpy Flag LOW	<b> </b>	30	-	35	_	40	-	45	ns
tref	Read LOW to Emtpy Flag LOW	_	23	-	25	_	30	_	35	ns
tRFF	Read HIGH to Full Flag HIGH		23	_	25	_	30		35	ns
twer	Write HIGH to Empty Flag HIGH	-	23		25	_	30		35	ns
twff	Write LOW to Full Flag LOW	<u> </u>	23		25		30		35	ns

#### NOTES

<sup>\*</sup> Includes scope and jig capacitances.

<sup>1.</sup> Pulse widths less than minimum value are not allowed.

<sup>2.</sup> Values guaranteed by design, not currently tested.


### **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5.0V\pm10\%, Ta = 0^{\circ}C \text{ to } +70^{\circ}C \text{ and } -55^{\circ}C \text{ to } +125^{\circ}C)$ 

		-40		~	i0	-60		-70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency	_	20	_	15.4	-	13.3	_	11.6	MHz
trc	Read Cycle Time	50		65	_	75	_	85		ns
tA	Access Time	<u> </u> – _	40	_	50	1	60	1	70	ns
trr	Read Recovery Time	10		15	_	15	_	15	-	ns
tRPW <sup>(1)</sup>	Read Pulse Width	40	_	50	_	60	_	70	-	ns
tRLZ <sup>(2)</sup>	Read Pulse LOW to Data Bus at Low-Z	5		10	_	10	_	10		ns
twLZ <sup>(2)</sup>	Write Pulse HIGH to Data Bus at Low-Z	10	_	15	_	15	_	15	_	ns
tDV	Data Valid from Read Pulse HIGH	5	_	. 5	_	5	_	5	_	ns
trHZ <sup>(2)</sup>	Read Pulse HIGH to Data Bus at High-Z	<b>-</b>	25	_	30	_	30	_	30	ns
twc	Write Cycle Time	50		65	_	75	_	85	_	ns
twpw <sup>(1)</sup>	Write Pulse Width	40	_	50	_	60	_	70	_	ns
twn	Write Recovery Time	10		15	_	15	_	15	_	ns
tDS	Data Set-up Time	20	_	30	-	30	-	30	_	ns
tDH	Data Hold Time	0		5	_	5	_	10	_	ns
trsc	Reset Cycle Time	50		65	-	75	_	85	_	ns
tRS <sup>(1)</sup>	Reset Pulse Width	40		50		60	_	70	_	ns
trsr	Reset Recovery Time	10	_	15	_	15	_	15	_	ns
tEFL	Reset to Emtpy Flag LOW	_	55	_	65		75	_	85	ns
tREF	Read LOW to Emtpy Flag LOW	_	40	_	50	_	60		70	ns
trff	Read HIGH to Full Flag HIGH	_	40		50	_	60	_	70	ns
twer	Write HIGH to Empty Flag HIGH	_	40	_	50	_	60	_	70	ns
twff	Write LOW to Full Flag LOW	<u> </u>	40		50	_	60	_	70	ns
NOTES:									I	2718 tbl 08

- 1. Pulse widths less than minimum value are not allowed
- 2. Values guaranteed by design, not currently tested.


### TIMING WAVEFORM OF RESET CYCLE(1,2)




#### NOTES:

- 1. trsc = trs + trsr
- 2.  $\overline{W}$  and  $\overline{R} = V H$  during RESET.


### TIMING WAVEFORM OF ASYNCHRONOUS WRITE AND READ OPERATION



### TIMING WAVEFORM FOR THE FULL FLAG FROM LAST WRITE TO FIRST READ



### TIMING WAVEFORM FOR THE EMPTY FLAG FROM LAST READ TO FIRST WRITE




7.5

NOTE:

<sup>1.</sup> This parameter is guaranteed by design but not tested.


### TIMING WAVEFORM FOR THE EMPTY FLAG CYCLE



#### NOTE:

1. trpe must be  $\geq$  trpw (min). Refer to Technical Note TN-08 for details on this boundary condition.


### TIMING WAVEFORM FOR THE FULL FLAG CYCLE




#### NOTE:

1. twpr must be ≥ twpw (min). Refer to Technical Note TN-08 for details on this boundary condition.

#### TIMING WAVEFORM OF READ DATA FLOW-THROUGH MODE




#### TIMING WAVEFORM OF WRITE DATA FLOW-THROUGH MODE




## DEPTH/WIDTH EXPANSION & DATA FLOW-THROUGH MODES:

For more details on expanding FIFO modules in depth and/or width, please refer to the IDT7205 or IDT7206 data sheets. For more details on data flow-through modes (read data fall through and write data fall-through), please refer to the IDT7205 or IDT7206 data sheets.

#### PACKAGE DIMENSIONS



#### ORDERING INFORMATION



2718 drw 14



## 1M x 32 **CMOS STATIC RAM MODULE**

PDo-GND PD1 -NC

PD2-GND

PD3-NC

**PRELIMINARY IDT7MP4120** 

#### **FEATURES**

- · High-density 4MB Static RAM module
- Low profile 72-pin ZIP (Zig-zag In-line vertical Package) or 72-pin SIMM (Single In-line Memory Module)
- Fast access time: 20ns (max.)
- · Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V (±10%) power supply
- · Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible

#### PIN CONFIGURATION(1)

NC PD3 PD0 I/O0 I/O1 I/O2 I/O3 Vcc A7 A8 A9 I/O4 I/O5	2 4 6 8 10 12 14 16 18 20 22 24 26	1 3 5 7 9 11 13 15 17 19 21 23 25 27	NC PD2 GND PD1 I/O8 I/O9 I/O10 I/O11 A0 A1 A2 I/O12 I/O13 I/O14
1/06	28	29	1/015
1/07	30		
WE	32	31	GND
A14	34	33	A15
CS <sub>1</sub>	36	35	CS <sub>2</sub>
CS3 A16 GND I/O16 I/O17 I/O18 A10 A11 A12 A13 I/O20 I/O21 I/O22 I/O23 GND A19 NC	38 40 42 44 46 48 50 52 54 56 60 62 64 66 68 70 72	37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71	CS4 A17 OE I/O24 I/O25 I/O26 I/O27 A3 A4 A5 VCC A6 I/O28 I/O28 I/O30 I/O31 A18 NC

ZIP, SIMM TOP VIEW

#### NOTE:

1. Pins 3, 4, 6 and 7 (PDo, PD1, PD2 and PD3 respectively) are read by the user to determine the density of the module. If PDo reads GND, PD1 reads NC, PD2 reads GND and PD3 reads NC, then the module has a 1 M depth.

The IDT logo is a registered trademark of Integrated Device Technology Inc.

#### DESCRIPTION


The IDT7MP4120 is a 1M x 32 Static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 1M x 4 Static RAMs in plastic packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. The IDT7MP4120 is available with access time as fast as 20ns with minimal power consumption.

The IDT7MP4120 is packaged in a 72-pin FR-4 ZIP (Zigzag In-line vertical Package) or a 72-pin SIMM (Single In-line Memory Module). The ZIP configuration allows 72 pins to be placed on a package 4.05" long and 0.365" wide. At only 0.60" high, this low-profile package is ideal for systems with minimum board spacing while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4120 are TTL-compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Four identification pins (PDo, PD1, PD2 and PD3) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PDo, PD1, PD2 and PD3 to determine a 1M depth.

#### **FUNCTIONAL BLOCK DIAGRAM**



3019 drw 02

#### **PIN NAMES**

I/O0-I/O31	Data Inputs/Outputs	
A0-A19	Addresses	
CS1-CS4	Chip Selects	
WE	Write Enable	
ŌĒ	Output Enable	
PD0-PD3	Depth Identification	
Vcc	Power	
GND	Ground	
NC	No Connect	

3019 tbl 01

#### COMMERCIAL TEMPERATURE RANGE

3019 drw 01

## 7

#### CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CI/O	Data I/O Capacitance	V(IN) = 0V	15	pF
CIN1	Input Capacitance (Address)	V(IN) = 0V	60	pF
CIN2	Input Capacitance (WE, OE)	V(IN) = 0V	75	pF
Сімз	Input Capacitance (CS)	V(1N) = 0V	20	pF

#### NOTE:

1. This parameter is guaranteed by design but not tested.

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

#### NOTE:

1. VIL (min) = -1.5V for pulse width less than 10ns.

### **TRUTH TABLE**

CS	ŌĒ	E	Output	Power
Н	Х	Χ	High-Z	Standby
L	L	Η	DATAout	Active
L	Х	L	DATAIN	Active
L	Н	Н	High-Z	Active
	+	H X L L	H X X L L H L X L	H         X         X         High-Z           L         L         H         DATAOUT           L         X         L         DATAIN

### 3019 tbl 02 ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

#### NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	OV	5.0V ± 10%

3019 tbl 04

3019 tbl 03

### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
[ILI]	Input Leakage (Address and Control)	Vcc = Max.; Vin = GND to Vcc	_	80	μА
lu	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc		10	μΑ
lLO	Output Leakage	Vcc = Max.; $\overline{\text{CS}}$ = VIH, VouT = GND to Vcc		10	μА
Vol	Output LOW	Vcc = Min., lot = 8mA		0.4	٧
Vон	Output HIGH	Vcc = Min., IoH = -4mA	2.4	_	V
					3019 ti

\_\_\_\_


3019 tbl 06

Symbol	Parameter	Test Conditions	7MP4120 Max.	Unit
Icc	Dynamic Operating Current	f = fmax; CS = ViL Vcc = Max.; Output Open	1280	mA
IsB	Standby Supply Current	CS ≥ VIH, Vcc = Max. Outputs Open, f = fмax	480	mA
ISB1	Full Standby Supply Current	CS ≥ Vcc - 0.2V; f = 0 Vin > Vcc - 0.2V or < 0.2V	120	mA

# **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2769 tbl 09



3019 drw 03

3019 drw 04

\*Includes scope and jig.

Figure 1. Output Load

Figure 2. Output Load (for tolz,tohz, tchz, tclz, twhz, tow)

# **AC ELECTRICAL CHARACTERISTICS**


 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MP4120SxxZ, 7MP4120SxxM		VI				
		-2	0	;	25	-3	35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle							
tric	Read Cycle Time	20	_	25		35	_	ns
taa	Address Access Time		20	_	25		35	ns
tacs	Chip Select Access Time	_	20	_	25	-	35	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	3	_	3	_	3		ns
toe	Output Enable to Output Valid		12	-	15	_	18	ns
tolz <sup>(1)</sup>	Output Enable to Output in Low-Z	0	_	0	_	0		ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z	_	10	1	12	-	18	ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z	1	10	1	12	1	18	ns
tон	Output Hold from Address Change	3	_	3	-	3	_	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0		0	-	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		20	-	25		35	ns
Write Cy	cle							
twc	Write Cycle Time	20		25		35		ns
tcw	Chip Select to End-of-Write	17	_	20		30		ns
taw	Address Valid to End-of-Write	17		20	_	30		ns
tas	Address Set-up Time	0		0		0	_	ns
twp	Write Pulse Width	15		20	_	30	_	ns
twn	Write Recovery Time	_ 3	-	3	-	_ 3	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High-Z		10		15		20	ns
tow	Data to Write Time Overlap	12		15	_	20	_	ns
tDH	Data Hold from Write Time	0		0	_	0	_	ns
tow <sup>(1)</sup>	Output Active from End-of-Write	0	_	0	_	0	_	ns


NOTE:

<sup>1.</sup> This parameter is guaranteed by design, but not tested.


### TIMING WAVEFORM OF READ CYCLE NO. 1(1)



# TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>



#### TIMING WAVEFORM OF READ CYCLE NO. 3(1,3,4)




3019 drw 07

#### NOTES:


- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected.  $\overline{CS} = V_{IL}$
- 3. Address valid prior to or coincident with CS transition LOW.
- 4.  $\overline{OE} = VIL.$
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

7.6 5

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED) (1, 2, 3, 7)




# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED) (1, 2, 3, 5)




- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twe) of a LOW \overlap (\overlap \overlap at \overl
- During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested. If  $\overrightarrow{OE}$  is LOW during a  $\overrightarrow{WE}$  controlled write cycle, the write pulse width must be the larger of twp or (twHz + tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

#### **PACKAGE DIMENSIONS**




3019 drw 10

### SIMM VERSION



### **ORDERING INFORMATION**





# 256K x 32 **BICMOS/CMOS STATIC RAM** MODULE

#### FEATURES:

- · High density 8 megabit static RAM module
- · Low profile 64 pin ZIP (Zig-zag In-line vertical Package) or 64 pin SIMM (Single In-line Memory Module)
- · Ultra fast access time: 10ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible

#### PIN CONFIGURATION(1)

		1
-	1	GND
PD <sub>0</sub>	2 3	PD <sub>1</sub> PD <sub>0</sub> – GND
1/00	4 5	I/O8 PD1 – GND
I/O <sub>1</sub>	6 7	1/09
1/02	8 9	I/O <sub>10</sub>
I/O3	<sup>10</sup> 11	1/011
Vcc	12 13	<b>A</b> 0
<b>A</b> 7	14 15	A1
<b>A</b> 8	<sup>16</sup> 17	A2
<b>A</b> 9	18 19	I/O <sub>12</sub>
I/O <sub>4</sub>	20 21	I/O13
I/O <sub>5</sub>	22 23	I/O14
I/O <sub>6</sub>	24 25	I/O15
1/07	26 27	GND
WE	28 29	A15
A14	30 31	i <del>cs</del> ₂
CS <sub>1</sub>	32 ZIP, SIMM	002
	TOP VIEW 33	<del>CS</del> ₄
CS₃	34 35	A17
A16	36	<u> </u>
GND	38	1/024
I/O <sub>16</sub>	40	1/025
1/017	42	I/O26
I/O <sub>18</sub>	44 45	1/027
I/O19	46	1/02/ A3
<b>A</b> 10	48	A3 A4
A11	50	A5
A12	52 53	Vcc
<b>A</b> 13	54	A <sub>6</sub>
I/O <sub>20</sub>	56 57	I/O28
1/021	58 59	I/O28 I/O29
1/022	60 61	I/O30
I/O23	62 63	I/O30 I/O31
GND	64	1/031
	L	2703 drw 01

#### NOTE:

The IDT logo is a registered trademark of Integrated Device Technology Inc.

#### **DESCRIPTION:**


The IDT7MP4045 is a 256K x 32 static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 256K x 4 static RAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. Extremely fast speeds can be achieved due to the use of 1 megabit static RAMs fabricated in IDT's high performance, high reliability technology. The IDT7MP4045 is available with access time as fast as 10ns with minimal power consumption.

The IDT7MP4045 is packaged in a 64 pin FR-4 ZIP (Zigzag In-line vertical Package) or a 64 pin SIMM (Single In-line Memory Module). The ZIP configuration allows 64 pins to be placed on a package 3.65 inches long and 0.35 inches wide. At only 0.60 inches high, this low profile package is ideal for systems with minimum board spacing while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4045 are TTL-compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Two identification pins (PD0 and PD1) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD0 and PD1 to determine a 256K depth.

#### FUNCTIONAL BLOCK DIAGRAM



#### **PIN NAMES**

I/O0-31	Data Inputs/Outputs	
A0-17	Addresses	
CS14	Chip Selects	
WE	Write Enable	
ŌĒ	Output Enable	
PD0-1	Depth Identification	
Vcc	Power	
GND	Ground	

<sup>1.</sup> Pins 2 and 3 (PDo and PD1) are read by the user to determine the density of the module. If PDo reads GND and PD1 reads GND, then the module had a 256K depth.

# 7

#### **CAPACITANCE** (TA = $\pm 25^{\circ}$ C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN(C)	Input Capacitance (CS)	V(IN) = 0V	20	pF
CIN(A)	Input Capacitance (Address & Control)	V(IN) = 0V	70	pF
CI/O	I/O Capacitance	V(OUT) = 0V	12	pF

#### NOTE:

#### 2703 tbl 02

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

#### NOTE:

#### 2703 tbl 03

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥V	5.0V ± 10%

2703 tbl 04

#### TRUTH TABLE

Mode	CS	ŌĒ	WE	Output	Power
Standby	Н	Х	Х	High-Z	Standby
Read	L	L	Н	DATAOUT	Active
Write	L	Х	L	DATAIN	Active
Read	L	Ι	Η	High-Z	Active

2703 tbl 05

2703 tbl 06

#### **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE:

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
[ILI]	Input Leakage (Address and Control)	Vcc = Max.; Vin = GND to Vcc	_	80	μА
jiuj	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc	<u> </u>	10	μА
luo	Output Leakage	Vcc = Max.; CS = ViH, Vout = GND to Vcc		10	μА
Vol	Output LOW	Vcc = Min., IoL = 8mA		0.4	V
Vон	Output HIGH	Vcc = Min., IoH = -4mA	2.4		V

2703 tbl 07

Symbol	Parameter	Test Conditions	10ns - 17ns <sup>(1)</sup> Max.	20ns - 35ns Max.	Unit
Icc	Dynamic Operating Current	f = fMAX;	1600	1360	mA
ISB	Standby Supply Current	CS ≥ VIH, VCC = Max. Outputs Open, f = fMAX	480	480	mA
ISB1	Full Standby Supply Current	$\overline{\text{CS}} \ge \text{Vcc} - 0.2\text{V}; f = 0$ VIN > Vcc - 0.2V or < 0.2V	320	120	mA

#### NOTE:

<sup>1.</sup> This parameter is guaranteed by design but not tested.

<sup>1.</sup>  $V_{IL}$  (min) = -1.5V for pulse width less than 10ns.

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> Preliminary specifications only.

# **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-4




Figure 1. Output Load

Figure 2. Output Load (for tolz, tohz, tchz, tclz, twhz, tow)




Figure 3. Alternate Output Load




Figure 4. Alternate Lumped Capacitive Load, **Typical Derating** 

# **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

				7MP	4045SAxx	Z, 7MP40	045SAxxI	Л		
			-10 <sup>(2)</sup>	-1	2 <sup>(2)</sup>	-15	(2)	-17	7 <sup>(2)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle									
trc	Read Cycle Time	10		12		. 15		17		ns
taa	Address Access Time	_	10	_	12		15	_	17	ns
tacs	Chip Select Access Time	_	10	_	12	_	15	_	17	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	2	_	2	_	2	. —	2		ns
toE	Output Enable to Output Valid	_	5	_	7		8		9	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0	_	0	_	0	_	0	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	6	_	7		8		9	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z		6	_	7	_	8	_	9	ns
tон	Output Hold from Address Change	3		3	-	3	_	3	_	ns
Write Cy	cle	•				-				
twc	Write Cycle Time	10	_	12	_	15	-	17	_	ns
tcw	Chip Select to End of Write	8	_	10	_	12	_	14	_	ns
taw	Address Valid to End of Write	8	_	10	_	12	_	14	_	ns
tas	Address Set-up Time	0		0	_	0		0	_	ns
twp	Write Pulse Width	8	_	10	_	12	_	14	_	ns
twr	Write Recovery Time	1	_	1	_	1	_	1	_	ns
twnz <sup>(1)</sup>	Write Enable to Output in High Z		5	_	6	_	7		8	ns
tow	Data to Write Time Overlap	6		7	_	8		9	_	ns
tDH	Data Hold from Write Time	1	_	1	_	1	_	1	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	1		1		1	_	1	_	ns
OTES:		•		· · · · · · · · · · · · · · · · · · ·						2703 tb

This parameter is guaranteed by design, but not tested.
 Preliminary specifications only.

#### **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 


		7MP4045SxxZ, 7MP4045SxxM							
		-2	0		25		35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Read Cyc	ele								
trc	Read Cycle Time	20		25		35	, <del>-</del>	ns	
taa	Address Access Time		20	_	25	_	35	ns	
tacs	Chip Select Access Time	_	20	_	25	_	35	ns	
tcLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	5		5		5	_	ns	
<b>t</b> OE	Output Enable to Output Valid		10		12		18	ns	
toLZ <sup>(1)</sup>	Output Enable to Output in Low-Z	0	_	0		0	_	ns	
tcHz <sup>(1)</sup>	Chip Deselect to Output in High-Z	ı	10	Ī	12	_	18	ns	
tonz <sup>(1)</sup>	Output Disable to Output in High-Z	1	10	1	- 10		10	ns	
tон	Output Hold from Address Change	3	_	თ	_	5	-	ns	
t <sub>PU</sub> (1)	Chip Select to Power-Up Time	0	_	0	_	0	-	ns	
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		20	1	25	_	35	ns	
Write Cyc	ele								
twc	Write Cycle Time	20	_	25	_	35	_	ns	
tcw	Chip Select to End-of-Write	15		20	-	30	1	ns	
taw	Address Valid to End-of-Write	15	_	20	1	30	1	ns	
tas	Address Set-up Time	0		0		0		ns	
twp	Write Pulse Width	15	_	20	-	30	1	ns	
twn	Write Recovery Time	0	_	0	_	0		ns	
twnz <sup>(1)</sup>	Write Enable to Output in High-Z	_	13	_	15	_	20	ns	
tow	Data to Write Time Overlap	12_	_	15		20		ns	
<b>t</b> DH	Data Hold from Write Time	0	_	0		0	_	ns	
tow <sup>(1)</sup>	Output Active from End-of-Write	0	_	0	_	0	_	ns	

NOTES:


1. This parameter is guaranteed by design, but not tested.

# 7


# TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



# TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>



# TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1,3,4)</sup>




2703 drw 06


#### NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected.  $\overline{CS} = V_{1L}$
- 3. Address valid prior to or coincident with CS transition LOW.
- 4. OE = VIL.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED) (1, 2, 3, 7)




# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED) (1, 2, 3, 5)




#### NOTES:


- 1. WE or CS must be HIGH during all address transitions.
- A write occurs during the overlap (twp) of a LOW Sand a LOW WE.
   twn is measured from the earlier of Sor WE going HIGH to the end of write cycle.
- During this period, I/O pins are in the output state, and input signals must not be applied.
- If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of two or (twHz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

# PACKAGE DIMENSIONS ZIP VERSION



#### SIMM VERSION






2703 drw 13

2703 drw 12

#### **ORDERING INFORMATION**





# 32K x 32 128K x 32 CMOS STATIC RAM MODULES

IDT7M4003 IDT7M4013

#### **FEATURES**

- High-density 1Mb/4Mb CMOS Static RAM modules
- Footprint compatible module upgrades to the next higher density with relative ease
- · Fast access times:

7M4003 - 30ns (max.) commercial

7M4003 — 30ns (max.) military

7M4013 — 15ns (max.) commercial

7M4013 — 25ns (max.) military

- · Low-power CMOS operation
- Surface mounted LCC or SOJ components on a multilayered cofired ceramic substrate
- Offered in a 66-pin "PGA-type" HIP (Hex In-line Package)
- Single 5V (±10%) power supply
- · Multiple ground pins for maximum noise immunity
- · Inputs and outputs directly TTL-compatible

#### DESCRIPTION


The IDT7M4003/4013 are high-speed, high-density 1Mb/ 4Mb CMOS Static RAM modules constructed on a multilayer cofired ceramic substrate using either 32K x 8 or 128K x 8 SRAM components.

The IDT7M4003/4013 is available with access times as fast as 15ns over the commercial temperature range and 25ns over the military temperature range.

This family of IDT modules are offered in a 66-pin, ceramic HIP (Hex In-line Package). This HIP package is similar to a PGA and allows the designer to fit 1Mb/4Mb of memory into a minimum amount of board space.

All IDT military modules are assembled with semiconductor components compliant with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**



2711 drw 01

The IDT logo is a registered trademark and Flexi-Pak is a trademark of Integrated Device Technology, Inc.

#### PIN CONFIGURATION(1)

I/O 8	$\overline{WE}_1$	I/O 15	●1	● 12	●23	34 ●	45 ●	56 ●	I/O 24	Vcc	I/O 31
1/09	CS <sub>1</sub>	I/O 14	●2	●13	●24	35 ●	46 ●	57 ●	I/O 25	CS3	I/O 30
I/O 10	GND	I/O 13	●3	●14	●25	36 ●	47 ●	58 ●	I/O 26	WE <sub>3</sub>	I/O 29
<b>A</b> 13	I/O 11	I/O 12	●4	●15	●26	37 •	48 ●	59 ●	<b>A</b> 6	I/O 27	I/O 28
A14	<b>A</b> 10	ŌĒ	●5	●16	●27	38 •	49 ●	60 ●	<b>A</b> 7	Αз	<b>A</b> 0
A 15	A 11	GND	●6	● 17	●28	39 •	50 ●	61 ●	GND	A 4	<b>A</b> 1
<b>A</b> 16	A12	$\overline{WE}$ $\circ$	●7	● 18	●29	40 ●	51 ●	62 ●	<b>A</b> 8	<b>A</b> 5	A2
GND	Vcc	1/0 7	●8	●19	●30	41 <b>•</b>	52 ●	63 ●	<b>A</b> 9	WE 2	I/O 23
I/O o	CS∘	I/O 6	●9	●20	●31	42 ●	53 👁	64 ●	I/O 16	CS <sub>2</sub>	I/O 22
1/01	GND	I/O 5	● 10	●21	●32	43 ●	54 ●	65 ●	I/O 17	GND	I/O 21
I/O 2	I/O 3	I/O 4	●11	●22	●33	44 🌑	55 ●	66 ●	I/O 18	I/O 19	I/O 20

HIP **TOP VIEW**  2711 drw 02

1. For the IDT7M4003 (32K x 32) version, pins 6 and 7 are no connects.

#### **PIN NAMES**

Name	Description
I/O0-31	Data Inputs/Outputs
A0-16	Address Inputs
<b>WE</b> 0-3	Write Enables
CS0-3	Chip Selects
ŌĒ	Output Enable
Vcc	Power Supply
GND	Ground

2711 tbl 01

2711 tbl 02

# **CAPACITANCE**<sup>(1)</sup> (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN <sup>(1)</sup>	Input Capacitance (DATA, CS, WE)	VIN = 0V	12	pF
CIN <sup>(2)</sup>	Input Capacitance (ADDRESS, OE)	VIN = 0V	50	pF
Соит	Output Capacitance	Vout = 0V	12	pF

NOTE:

#### TRUTH TABLE

Mode	cs	ŌĒ	WE	Output	Power
Standby	Н	Х	X	High-Z	Standby
Read	L	L	Н	DATAOUT	Active
Read	L	Н	Н	High-Z	Active
Write	L	Х	L	DATAIN	Active

2711 tbl 03

# **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ů
Іоит	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input HIGH Voltage	2.2		6.0	٧
VIL	Input LOW Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

1.  $V_{IL} = -3.0V$  for pulse width less than 20ns.

2711 tbl 05

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Ambient Temperature	GND	Vcc
-55°C to +125°C	ov	5.0V ± 10%
0°C to +70°C	0V	5.0V ± 10%
	Temperature -55°C to +125°C	Temperature         GND           −55°C to +125°C         0V

<sup>1.</sup> This parameter is guaranteed by design, but not tested.

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max. <sup>(1)</sup>	Max.(2)	Unit
lu	Input Leakage Current (Address, OE)	Vcc = Max., Vin = GND to Vcc	_	20	40	μА
lini	Input Leakage Current (Data, CS, WE)	Vcc = Max., Vin = GND to Vcc		5	10	μА
[Ito]	Output Leakage Current	Vcc = Max. CS = VIH, Vout = GND to Vcc	_	5	10	μА
Icc	Dynamic Operating Current	Vcc = Max., <del>CS</del> ≤ V <sub>IL</sub> f = fмax, Output Open	_	720	800	mA
IsB	Standby Supply Curent	Vcc = Max., <del>CS</del> ≥ V <sub>I</sub> H f = fMax, Output Open	_	160	240	mA
ISB1	Full Standby Supply Current	<del>CS</del> ≥ Vcc −0.2V Vin > Vcc −0.2V or < 0.2V		60	80	mA
Vol	Output LOW Voltage	Vcc = Min., IOL = 8mA		0.4	0.4	V
Vон	Output HIGH Voltage	Vcc = Min., IoH = -4mA	2.4	_		V

#### NOTES


- 1. For TA = 0°C to +70°C versions only.
- 2. For Ta = -55°C to +125°C versions only.

# 2711 tbl 07

#### **AC TEST CONDITIONS**


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2711 tbl 07



\*Including scope and jig

Figure 1. Output Load



\*Including scope and jig

Figure 2. Output Load (for tcLz, toLz, tcHz, toHz, toW, tWHz)

7

# **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		-15 <sup>(2)</sup>			-17 <sup>(2)</sup>		-20 <sup>(2)</sup>		-25		-30	
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE											
tRC	Read Cycle Time	15		17		20		25		30		ns
taa	Address Access Time		15		17		_20		25	_	30	ns
tacs	Chip Select Access Time		15		17		20		25	_	30	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	5		5		5		5		5	_	ns
tOE	Output Enable to Output Valid		10		11	_	12		13		15	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low-Z	0	-	0	ı	0		2	_	2		ns
tcHz <sup>(1)</sup>	Chip Deselect to Output in High-Z	_	6		7		8		12	_	15	ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z		6	_	7		7	_	12	_	13	ns
tон	Output Hold from Address Change	3	_	3	_	3		3		3		ns
WRITE C	/CLE											
twc	Write Cycle Time	15	  - 	17		20	1	25		30	_	ns
tcw	Chip Select to End-of-Write	12	1	13		15		20		25	_	ns
taw	Address Valid to End-of-Write	12	_	13	I	15	1	20	_	25	1	ns
tas	Address Set-up Time	0		0	_	0	-	0	_	0	_	ns
twp	Write Pulse Width	12		13	_	15		20		23	_	ns
twn	Write Recovery Time	0	_	0		0	-	0		0	_	ns
twnz <sup>(1)</sup>	Write Enable to Ouput in High-Z	1	6		8		9	_	12		13	ns
tow	Data to Write Time Overlap	8	_	8	-	9		13		15		ns
tDH	Data Hold from Write Time	0		0	_	0		3		3	_	ns
tow <sup>(1)</sup>	Output Active from End-of-Write	0		0	_	0		5		5		ns

#### NOTES:

This parameter is guaranteed by design, but not tested.
 Preliminary specification only.

# **AC ELECTRICAL CHARACTERISTICS**


 $(Vcc = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			35	-40		-50		-60		
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE									
trc	Read Cycle Time	35	_	40		50		60		ns
taa	Address Access Time	_	35		40		50	_	60	ns
tacs	Chip Select Access Time	_	35		40	_	50		60	ns
tclz <sup>(1)</sup>	Chip Select to Output in Low-Z	5		_ 5	_	5		5	_	ns
toE	Output Enable to Output Valid	_	20	_	25	_	30		30	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low-Z	2		5		5	_	5		ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z	_	17	_	20		20		25	ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z	_	15		20	1	20	_	25	ns
tон	Output Hold from Address Change	5	-	5		5	- 1	5	_	ns
WRITE C	YCLE									
twc	Write Cycle Time	35		40	_	50	-	60		ns
tcw	Chip Select to End-of-Write	30	1	35	_	45	-	55	_	ns
taw	Address Valid to End-of-Write	30	-	35	1	45	1	55	-	ns
tas	Address Set-up Time	0	_	2		2	_	5		ns
twp	Write Pulse Width	25	-	30		40	1	50	_	ns
twn	Write Recovery Time	0	_	0	_	0	_	0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Ouput in High-Z		17		20	-	20		25	ns
tow	Data to Write Time Overlap	16	_	16		25	_	30	_	ns
tDH	Data Hold from Write Time	3	_	3		5	. 1	5	_	ns
tow <sup>(1)</sup>	Output Active from End-of-Write	5	_	5	_	5	_	5	_	ns

#### NOTE:


1. This parameter is guaranteed by design, but not tested.

#### TIMING WAVEFORM OF READ CYCLE NO. 1(1)




#### 2711 drw 05

#### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>



# TIMING WAVEFORM OF READ CYCLE NO. 3(1, 3, 4)




#### NOTES:


- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, S = Vil..

  3. Address valid prior to or coincident with S transition LOW.
- 4. OE = VIL.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)(1, 2, 3, 7)




# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED)(1, 2, 3, 5)




#### NOTES:

- WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW CS and a LOW WE
- 3. two is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going HIGHh to the end of write cycle. 4. During this period, I/O pins are in the output state, input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
  7. If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of twp or (twHz + tow) to allow the I/O drivers to turn off data and to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during an  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


# PACKAGE DIMENSIONS 7M4003SxxCHx




#### 7M4013SxxCHx



#### 7M4013SxxNH



#### ORDERING INFORMATION



<sup>\*</sup> NH - This package option is only available on the IDT7M4013 version.

2711 drw 13



# 64K x 32 CMOS STATIC RAM MODULE

**IDT7MP4036** 

#### **FEATURES:**

- · High-density 2MB Static RAM module
- Low profile 64-pin ZIP (Zig-zag In-line vertical Package) or 64-pin SIMM (Single In-line Memory Module)
- · Ultra fast access time: 12ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL-compatible

#### PIN CONFIGURATION(1)

		1	
	1	GND	DD ODEN
_	3	PD <sub>1</sub>	PDo -OPEN
	5	I/O8	PD1 – GND
-	7	1/09	
l -	9	1/010	
	11	1/011	
	13	Αo	
	15	A <sub>1</sub>	
16	17		
18	19		
20	21		
22	23		
24			
26			
28			
30			
32	51	U32	
	33	<u> </u>	
34			
36			
38			
40			
42			
44			
46			
48			
50			
52			
54			
56			
58			
60			
62	61		
64	63	I/O31	
		26	82 drw 02
	20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 66 60 62	2 3 4 5 6 7 8 9 110 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 34 33 36 35 38 37 40 39 42 41 44 43 46 45 47 48 49 52 51 54 55 56 55 58 57 60 69 62 61	2 3 PD1 4 5 1/O8 6 7 1/O9 8 9 1/O10 10 11 1/O11 12 13 A0 14 15 A1 16 17 A2 18 19 1/O12 20 21 1/O13 24 23 1/O14 25 27 GND 28 29 A15 30 31 CS2 34 33 CS4 36 35 NC 38 37 OE 40 39 1/O24 41 1/O25 44 43 1/O25 44 43 1/O25 45 1/O27 48 47 A3 50 49 A4 52 51 A5 54 53 VCC 56 55 A6 57 1/O28 59 1/O29 64 63 1/O30

ZIP, SIMM TOP VIEW

#### NOTE:

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

#### **DESCRIPTION:**


The IDT7MP4036 is a 64K x 32 Static RAM module constructed on an epoxy laminate (FR-4) substrate using eight 64K x 4 StaticRAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. Extremely fast speeds can be achieved due to the use of 256K StaticRAMs fabricated in IDT's high-performance, high-reliability CMOS technology. The IDT7MP4036 is available with access time as fast as 12ns with minimal power consumption.

The IDT7MP4036 is packaged in a 64-pin FR-4 ZIP (Zigzag In-line vertical Package) or a 64-pin SIMM (Single In-line Memory Module). The ZIP configuration allows 64 pins to be placed on a package 3.65 inches long and 0.35 inches wide. At only 0.50 inches high, this low-profile package is ideal for systems with minimum board spacing, while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4036 are TTL-compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Two identification pins (PDo and PD1) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PDo and PD1 to determine a 64K depth.

### **FUNCTIONAL BLOCK DIAGRAM**



#### **PIN NAMES**

I/O0-31	Data Inputs/Outputs
A0-15	Addresses
CS₁–₄	Chip Selects
WE	Write Enable
ŌĒ	Output Enable
PD0-1	Depth Identification
Vcc	Power
GND	Ground
NC	No Connect

Pins 2 and 3 (PD<sub>0</sub> and PD<sub>1</sub>) are read by the user to determine the density
of the module. If PD<sub>0</sub> reads Open and PD<sub>1</sub> reads GND, then the module
had a 64K depth.

# 7

#### **CAPACITANCE** (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN(D)	Input Capacitance (Data)	V(IN) = 0V	15	pF
CIN(A)	Input Capacitance (Address & Control)	V(IN) = 0V	70	pF
Соит	Output Capacitance	V(OUT) = 0V	15	pF

#### NOTE:

#### 2682 tbl 02

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH <sup>(2)</sup>	Input High Voltage	2.2		6.0	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	V

#### NOTES:

- 1.  $V_{IL}$  (min) = -1.5V for pulse width less than 10ns.
- 2. I/O pins must not exceed Vcc +0.5V.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	ov	5.0V ± 10%

2682 tbl 04

2682 tbl 03

#### TRUTH TABLE

Mode	CS	ŌĒ	WE	Output	Power
Standby	Н	Х	Х	High-Z	Standby
Read	L	٦	Ι	DATAout	Active
Write	L	Х	L	DATAIN	Active
Read	L	Н	H	High-Z	Active

2682 tbl 05

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit	
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧	
TA	Operating Temperature	0 to +70	∘c	
TBIAS	Temperature Under Bias	-10 to +85	°C	
TsTG	Storage Temperature	-55 to +125	°C	
lout	DC Output Current	50	mA	

#### NOTES:

2682 tbl 06

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. I/O pins must not exceed Vcc +0.5V.

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage (Address and Control)	Vcc = Max.; Vin = GND to Vcc	_	80	μА
Iu	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc	_	10	μА
llo	Output Leakage	Vcc = Max.; $\overline{\text{CS}}$ = ViH, VouT = GND to Vcc	_	10	μА
Vol	Output LOW	Vcc = Min., IoL = 8mA	_	0.4	V
Vон	Output HIGH	Vcc = Min., IoH = -4mA	2.4	_	٧

2682 tbl 07


Symbol	Parameter	Test Conditions	Max.	Unit
lcc	Dynamic Operating Current	f = fmax; <del>CS</del> = V <sub>IL</sub> Vcc = Max.; Output Open	1280	mA
İSB	Standby Supply Current	CS ≥ VIH, Vcc = Max. Outputs Open, f = fмax	320	mA
ISB1	Full Standby Supply Current	$\overline{CS} \ge Vcc - 0.2V$ ; f = 0 Vin > Vcc - 0.2V or < 0.2V	240	mA

<sup>1.</sup> This parameter is guaranteed by design but not tested.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2

2682 tbl 09



\*incluces scope and jig.

### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			7MP4036SxxZ, 7MP4036SxxM					
		-12	2 <sup>(2)</sup>		15	-1	7	]
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle							
trc	Read Cycle Time	12		15		17		ns
taa	Address Access Time	<u> </u>	12		15		17	ns
tacs	Chip Select Access Time	<u> </u>	12		15 .	<u> </u>	17	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	2	<u> </u>	2		2		ns_
toe	Output Enable to Output Valid		7	_	9		10	ns
tolz <sup>(1)</sup>	Output Enable to Output in Low-Z	0		0		0		ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z	_	7		8		10	ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z	_	7	_	8		9	ns
tон	Output Hold from Address Change	3		3	_	3		ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0		0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		12	_	15		17	ns
Write Cy	cle	-						
twc	Write Cycle Time	12		15	-	17	1	ns
tcw	Chip Select to End-of-Write	10	_	12		14	-	ns
taw	Address Valid to End-of-Write	11		13	1	15	1	ns
tas	Address Set-up Time	1	_	1		1	_	ns
twp	Write Pulse Width	10	_	12		14	-	ns
twn	Write Recovery Time	0	_	0	_	0		ns
twHZ <sup>(1)</sup>	Write Enable to Output in High-Z		7	_	8		9	ns
tow	Data to Write Time Overlap	7		8	_	10	-	ns
tDH	Data Hold from Write Time	1		1		1		ns
tow <sup>(1)</sup>	Output Active from End-of-Write	2		2	_	2		ns

#### NOTES:

This parameter is guaranteed by design, but not tested.
 Preliminary specifications only.

# **AC ELECTRICAL CHARACTERISTICS**


 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MP4036SxxZ, 7MP4036SxxM						
		-2	0	_	25	-3	5	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle							
trc	Read Cycle Time	20		25		35		ns
taa	Address Access Time		20		25		35	ns
tacs	Chip Select Access Time		20		25		35	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	3		3	_	3		ns
toe	Output Enable to Output Valid		10		12		25	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low-Z	0		0		0	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z		10	_	15	_	22	ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z	_	10		15		22	ns
tон	Output Hold from Address Change	3	_	3	_	3		ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	I —	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		20		25		35	ns
Write Cy	cle							
twc	Write Cycle Time	20		25	_	35		ns
tcw	Chip Select to End-of-Write	15	_	20	_	30		ns
taw	Address Valid to End-of-Write	15	·	20	_	30	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	ns
twp	Write Pulse Width	15	_	20	_	30	_	ns
twn	Write Recovery Time	0		0	l –	0		ns
twHz <sup>(1)</sup>	Write Enable to Output in High-Z		12		15	_	18	ns
tow	Data to Write Time Overlap	12	_	15		20	_	ns
tDH	Data Hold from Write Time	0		0		0		ns
tow <sup>(1)</sup>	Output Active from End-of-Write	0		0		0	_	ns


NOTE:

This parameter is guaranteed by design, but not tested.


# TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



# TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




# TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




#### NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected. S = VIL
- Address valid prior to or coincident with  $\overline{CS}$  transition LOW.  $\overline{OE} = V_{1L}$ . 3.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLED TIMING)(1, 2, 3, 7)



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)



#### NOTES:


- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW CS and a LOW WE.
- 3. twn is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going HIGH to the end of write cycle.
- 4. During this period, I/O pins are in the output state, input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.

  6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but, not tested.
- 7. If  $\overline{OE}$  is LOW during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of two or (twHz + tow) to allow the I/O drivers to turn off data and to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


# 7


### **PACKAGE DIMENSIONS**

#### **ZIP VERSION**




#### SIMM VERSION





2682 drw 13

### **ORDERING INFORMATION**





# 2M x 8 CMOS STATIC RAM MODULE

#### PRELIMINARY IDT7M4084

#### **FEATURES:**

- High-density 16 megabit (2M x 8) Static RAM module
- · Equivalent to the JEDEC standard for future monolithic
- Fast access time: 55ns (max.)
- · Low power consumption
  - Active: 110mA (max.)
  - CMOS Standby: 450µA (max.)
  - Data Retention: 250μA (max.) Vcc = 2V
- Surface mounted plastic packages on a 36-pin, 600 mil FR-4 DIP (Dual-In-Line Package) substrate
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL-compatible


#### DESCRIPTION:

The IDT7M4084 is a 16 megabit (2M  $\times$  8) Static RAM module constructed on a co-fired ceramic substrate using four 512K  $\times$  8 Static RAMs and a decoder. The IDT7M4084 is available with access times as fast as 55ns, and a data retention current of 250 $\mu$ A and a standby current of 450 $\mu$ A.


The IDT7M4084 is packaged in a 36-pin ceramic DIP resulting in the same JEDEC footprint in a package 1.9 inches long and 0.6 inches wide.

All inputs and outputs of the7M4084 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### PIN CONFIGURATION



2794 drw 02

#### DIP TOP VIEW

#### **PIN NAMES**

I/O <sub>0-7</sub>	Data Inputs/Outputs	
<b>A</b> 0-20	Addresses	
CS	Chip Select	
WE	Write Enable	
ŌĒ	Output Enable	
Vcc	Power	
GND	Ground	

2794 tbl 01

The IDT logo is a registered trademark of Integrated Device Technology Inc.

**COMMERCIAL TEMPERATURE RANGE** 

**AUGUST 1993** 

#### **TRUTH TABLE**

Mode	<del>cs</del>	ŌĒ	WE	Output	Power
Standby	Н	Х	Х	High-Z	Standby
Read	L	L.	Н	Dout	Active
Read	L	Н	Н	High-Z	Active
Write	L	Х	L	Din	Active

2794 tbl 02

2794 tbl 03

# **CAPACITANCE**<sup>(1)</sup> (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	35	рF
CIN(C)	Input Capacitance (CS)	VIN = 0V	8	рF
Соит	Output Capacitance	Vout = 0V	35	рF

#### NOTE:

1. This parameter is guaranteed by design, but not tested.

# ABSOLUTE MAXIMUM RATINGS(1)

Symbo	I Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
ТА	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	<del>-</del>	6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

NOTE: 1. VIL = -2.0V for pulse width less than 10ns.

2794 tbl 04

### **RECOMMENDED OPERATING** TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥V	5V ± 10%

2794 tbi 06

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			7M40	84LxxN	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage	Vcc = Max., Vin = GND to Vcc	_	20	μА
[ILO]	Output Leakage	Vcc = Max., $\overline{CS}$ = ViH, Vout = GND to Vcc	_	20	μА
Vol	Output Low Voltage	Vcc = Min., lot = 2mA	_	0.4	V
Vон	Output High Voltage	Vcc = Min., IoH = -1mA	2.4	- 1	٧
Icc	Dynamic Operating Current	Vcc = Max., CS ≤ VIL; f = fMAX, Outputs Open	_	110	mA
IsB	Standby Supply Current (TTL Levels)	CS ≥ VIH, Vcc = Max., f = fMAX, Outputs Open	_	12	mA
ISB1	Full Standby Supply Current (CMOS Levels)	<del>CS</del> ≥ Vcc - 0.2V, Vin ≥ Vcc - 0.2V or ≤ 0.2V	_	450	μΑ

2794 tbl 07

2

# 7

### **DATA RETENTION CHARACTERISTICS**

 $(TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 


Symbol	Parameter	Test Condition	Min.	Max. Vcc @ 2.0V	Unit
VDR	Vcc for Data Retention	. —	2.0	_	٧
ICCDR	Data Retention Current	CS ≥ Vcc - 0.2V	_	250	μА
tcdR <sup>(2)</sup>	Chip Deselect to Data Retention Time	Vin ≤ Vcc - 0.2V or	0	_	ns
tn <sup>(2)</sup>	Operation Recovery Time	Vin ≥ 0.2V	tRC <sup>(1)</sup>	_	ns

#### NOTES:

- 1. tRc = Read Cycle Time.
- 2. This parameter is guaranteed by design, but not tested.

2794 tbl 08

#### **DATA RETENTION WAVEFORM**



2794 drw 03

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load (for toLz, tcHz, toHz, twHz, tow and tcLz)


 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

	. *					7M408	34LxxN					
			55		70		85	-10	00	-1:		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle											
trc	Read Cycle Time	55		70		85		100	<u> </u>	120		ns
taa	Address Access Time		55		70		85		100		120	ns
tacs	Chip Select Access Time		55	<u> </u>	70		85		100		120	ns
<b>t</b> OE	Output Enable to Output Valid	_	30		45		48		50	_	60	ns
toHz <sup>(1)</sup>	Output Disable to Output in High-Z	1	20	_	30	_	33		35	_	40	ns
tolz(1)	Output Enable to Output in Low-Z	5	_	5		0		0		0	<u> </u>	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	5	_	5	ı	5		5	_	5		ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z	_	20	_	40	_	43	_	45	_	50	ns
tон	Output Hold from Address Change	5	_	5	1	5		5		5		ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0		0	-	0		0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		55	_	70	_	85	1	100	_	120	ns
Write Cy	cle	-										
twc	Write Cycle Time	55		70		85	<u> </u>	100	_	120	_	ns
twp	Write Pulse Width	55	-	55	_	65	_	75	_	90	_	ns
tas	Address Set-up Time	5		0	_	2	_	5	_	5	_	ns
taw	Address Valid to End-of-Write	50	_	65	_	82	_	90		100	_	ns
tcw	Chip Select to End-of-Write	50	_	65	_	80	_	85		100	_	ns
tDW	Data to Write Time Overlap	20	_	35	_	38	_	40		45	_	ns
tDH	Data Hold Time	0	_	0		0	_	0		0		ns
twn	Write Recovery Time	0	_	0		0	_	0	_	0		ns
twnz <sup>(1)</sup>	Write Enable to Output in High-Z		20		30	_	33		35		40	ns
tow <sup>(1)</sup>	Output Active from End-of-Write	5	_	0		0		0		0	_	ns.
IOTES:	I			L			L	L				

This parameter is guaranteed by design, but not tested.
 Preliminary specifications only.


## 7

## TIMING WAVEFORM OF READ CYCLE NO. 1(1)




2794 drw 06

## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




- WE is High for Read Cycle.
- 2. Device is continuously selected,  $\overline{CS} = V_{IL}$
- 3. Address valid prior to or coincident with  $\overline{\text{CS}}$  transition low.
- I. OE = VIL.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)



- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW CS and a LOW WE.
- 3. two is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going HIGH to the end of write cycle.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- 7. If  $\overline{OE}$  is LOW during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the greater of twp or twnz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

#### **ORDERING INFORMATION**



2794 drw 11



## 512K x 8 **CMOS STATIC RAM MODULE**

IDT7M4048 **IDT7MB4048** 

#### **FEATURES:**

- High-density 4-megabit (512K x 8) Static RAM module
- Equivalent to the JEDEC standard for future monolithic 512K x 8 Static RAMs
- · Fast access time: 20ns (max.)
- Low power consumption (L version)
  - Active: 110mA (max.)
  - CMOS Standby: 400μA (max.)
  - Data Retention: 250µA (max.) Vcc = 2V
- · Surface mounted plastic packages on a 32-pin, 600 mil ceramic or FR-4 DIP substrate
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL-compatible


#### **DESCRIPTION:**

The IDT7M4048/7MB4048 is a 4-megabit (512K x 8) Static RAM module constructed on a co-fired ceramic or multilayer epoxy laminate (FR-4) substrate using four 1 megabit Static RAMs and a decoder. The IDT7MB4048 is available with access times as fast as 20ns. For low-power applications, the IDT7M4048 version offers a data retention current of 200µA and a standby current of 400µA.


The IDT7M4048 is packaged in a 32-pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 4 megabits into the JEDEC DIP footprint. The IDT7MB4048 likewise is packaged in a 32-pin FR-4 DIP resulting in the same JEDEC footprint in a package 1.6 inches long and 0.6 inches wide.

All inputs and outputs of the IDT7M4048 and 7MB4048 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

#### PIN CONFIGURATION



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **PIN NAMES**

1/00-7	Data Inputs/Outputs	
A0-18	Addresses	
<u>cs</u>	Chip Select	
WE	Write Enable	
ŌĒ	Output Enable	
Vcc	Power	
GND	Ground	

2675 tbf 01

The IDT logo is a registered trademark of Integrated Device Technology Inc.

**COMMERCIAL TEMPERATURE RANGE** 

**AUGUST 1993** 

## 7

#### TRUTH TABLE

Mode	CS	ŌĒ	WE	Output	Power
Standby	Н	Х	Х	High-Z	Standby
Read	L	L	Н	Dout	Active
Read	L	Н	Н	High-Z	Active
Write	L	Х	L	DIN	Active

2675 tbl 02

2675 tbl 03

2675 tbl 04

**CAPACITANCE**<sup>(1)</sup> (TA =  $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	35	рF
CIN(C)	Input Capacitance (CS)	VIN = 0V	8	рF
Соит	Output Capacitance	Vout = 0V	35	рF

NOTE:

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	_ <
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE:

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	_	6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

NOTE:

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	OV	5V ± 10%

2675 tbl 06

2675 tbl 05

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			7M4048LxxN		7M4048SxxN		7MB4048SxxP		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit
ILI	Input Leakage	Vcc = Max., Vin = GND to Vcc		4		4	_	8	μА
lLO	Output Leakage	Vcc = Max., $\overline{CS}$ = ViH, Vout = GND to Vcc	_	4	_	4		8	μА
Vol	Output Low Voltage	Vcc = Min., loL = 2mA <sup>(1)</sup> , loL = 8mA <sup>(2)</sup>	_	0.4	_	0.4	_	0.4	٧
Vон	Output High Voltage	Vcc = Min., IoH = $-1 \text{ mA}^{(1)}$ , IoH = $-4 \text{ mA}^{(2)}$	2.4	_	2.4	_	2.4		\ \
lcc	Dynamic Operating Current	Vcc = Max., <del>CS</del> ≤ VIL; f = fMAX, Outputs Open	_	110	_	150	_	480	mA
ISB	Standby Supply Current (TTL Levels)	CS ≥ VIH, Vcc = Max., f = fMAX, Outputs Open	_	12	_	12		250	mA
ISB1	Full Standby Supply Current (CMOS Levels)	$\overline{\text{CS}} \ge \text{Vcc} - 0.2\text{V}, \text{ Vin } \ge \text{Vcc} - 0.2\text{V}$ or $\le 0.2$	_	0.4	_	12	_	170	mA

#### NOTES:

- 1. For 7M4048LxxN version only.
- 2. For 7MB4048SxxP version only.

<sup>1.</sup> This parameter is guaranteed by design, but not tested.

Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> VIL = -2.0V for pulse width less than 10ns.

2675 tbl 08

## DATA RETENTION CHARACTERISTICS(3)


 $(TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Condition	Min.	Max. Vcc @ 2.0V	Unit
VDR	Vcc for Data Retention	-	2.0	_	٧
ICCDR	Data Retention Current	CS ≥ Vcc - 0.2V	I -	250	μА
tcdR <sup>(2)</sup>	Chip Deselect to Data Retention Time	$Vin \le Vcc - 0.2V$ or	0	_	ns
tR <sup>(2)</sup>	Operation Recovery Time	$Vin \ge 0.2V$	tRC <sup>(1)</sup>	_	ns

#### NOTES:

- tRc ≃ Read Cycle Time.
- 2. This parameter is guaranteed by design, but not tested.
  3. For 7M4048LxxN version only.

#### **DATA RETENTION WAVEFORM**



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 - 4
	2675 tbl 09





Figure 1. Output Load



2675 drw 05

Figure 2. Output Load (for tolz, tchz, tohz, twhz, tow and tclz)

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MB4048SxxP								
		-20					30		-35	
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	Cycle									
trc	Read Cycle Time	20		25		30		35	_	ns
taa	Address Access Time	<u>L –                                    </u>	20	_	25		_ 30		35	ns
tacs	Chip Select Access Time		20		25		30		35	ns
toe	Output Enable to Output Valid	<u> </u>	10	_	12	<u> </u>	15		15	ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z		8	_	12	l —	12		15	ns
tolz <sup>(1)</sup>	Output Enable to Output in Low-Z	0	_	0		0	_	0	1	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	5		5	_	5		5	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z	_	13		14	_	16	_	20	ns
tон	Output Hold from Address Change	3	_	3		3	_	3	ı	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0		0	<u> </u>	0	_	0	1	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	20		25		30		35	ns
Write C	ycle									
twc	Write Cycle Time	20	_	25	_	30		35	_	ns
twp	Write Pulse Width	15	_	17	_	20	_	25	_	ns
tas <sup>(2)</sup>	Address Set-up Time	3		3	ł	0		0		ns
taw	Address Valid to End-of-Write	18	_	20	-	25	$\lfloor - \rfloor$	30	_	ns
tcw	Chip Select to End-of-Write	18	-	20	1	25		30	_	ns
tow	Data to Write Time Overlap	12	_	15	_	17	L = I	20	_	ns
tDH <sup>(2)</sup>	Data Hold Time	0		0	_	0		0	_	ns
twn <sup>(2)</sup>	Write Recovery Time	0		0		0		0	_	ns
twnz <sup>(1)</sup>	Write Enable to Output in High-Z		13		15	_	15	_	15	ns
tow <sup>(1)</sup>	Output Active from End-of-Write	2		2	_	5		5	_	ns

#### NOTES

This parameter is guaranteed by design, but not tested.
 tAS=Ons for CS controlled write cycles.
 Preliminary specifications only.

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MB4048SxxF		SxxP			7M4048			7M4048LxxN		
		45		-5	5		i5 <sup>(3)</sup>	-70	(3)	-70	)	]
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle					,			·			
trc	Read Cycle Time	45		55	_	55		70		70		ns
taa	Address Access Time		45		55		55		70		70	ns
tacs	Chip Select Access Time	_	45	_	55	_	55	_	70	_	70	ns
toe	Output Enable to Output Valid		25		30	_	35		45	l -	45	ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z	_	20	_	20	_	25	_	30		30	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low-Z	5		5	_	0		0	—	0		ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	5	_	5		5	_	5		5	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z	_	20	_	20	_	25		40	_	40	ns
tон	Output Hold from Address Change	5	_	5	_	5		5	_		10	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0		0		0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	-	45	_	55		55		70		70	ns
Write Cy	cle											
twc	Write Cycle Time	45	_	55	-	55	_	70		70	_	ns
twp	Write Pulse Width	35	_	45	_	50		55		55		ns
tas	Address Set-up Time	5	_	5	-	5	_	0	-	0		ns
taw .	Address Valid to End-of-Write	40	_	50	_	55		65	-	65		ns
tcw	Chip Select to End-of-Write	40	_	50		50		65	_	65	_	ns
tow	Data to Write Time Overlap	20	_	20	_	30	_	35	_	35	_	ns
tDH	Data Hold Time	0 <sup>(2)</sup>	_	0 <sup>(2)</sup>	_	0 <sup>(2)</sup>	-	0 <sup>(2)</sup>	_	0	_	ns
twn	Write Recovery Time	0 <sup>(2)</sup>	_	0 <sup>(2)</sup>	_	0 <sup>(2)</sup>	_	0 <sup>(2)</sup>	_	0		ns
twHZ <sup>(1)</sup>	Write Enable to Output in High-Z	_	15		20	_	25	_	30		30	ns
tow <sup>(1)</sup>	Output Active from End-of-Write	5	<b>—</b>	5	_	0	_	0		0	_	ns

#### NOTES:

3. Preliminary specifications only.


 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7M4048LxxN					j	
			85		100	-120		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle							
trc	Read Cycle Time	85		100		120	-	ns
taa	Address Access Time		85		100		120	ns
tacs	Chip Select Access Time		85	_	100		120	ns
toe	Output Enable to Output Valid	_	48		50		60	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High-Z		33	_	35	_	40	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low-Z	0	_	0	l —	0	-	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	5	_	5		5	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z		43		45		50	ns
tон	Output Hold from Address Change	10	_	10	_	10		ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0		0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	85	_	100	_	120	ns
Write Cy	cle				•	-		
twc	Write Cycle Time	85		100		120	_	ns
twp	Write Pulse Width	65	_	75	_	90	_	ns
tas	Address Set-up Time	2		5	<b></b>	5	_	ns
taw	Address Valid to End-of-Write	82	_	90	_	100	_	ns
tcw	Chip Select to End-of-Write	80	_	85	_	100	_	ns
tow	Data to Write Time Overlap	38	_	40		45	_	ns
<b>t</b> DH	Data Hold Time	0		0	_	0	_	ns
twr	Write Recovery Time	0	_	0		0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High-Z	T	33	_	35	_	40	ns
tow <sup>(1)</sup>	Output Active from End-of-Write	0	_	0	_	0	_	ns


NOTE:

<sup>1.</sup> This parameter is guaranteed by design, but not tested.


### TIMING WAVEFORM OF READ CYCLE NO. 1(1)



## TIMING WAVEFORM OF READ CYCLE NO. 2(1, 2, 4)




## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




2675 drw 08

- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, CS = VIL
- 3. Address valid prior to or coincident with  $\overline{\text{CS}}$  transition LOW.
- 4. OE = VIL.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)





- 1. WE or CS must be HIGH during all address transitions.
- A write occurs during the overlap (twe) of a LOW CS and a LOW WE.
   twa is measured from the earlier of CS or WE going HIGH to the end of write cycle.


- During this period, I/O pins are in the output state, and input signals must not be applied.
   If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of twp or (twHz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

# PACKAGE DIMENSIONS 7M4048LxxN













#### 7MB4048SxxP

2675 drw 11










2675 drw 12

## ORDERING INFORMATION(1)



2675 drw 13

#### NOTE:

 Please refer to the "AC ELECTRICAL CHARACTERISTICS" tables for all available power/speed/package combinations for the 7M4048/7MB4048 modules.

## 512K x 8 CMOS STATIC RAM MODULE

IDT7M4048

#### **FEATURES:**

- · High-density 4 megabit CMOS Static RAM module
- Equivalent to the JEDEC standard for future monolithic 512K x 8 StaticRAMs
- · Fast access time: 25ns (max.)
- Surface mounted LCCs (leadless chip carriers) on a 32pin, 600 mil ceramic DIP substrate
- · Single 5V (±10%) power supply
- · Inputs/outputs directly TTL-compatible

#### **DESCRIPTION:**


The IDT7M4048 is a 4 megabit (512K x 8) CMOS Static RAM module constructed on a co-fired ceramic substrate using four 1 Megabit StaticRAMs and a decoder. The IDT7M4048 is available with access times as fast as 25ns.

The IDT7M4048 is packaged in a 32-pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 4 megabits into the JEDEC DIP footprint.

All inputs and outputs of the IDT7M4048 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

All IDT military module semiconductor components are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology Inc.

2822 tbl 04

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Та	Operating Temperature	-55 to +125	°C
TBIAS	Temperature Under Bias	-65 to +135	°C
TsTG	Storage Temperature	-65 to +160	°C
lout	DC Output Current	50	mA

#### NOTE:

**PIN NAMES** 

2822 tbl 05

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### PIN CONFIGURATION

A18 E A16 E A14 E A12 E A7 E A5 E A4 E A3 E A1 E A0 E I/O0 E I/O1 E I/O2 E GND E	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16		32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17	VCC A15 A17 WE A13 A8 A9 A11 OE A10 CS I/O7 I/O6 I/O5 I/O3	
	т	DIP OP VIE	w	2822	drw 02

### **TRUTH TABLE**

Mode	CS	ŌĒ	WE	Output	Power
Standby	Н	Х	Х	High-Z	Standby
Read	L	L	Н	Dout	Active
Read	L	Н	Н	High-Z	Active
Write	L	X	L	Din	Active

2822 tbl 01

2822 tbl 02

2822 tbl 03

## CAPACITANCE<sup>(1)</sup> (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	50	рF
CIN(C)	Input Capacitance (CS)	VIN = 0V	10	pF
Соит	Output Capacitance	Vout = 0V	40	рF

#### NOTE:

 ${\bf 1.} \ \ \, {\bf This\ parameter\ is\ guaranteed\ by\ design,\ but\ not\ tested.}$ 

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	٥V	5V ± 10%

2822 tbl 06

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	<u> </u>	6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

1.  $V_{IL} = -1.5V$  for pulse width less than 10ns.

7.12

2

 $(Vcc = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 


			7M4048		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
[lu]	Input Leakage	Vcc = Max., Vin = GND to Vcc		20	μА
lLO	Output Leakage	Vcc = Max., $\overline{\text{CS}}$ = ViH, Vout = GND to Vcc	_	20	μА
Vol	Output Low Voltage	Vcc = Min., lot = 8mA	_	0.4	٧
Vон	Output High Voltage	VCC = Min., IOH = -4mA	2.4	_	٧
Icc	Dynamic Operating Current	Vcc = Max., <del>CS</del> ≤ ViL; f = fMax, Outputs Open		300	mA
IsB	Standby Supply Current (TTL Levels)	CS ≥ VIH, Vcc = Max., f = fMAx, Outputs Open	_	160	mA
ISB1	Full Standby Supply Current (CMOS Levels)	$\overline{CS} \ge Vcc - 0.2V$ , $Vin \ge Vcc - 0.2V$ or $\le 0.2V$ , $Vcc = Max$ , $f = 0$ , Outputs Open	_	85	mA

2822 tbl 07

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2822 tbl 08



<sup>\*</sup> Including scope and jig capacitances

Figure 1. Output Load

Figure 2. Output Load (for tolz, tcHz, toHz, twHz, tow and tcLz)

2822 drw 04


 $(Vcc = 5V \pm 10\%, Ta = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

		7M4048SxxCB										
		-2	5 <sup>(3)</sup>	_	30	Γ.	-35	-4	5	:	55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle	·										
trc	Read Cycle Time	25		30		35		45		55		ns
taa	Address Access Time		25		30		35		45		55	ns
tacs	Chip Select Access Time		25		30		35		45		55	ns
toe	Output Enable to Output Valid		12		15	L	15	_	25	_	30	ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z	_	12	_	12		15	_	20	_	20	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low-Z	0	_	0	_	0		0	_	0	_	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	5	_	5	_	5	_	5	_	5	<b>—</b>	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z		14	-	16		20	ı	20	_	20	ns
tон	Output Hold from Address Change	3	_	3	ı	3	_	3		3	_	ns
t <sub>PU</sub> <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0		0	_	0		0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		25	I	30		35		45		55	ns
Write Cy	cle											
twc	Write Cycle Time	25	_	30	-	35	_	45	_	55	_	ns
twp	Write Pulse Width	17	_	20		25		35	_	45	_	ns
tas <sup>(2)</sup>	Address Set-up Time	3		3	-	3		5	_	5	_	ns
taw	Address Valid to End-of-Write	20		25	_	30	_	40	_	50		ns
tcw	Chip Select to End-of-Write	20	_	25	_	30		40	_	50	_	ns
tow	Data to Write Time Overlap	15	_	17	_	20	_	20		20	_	ns
tDH <sup>(2)</sup>	Data Hold Time	0	_	0	_	0	_	0	_	0	_	ns
twn <sup>(2)</sup>	Write Recovery Time	0		0	_	0		0	_	0	<u> </u>	ns
twHz <sup>(1)</sup>	Write Enable to Output in High-Z		15		15		15		15	_	20	ns
tow <sup>(1)</sup>	Output Active from End-of-Write	3		3	_	3	_	3		3	_	ns


#### NOTES:

- This parameter is guaranteed by design, but not tested.
   tAS = Ons for \(\overline{CS}\) controlled write cycles. tDH, tWR = 3ns for \(\overline{CS}\) controlled write cycles.
   Preliminary specifications only.


#### TIMING WAVEFORM OF READ CYCLE NO. 1(1)



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




### TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




- WE is HIGH for Read Cycle.
   Device is continuously selected, CS = Vil.
- 3. Address valid prior to or coincident with CS transition low.
- OE = VIL. 4.
- 5. Transition is measured ±200mV from steady state. This parameter is guranateed by design, but not tested.

## 7

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)




- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW CS and a LOW WE.
- 3. twn is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going HIGH to the end of write cycle.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high-impedance state.

  6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- 7. During a WE controlled write cycle, the write pulse width must be the larger of two or (twnz+tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.

#### **PACKAGE DIMENSIONS**



#### **ORDERING INFORMATION**



7.12 7

2822 drw 11



## IDT79R4000 FLEXI-CACHE™ DEVELOPMENT TOOL

PRELIMINARY IDT7MP6048 IDT7MP6068

#### **FEATURES**

- Hardware Development Tool for implementing various configurations of the secondary cache requirement for the IDT79R4000 CPU
- Configurable in various cache sizes, number of words per line size, and split vs. unified cache operation
- Move from prototype/development to production with no redesign by using pin-compatible "production grade" IDT79R4000 secondary cache modules
- Four identical 80-lead gold-plated SIMMs (Single In-Line Memory Modules) support each IDT79R4000 CPU
- Surface mounted plastic components on a multilayer epoxy laminate (FR-4) substrate
- Multiple ground pins and decoupling capacitors for maximum noise immunity
- · TTL-compatible I/Os
- · Single 5V (±10%) power supply

#### DESCRIPTION


The IDT7MP6048/7MP6068 is a Hardware Development Tool used for implementing various configurations of the secondary cache requirement for the IDT79R4000 CPU. By changing jumpers on the modules, the designer can easily

change certain characteristics (cache size, number of words per line, and split vs. unified operation) of the secondary cache in the lab. By running benchmarks on the actual system using these various cache configurations, the secondary cache which best optimizes system performance can be determined. This development tool gives you cache performance benchmarks which are superior to benchmarks derived via simulation.

Move from development to production without changing the secondary cache footprint by choosing pin-compatible "production grade" IDT79R4000 secondary cache modules. These high-performance, high-density IDT modules are optimized to meet the customers' exact cache requirements required for volume production of the system (please consult the factory for more details).

The IDT7MP6048 is a 1MB secondary cache module block (four identical modules builds a complete cache to support each IDT79R4000 CPU) constructed on a multilayer, epoxy laminate substrate (FR-4) using 11 64K x 4 Static RAMs and FCT logic drivers while the IDT7MP6068 is a 4MB secondary cache module block using 11 256K x 4 Static RAMs and FCT logic drivers. Multiple GND pins and on-board decoupling capacitors provide maximum noise immunity for this performance critical part of the system. All inputs and outputs of the

#### FUNCTIONAL BLOCK DIAGRAM(1)



#### NOTE:

1. The Data and Tag sizes shown on the block diagram are only for the case when the jumpers are in the default positions for the respective modules. These sizes will change according to the jumper connections (see Jumper Connections on page 2).

The IDT logo is a registered trademark and FLEXI-CACHE is a trademark of Integrated Device Technology Inc.

**COMMERCIAL TEMPERATURE RANGE** 

**AUGUST 1993** 

modules are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refresh for operation of the module.

## CACHE CONFIGURATIONS(1)

CACHE CONFIGUR	JACITE CONFIGURATION					
Memory Size	Wo					
4MB (7MP6068 default)	4 (0					
2MB						
1MB (7MP6048 default)						
512KB						
256KB						
128KB						

4110143
Words per
line
4 (default)
8
16
32


Cache Operation	
unified cache (default)	•
split cache	

NOTE:

2841 tb! 01

#### JUMPER CONNECTIONS

Cache depth and Split vs. Unified Operation are controlled by Jumpers P1-P6 as follows:



1

\_\_\_\_

Please refer to the Jumper Connections for instructions on how to implement the Cache Configurations shown above.

### PIN CONFIGURATION(1)

AHUE	HOM		
Vcc I/O1 I/O3 I/O5 GND I/O8 I/O10 I/O12 I/O14 I/O15 I/O17 I/O19 I/O23 I/O23 I/O25 I/O29 I/O30 I/O32	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39	GND I/O0 I/O2 I/O4 I/O6 I/O7 I/O13 GND I/O16 I/O18 I/O20 I/O22 VCC I/O24 I/O26 I/O28 GND
I/O34 GND A0 A2 A4 A6 VCC OE A8 A10 GND A13 A15 T1 T3 T5 T7 GND	42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80	41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77	I/O33 I/O35 WE A1 A3 A5 GND DCS A7 A9 A11 A12 A14 A16 TCS GND T2 T4 T6 VCC

SIMM TOP VIEW 2841 drw 03

#### NOTE:

For proper operation of the module, please refer to the Jumper Connections for proper connections of the module pins.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

TEIM ENATONE AND COLLET VOLTAGE							
Grade	Ambient Temperature	GND	Vcc				
Commercial	0°C to +70°C	٥V	5V ± 10%				

2841 tbl 02

#### **PIN NAMES**

I/O0-35	Data Inputs/Outputs
To-7	Tag Inputs/Outputs
A0-17	Address Inputs
DCS	Data Chip Select
TCS	Tag Chip Select
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power Supply
GND	Ground

2841 tbl 03

#### CAPACITANCE

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN(D)	Input Capacitance (Data)	VIN = 0V	10	рF
Cin(a)	Input Capacitance (A1-15, OE, TCS, DCS)	VIN = 0V	10	рF
Cin(B)	Input Capacitance (Ao, WE)	VIN = 0V	100	pF
Соит	Output Capacitance	Vout = 0V	10	рF

NOTE:

2841 tbl 04

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	_	6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE

2841 tbl 05

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating <sup>(1)</sup>	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	<b>V</b>
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
TsTG	Storage Temperature	-55 to +125	°C
Іоит	DC Output Current	50	mA

NOTE:

2841 tbl 06

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> This parameter is guaranteed by design, but not tested.

<sup>1.</sup>  $V_{IL} = -1.5V$  for pulse width less than 10ns.

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
[ILI1]	Input Leakage (except Ao, WE)	Vcc = Max., Vin = GND to Vcc		10	μА
LI2	Input Leakage (Ao, WE)	Vcc = Max., Vin = GND to Vcc		110	μА
lto	Output Leakage	$Vcc = Max., \overline{CS} = ViH, VouT = GND to Vcc$		10	μА
lcc	Operating Current	CS = VIL; Vcc = Max., Outputs Open		2200	mA
Vон	Output High Voltage	Vcc = Min., loн = -4mA	2.4	_	٧
Vol	Output Low Voltage	Vcc = Min., IoL = 8mA		0.4	٧

2841 tbl 07

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 – 4

2841 tbl 08




Figure 1. Output Load




Figure 2. Output Load (for tolz and tohz)

\* Including scope and jig.




Figure 3. Alternate Output Load




Figure 4. Alternate Lumped Capacitive Load, Typical Derating


 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			7MP6048/6068SxxM											
		-1	-12 -15 -17 -20 -25 -30			-12		30						
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE													
taa	Address Access Time	l l	12		15	_	17	_	20	_	25	_	30	ns
ta0a	Ao Access Time		10		12	_	14	_	16		21	-	26	ns
toE	Output Enable to Output Valid		12		15		17		20		25	_	30	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High-Z		10		12		13		15	-	17	_	20	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low-Z	2	-	2	_	2	_	2	1	2		2		ns
WRITE C	YCLE													
taw	Address Valid to End of Write	12	_	15		17		20	l	25	_	30	-	ns
tA0W	Ao Valid to End of Write	10	ı	12	1	14		16		21		26		ns
twp	Write Pulse Width	7_	_	10		12	_	15	_	20		25	_	ns
tow	Data Valid to End of Write	7	1	10	-	12	_	15		20		25		ns
tDH	Data Hold Time	0		0	_	0		0	_	0	_	0	_	ns

NOTE:


2833 tbl 08

#### TIMING WAVEFORM OF READ CYCLE(1)



#### NOTE:


#### TIMING WAVEFORM OF WRITE CYCLE




<sup>1.</sup> This parameter is guaranteed by design but not tested.

<sup>1.</sup> This parameter is guaranteed by design, but not tested.


#### PACKAGE DIMENSIONS





2841 drw 10

### **ORDERING INFORMATION**



2841 drw 11

6



## 128K/256K BYTE CMOS SECONDARY CACHE MODULE FOR THE INTEL™ i486™

IDT7MP6085

#### **FEATURES:**

- 128K/256K byte pin-compatible secondary cache modules
- Uses the IDT71589 32K x 9 CacheRAM<sup>™</sup> with burst counter and self-timed write
- Matches all timing and signals of the i486<sup>™</sup> processor
- · 80 lead FR-4 SIMM (Single In-line Memory Module)
- · Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL-compatible

#### **DESCRIPTION:**


The IDT7MP6085/7MP6087 are pin-compatible secondary cache modules. The IDT7MP6085 is a 128KB cache, and the IDT7MP6087 is a 256KB cache. The IDT7MP6087 uses eight IDT71589 32K x 9 CacheRAMs in plastic SOJs, mounted on two sides of a multilayer epoxy laminate (FR-4) substrate

with gold-plated leads, while the IDT7MP6085 uses four IDT71589s on one side of the same substrate. Extremely high speeds are achieved using IDT's high-performance, high-reliability CMOS technology. This module is designed to facilitate the implementation of the highest performance secondary caches for the i486.

The IDT7MP6085/7MP6087 contain a full set of write data and address registers. These registers are combined with the internal write abort logic to allow the processor to generate a self-timed write based upon a decision which can be left until the end of the write cycle. An internal burst address counter accepts the first cycle address from the processor and then cycles through the adjacent four locations using the i486's burst refill sequence on appropriate rising edges of the system clock. For more details, please consult the IDT71589 datasheet.

The SIMM package allows 80 leads to be placed on a package 4.65 inches long by 0.56 inches tall. The IDT7MP6085 is 0.21 inches thick and the IDT7MP6087 is 0.35 inches thick. All inputs and outputs of the IDT7MP6085/7MP6087 are TTL-compatible and operate from a single 5V power supply.

#### **FUNCTIONAL BLOCK DIAGRAM**



2834 drw 01

The IDT logo is a registered trademark and CacheRAM is a trademark of Integrated Device Technology, Inc All others are trademarks of their respective companies

COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

#### PIN CONFIGURATION

	0.1		
GND I/O0 I/O2 I/O6 I/O8 GND I/O11 I/O13 I/O15 I/O17 CS0 OE A0 A2 A4 A6 ADS VCC	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 32 34 36 38 40	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39	GND Vcc I/O3 I/O5 I/O5 I/O70 WE1 I/O10 I/O12 I/O14 I/O16 GND CS2 A1 A3 A5 A7 GND
GND A8 A10 A12 A14 CS1 OE1 GND I/O 19 I/O 21 I/O 23 I/O 25 WE2 WE3 I/O 30 I/O 30 I/O 30 I/O 30 I/O 30 I/O 30 I/O 30 I/O 30 I/O 30 I/O 30 I/O 30 I/O 30 I/O 30	42 44 46 48 55 55 54 56 60 62 64 66 68 70 72 74 76 78 80	41 43 45 47 49 51 53 55 57 61 63 65 67 73 75 77	VCC CLK A9 A11 A13 VCC CS3 OE3 I/O 26 I/O 26 I/O 27 I/O 29 I/O 31 I/O 33 I/O 33 I/O 35 GND

SIMM **TOP VIEW** 

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	0.5 to +7.0	٠٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	ον	5.0V ± 5%

2834 tbl 03

#### RECOMMENDED DC **OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	٧
GND	Supply Voltage	0	0	0.0	V
ViH	Input High Voltage	2.2		6.0	٧
VIL	Input Low Voltage	-0.5(1)		0.8	٧

NOTE:

2834 tbl 04

1. VIL = -3.0V for pulse width less than 5ns.

2834 drw 02

## CAPACITANCE(1)

 $(TA = +25^{\circ}C, f = 1.0 MHz)$ 

			7MP6085/7	
Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
Cin	Input Capacitance (CS, OE, WE)	VIN = 0V	20	pF
Cin	Input Capacitance (Address, CLK, ADS)	VIN = 0V	42/70	pF
CI/O	I/O Capacitance	Vout = 0V	13/20	pF

2834 tbl 05

1. This parameter is guaranteed by design but not tested.

#### **PIN NAMES**

A0-A14	Address Inputs
I/O0-I/O35	Data Input/Output
CS₀-3	Word Chip Select/Count Enable
WE₀-3	Byte Write Enables
Ō <b>E</b> 0-3	Word Output Enables
ADS	Address Status
CLK	System Clock
GND	Ground
Vcc	Power

## 7

#### TRUTH TABLE(1)

CLK	Previous ADS	ĀDS	Address	WE	CS	ŌĒ	1/0	Function
1	H	L	Valid Input	Х	X		_	Preset Address Counter
_ ↑	X	Н			_	_		Ignore External Address Pins
_ ↑	L	Х		· —				Ignore External Address Pins
	X	Н	1		الد	_	_	Sequence Address Counter
	L	X	-		L	_		Sequence Address Counter
↑	X	Н		_	Н	1		Suspend Address Sequencing
$\uparrow$	L	Х			H	_		Suspend Address Sequencing
						Н	High-Z	Outputs Disabled
	_	_		Н	_	L	DATAOUT	Read
<b>↑</b>	X	Н		L	L	Н	DATAIN	Write
_	L	Х		L	L	Н	DATAIN	Write
			_	L	L	L		Not Allowed

NOTE:

2834 tbl 06

#### DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 5\%, TA = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

				7MP6085/7	
Symbol	Parameter	Test Condition	Min.	Max.	Unit
[ILI]	Input Leakage Current (Address, CLK, ADS)	Vcc = 5.5V, Vin = 0V to Vcc	<del>-</del>	40/80	μА
[ILI]	Input Leakage Current (CS, OE)	Vcc = 5.5V, Vin = 0V to Vcc		20	μА
Hul	Input Leakage Current (Data, WE)	Vcc = 5.5V, Vin = 0V to Vcc		10/20	μА
lLO	Output Leakage Current	CS = ViH, VouT = 0V to Vcc, Vcc = Max.		10/20	μА
Vol	Output Low Voltage	IoL = 8mA, Vcc = Min.		0.4	٧
Vон	Output High Voltage	IOH = -4mA, VCC = Min.	2.4		V

NOTE:

2834 drw 07

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 5\%, TA = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Symbol	Parameter	Test Condition	IDT7MP6085	IDT7MP6087	Unit
Icc1	Operating Power Supply Current	$\overline{CS} \le VIL$ Outputs Open $VCC = Max., f = 0^{(1)}$	520	1040	mA
ICC2	Dynamic Operating Current	CS ≤ VIL       Outputs Open       Vcc = Max., f = fmax <sup>(1)</sup>	960	1920	mA

NOTE:

1. At f = fMAX, address and data inputs are cycling at the maximum frequency of read cycles of 1/tnc. f = 0 means no input lines change.


<sup>1.</sup> H = HIGH, L = LOW, X = Don't Care, "-" = Unrelated, High-Z = High-impedance.

<sup>1.</sup> Specifications apply to both the IDT7MP6085 and IDT7MP6087 unless otherwise noted.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2834 tbl 09



\*including scope and jig

Figure 1. Output Load

Figure 2. Output Load (for tOHZ, tCHZ, tOLZ and tCLZ)

## AC ELECTRICAL CHARACTERISTICS (Vcc = $5.0V \pm 5\%$ , TA = $0^{\circ}$ to +70°C)

		71	/IP6085	6087S	схМ	
		40 N	lHz	33 M	IHz	]
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tcyc	Clock Cycle Time	25		30	_	ns
tcH	Clock Pulse HIGH	10	-	11		ns
tCL	Clock Pulse LOW	10	-	11	_	ns
ts1	Set-up Time (ADS, WE, CS)	4	-	4		ns
ts2	Set-up Time (Address, Input Data)	5		5	_	ns
tH1	Hold Time (CS↓ Input Data)	1	_	1	_	ns
tH2	Hold Time (CS↑, WE, Address)	2		2	_	ns
tadsh	Hold Time (ADS)	3		3	_	ns
tcD	Clock to Data Valid		19		24	ns
tDC	Data Valid After Clock	4	_	4	_	ns
toE	Output Enable to Output Valid		8		9	ns
tolz	Output Enable to Output in Low-Z <sup>(1,2)</sup>	2	_	2		ns
tonz	Output Disable to Output in High-Z <sup>(1,2)</sup>		8		9	ns


#### NOTES

1. Transition is measured ±200mV from low or high-impedance voltage with load (Figure 2).

2. This parameter is guaranteed, but not tested.

## 7


#### TIMING WAVEFORM OF BURST READ CYCLE



#### NOTES:


- 1. If ADS goes LOW during a burst cycle, a new address will be loaded and another burst cycle will be started.
- 2. If  $\overline{CS}$  is taken inactive during a burst read cycle, the burst counter will discontinue counting until  $\overline{CS}$  input again goes active. The timing of the  $\overline{CS}$  input for this control of the burst counter must satisfy setup and hold parameters ts and th.
- 3. A-Data from input address. B-Data from input address except Ao is now Ao. C-Data from input address except Ao is now Ao. D-Data from input address except Ao and Ao and Ao and Ao.

#### TIMING WAVEFORM OF WRITE CYCLE




- 1. OE Must be taken inactive at least as long as toHz + ts before the second rising clock edge of write cycle.
- 2.  $\overline{\text{CS}}$  timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

#### TIMING WAVEFORM OF BURST WRITE CYCLE




- 1. OE Must be taken inactive at least as long as toHz + ts before the second rising clock edge of write cycle.
- 2. A-Data to be written to original input address.
  - B-Data to be written to original input address except Ao is now Ao.
  - C-Data to be written to original input address except A<sub>1</sub> is now A<sub>1</sub>.
  - D-Data to be written to original input address except Ao and A1 are now Ao and A1.
- 3. If ADS goes low during a burst cycle, a new address will be loaded, and another burst cycle will be started.
- 4. If  $\overline{CS}$  is taken inactive during a burst write cycle the burst counter will discontinue counting until the  $\overline{CS}$  input again goes active. The timing of the  $\overline{CS}$  input for this control of the burst counter must satisfy setup and hold parameters to and the  $\overline{CS}$  timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

## PACKAGE DIMENSIONS IDT7MP6085




2834 drw 08

#### **IDT7MP6087**



2834 drw 09

#### **ORDERING INFORMATION**



2834 drw 10



## 128K BYTE CMOS SECONDARY CACHE MODULE FOR THE INTEL™ i486™

#### **FEATURES:**

- 128KB direct mapped secondary cache module
- Uses the IDT71589 32K x 9 CacheRAM<sup>™</sup> with burst counter and self-timed write
- Matches all timing and signals of the i486<sup>™</sup> processor
- 72 lead FR-4 SIMM (Single-in-Line Memory Module)
- · Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL-compatible

#### **DESCRIPTION:**

The IDT7MP6086 is a 128KB direct mapped secondary cache module, using four IDT71589 32K x 9 CacheRAMs in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) substrate with gold-plated leads. Extremely high speeds are achieved using IDT's high performance, high reliability CMOS technology. This module is designed to facilitate the implementation of the highest perfor-

mance secondary caches for the i486 architecture while using low-speed logic devices and consuming the minimum board space.


The IDT7MP6086 contains a full set of write data and address registers. These registers are combined with the internal write abort logic to allow the processor to generate a self-timed write based upon a decision which can be left until the end of the write cycle. An internal burst address counter accepts the first cycle address from the processor and then cycles through the adjacent four locations using the i486's burst refill sequence on appropriate rising edges of the system clock.

Three program identification pins are provided so that the system can uniquely identify the IDT7MP6086.

Note that individual parity bits are grouped with their respective bytes, not all at the end.

The SIMM package configuration allows 72 leads to be placed on a package 4.25 inches long, 0.55 inches tall and 0.25 inches thick. All inputs and outputs of the IDT7MP6086 are TTL-compatible and operate from a single 5V power supply.

#### **FUNCTIONAL BLOCK DIAGRAM**



CacheRAM is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc. All others are trademarks of their respective companies.

**COMMERCIAL TEMPERATURE RANGE** 

**AUGUST 1993** 

# PIN CONFIGURATION(1)

GND 2 3 Vcc V/O3 Vcc V/O3 Vcc V/O3 Vcc V/O3 Vcc V/O3 Vcc V/O3 Vcc V/O3 Vcc V/O3 Vcc V/O3 Vcc V/O3 V/O4 8 9 V/O5 V/O5 V/O6 10 11 V/O7 V/O8 12 13 WEO V/O10 16 17 V/O11 V/O12 V/O15 22 23 V/O16 V/O17 24 25 A0 A1 26 27 A2 A3 28 29 A4 A5 30 31 A6 A7 32 33 A8 ADS 34 35 CLK Vcc 36 GND OE A9 40 41 A11 42 43 A12 A13 44 45 A14 V/O18 46 47 V/O19 V/O20 48 49 V/O21 V/O22 50 51 V/O23 V/O24 52 53 V/O26 54 55 GND WE2 56 57 WE3 V/O27 58 59 V/O28 V/O29 60 61 V/O30 V/O31 62 63 V/O32 V/O34 66 67 PDO Vcc 70 71 GND V/O34 V/O35 66 67 PDO Vcc 70 71 GND V/O30 V/O34 66 69 PD2 Vcc 70 71 GND V/O30 V/O34 66 69 PD2 Vcc 70 71 GND V/O30 V/O34 C2 GND V/O35 66 67 PDO GND V/O37 C2 V/O34 C3 V/O34 V/O35 C3 V/O37 V/O37		<b>U.</b> .		
37 GND   OE   A9	I/Oo I/O2 I/O4 I/O6 I/O6 I/O10 GND I/O13 I/O15 I/O17 A1 A3 A5 A7 ADS	4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34	3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33	VCC I/O1 I/O3 I/O5 I/O5 I/O7 WE0 I/O11 I/O12 I/O14 I/O16 A0 A2 A4 A6 A8
2835 drw 02	CS A9 A11 A13 I/O20 I/O22 I/O24 I/O26 WE2 I/O27 I/O29 I/O31 I/O33 I/O35 PD1 Vcc	38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72	39 41 43 45 47 49 51 53 55 57 59 61 63 65 67	OE A10 A12 A14 I/O19 I/O23 I/O25 GND WE3 I/O28 I/O30 I/O32 I/O34 PD0 PD2

SIMM TOP VIEW

### NOTES:

1. Please consult the factory regarding program identification pins.

### **PIN NAMES**

A0-A14	Address Inputs
I/O0-I/O35	Data Input/Output
CS	Chip Select/Count Enable
WE0-3	Byte Write Enables
ŌĒ	Output Enable
ADS	Address Status
CLK	System Clock
PD0-2	Program Identification
GND	Ground
Vcc	Power

2835 tbl 01

# **CAPACITANCE** (TA = +25°C, F = 1.0 MHZ)

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	13	,pF
	(Data)			
CIN	Input Capacitance	VIN = 0V	42	pF
	(Address & Control)			
CI/O	Output Capacitance	Vout = 0V	13	pF

### NOTE:

1. This parameter is guaranteed by design but not tested.

# **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	۸.
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 5%

2835 tbl 04

2835 tbl 02

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0.0	٧
ViH	Input High Voltage	2.2		6.0	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	V

#### NOTE:

1. VIL = -3.0V for pulse width less than 5ns.

2835 tbl 05

7.15

## **TRUTH TABLE**

CLK	Previous ADS	ĀDS	Address	WE	टड	ŌĒ	1/0	Function
1	· H	L	Valid Input	Х	X	_		Preset Address Counter
1	X	H					_	Ignore External Address Pins
1	L	X			_			Ignore External Address Pins
$\uparrow$	Х	Н	_	_	L	_		Sequence Address Counter
1	L	Х	_		L		_	Sequence Address Counter
1	Х	Н	_	_	Н	_	_	Suspend Address Sequencing
1	L	X	_		Н	_	_	Suspend Address Sequencing
_	_		_			Н	High-Z	Outputs Disabled
_			_	Н	_	L	DATAOUT	Read
1	X	Н		L	L	Н	DATAIN	Write
1	L	Х		L	L	Н	DATAIN	Write
	-	_	_	L	L	L	<u> </u>	Not Allowed

NOTE:

H = HIGH

L = LOW X = Don't Care

= Unrelated

Hi-Z = High Impedance

# DC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 5%,TA = 0°C TO + 70°C)

Symbol	_Parameter	Test Condition	Min.	Max.	Unit
[iu]	Input Leakage Current	Vcc = 5.5V, VIN = 0V to Vcc			
	(Address & Contol)		_	40	μА
lu	Input Leakage Current	Vcc = 5.5V, Vin = 0V to Vcc			
	(Data)		_	10	μА
Iro	Output Leakage Current	CS = VIH, VOUT = 0V to VCC, VCC = Max.		10	μА
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.		0.4	V
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4		V

# DC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 5%, TA = 0°C to +70°C)

Symbol	Parameter	Test Condition	40MHz	33MHz	Unit
ICC1	Operating Power Supply Current	CS = V <sub>IL</sub> Outputs Open Vcc = Max., f = 0 <sup>(1)</sup>	520	520	mA
ICC2	Dynamic Operating Current	CS = V <sub>IL</sub> Outputs Open Vcc = Max., f = fMAX <sup>(1)</sup>	960	880	mA

NOTE:

2835 tbl 08

2835 tbl 06

1. At f = fMax, address and data inputs are cycling at the maximum frequency of read cycles of 1/tnc. f = 0 means no input lines change.

7

## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2835 tibl 09

+5V

480Ω

DATA OUT

255Ω

50pF\*

2835 drw 03

Figure 1. Output Load

Figure 1. Output Load (for tonz, tchz, tolz and tclz)

\*including scope and jig

# AC ELECTRICAL CHARACTERISTICS (Vcc = $5.0V \pm 5\%$ , TA = $0^{\circ}$ to +70°C)

		40 MHz 33 MHz			1	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tcyc	Clock Cycle Time	25	I	30		ns
tcH	Clock Pulse HIGH	10		11	_	ns
tcL	Clock Pulse LOW	10	1	11		ns
ts1	Set-up Time (ADS, WE, CS)	4		4		ns
ts2	Set-up Time (Address, Input Data)	5	1	5	_	ns
tH1	Hold Time (CS↓ Input Data)	1		1	_	ns
tH2	Hold Time (CS↑, WE, Address)	2		2		ns
tadsh	Hold Time (ADS)	3	_	3		ns
top	Clock to Data Valid	_	19		24	ns
tDC	Data Valid After Clock	4	_	4	_	ns
<b>t</b> OE	Output Enable to Output Valid		8	_	9	ns
tolz	Output Enable to Output in Low-Z <sup>(1,2)</sup>	2		2	_	ns
tonz	Output Disable to Output in High-Z <sup>(1,2)</sup>	_	8	_	9	ns


#### NOTES

1. Transition is measured ±200mV from low or high-impedance voltage with load (Figure 2).

2. This parameter is guaranteed, but not tested.

2835 tbl 10


## TIMING WAVEFORM OF BURST READ CYCLE



#### NOTES:

- 1. If ADS goes LOW during a burst cycle, a new address will be loaded and another burst cycle will be started.
- 2. If  $\overline{\text{CS}}$  is taken inactive during a burst read cycle, the burst counter will discontinue counting until  $\overline{\text{CS}}$  input again goes active. The timing of the  $\overline{\text{CS}}$  input for this control of the burst counter must satisfy setup and hold parameters ts and th.
- 3. A-Data from input address. B-Data from input address except Ao is now Ao. C-Data from input address except Ao is now Ao. C-Data from input address except Ao and Ao and Ao and Ao. C-Data from input address except Ao and Ao and Ao. C-Data from input address except Ao and Ao. C-Data from input address except Ao and Ao. C-Data from input address except Ao. C-Data from input addre


## TIMING WAVEFORM OF WRITE CYCLE



### NOTES:

- 1.  $\overline{\text{OE}}$  Must be taken inactive at least as long as toHz + ts before the second rising clock edge of write cycle.
- 2.  $\overline{\text{CS}}$  timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.


## TIMING WAVEFORM OF BURST WRITE CYCLE




#### NOTES:

- 1.  $\overline{\text{OE}}$  Must be taken inactive at least as long as toHz + ts before the second rising clock edge of write cycle.
- 2. A-Data to be written to original input address.
  - B-Data to be written to original input address except Ao is now Ao.
  - C-Data to be written to original input address except A<sub>1</sub> is now A<sub>1</sub>.
  - D-Data to be written to original input address except Ao and A1 are now  $\overline{A}_0$  and  $\overline{A}_1$ .
- 3. If ADS goes low during a burst cycle, a new address will be loaded, and another burst cycle will be started.
- 4. If  $\overline{CS}$  is taken inactive during a burst write cycle the burst counter will discontinue counting until the  $\overline{CS}$  input again goes active. The timing of the  $\overline{CS}$  input for this control of the burst counter must satisfy setup and hold parameters ts and th.  $\overline{CS}$  timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

## PACKAGE DIMENSIONS



## **ORDERING INFORMATION**





# 128KB SECONDARY CACHE MODULE FOR THE INTEL® 1486™

IDT7MB6098A

#### **FEATURES**

- Pin compatible with the Intel 485TurboCache<sup>™</sup> 82485MB
- 128KB direct mapped, write-through, non-sectored, zerowait-state secondary cache module
- Ideal for use with i486-based systems with an Intel 485TurboCache socket
- Uses IDT71589 32K x 9 CacheRAM<sup>™</sup> with burst counter and self-timed write IDT71B74 cache-tag RAM and cache control ASIC
- · Operates with external i486 speeds of up to 33MHz
- · Concurrent snooping is supported
- 485TurboCache write-protect strap feature is not supported
- 113 lead FR-4 QIP (Quad in-Line Package)
- Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL-compatible
- For SIMM package version refer to the IDT7MP6104
- For 256KB version refer to the IDT7MP6105


#### DESCRIPTION

The IDT7MB6098A is a pin-compatible replacement for the Intel 485TurboCache 82485MB. The module is a 128KB direct-mapped, write-through, non-sectored, zero-wait-state secondary cache and is ideal for use with many i486-based systems that have an Intel 485TurboCache socket. The IDT7MB6098A uses four IDT7158932Kx9 CacheRAMs, two IDT71B748Kx8 cache-tag RAMs and two IDT74FCT162373 Double-Density™16-bit latches in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board along with an ASIC based cache controller. Extremely high speeds are achieved using IDT's high-performance, high-reliability BiCMOS and CMOS technologies.

The quad in-line package (QIP) package configuration allows 113 leads to be placed on a package 2.9" long by 2.0" wide and 0.280" tall. SIMM package versions are available, please refer to the IDT7MP6104 datasheet. For 256KB upgrade to the IDT7MP6104, refer to the IDT7MP6105.

Multiple GND pins and on-board decoupling capacitors provide maximum noise protection. All inputs and outputs of the IDT7MB6098A are TTL-compatible and operate from a single 5V power supply.

## **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark and CacheRAM and Double-Density are trademarks of Integrated Device Technology, Inc. All others are trademarks of their respective companies.

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1993

2897 drw 02

2897 tbl 02

# PIN CONFIGURATION(1)

									_		
GND	A1 ●	• A2	RESET			CS	A4	•	•	A5	GND
CLK	B1 ●	<ul> <li>B2</li> </ul>	M/ĪŌ		7	CRDY	B4	•	•	B5	CKEN
RESV	C1 ●	<ul><li>C2</li></ul>	FLUSH		C	BRDY	C4	•	•	C5	BRDYO
BLAST	D1 ●	<ul><li>D2</li></ul>	EADS			Vcc	D4	•	•	D5	SKEN
BOFF	E1 ●	<ul><li>E2</li></ul>	Vcc			WP	E4	•	•	E5	START
ADS	F1 ●	<ul><li>F2</li></ul>	W/R			Do	F4	•	•	F5	GND
GND	G1 ●	<ul> <li>G2</li> </ul>	NC <sup>(2)</sup>			D2	G4	•	•	G5	D1
BE₀	H1 ●	<ul> <li>H2</li> </ul>	BE			GND	H4	•	•	H5	Dз
BE₂	l1 •	<ul><li>12</li></ul>	BE₃			D5	14	•	•	15	D4
<b>A</b> 2	J1 ●	<ul> <li>J2</li> </ul>	GND			D7	J4	•	•	J5	D <sub>6</sub>
Vcc	K1 ●	<ul> <li>K2</li> </ul>	Аз			D8	K4	•	•	K5	GND
. A4	L1 ●	<ul><li>L2</li></ul>	<b>A</b> 5			D10	L4	•	•	L5	D9
<b>A</b> 6	M1 ●	<ul><li>M2</li></ul>	<b>A</b> 7			Vcc	M4	•	•	M5	D11
<b>A</b> 9	N1 ●	<ul><li>N2</li></ul>	<b>A</b> 8			D13	N4	•	•	N5	D12
<b>A</b> 10	O1 •	<ul><li>O2</li></ul>	Vcc			D15	04	•	•	O5	D14
GND	P1 ●	<ul><li>P2</li></ul>	A11			DPo	P4	•	•	P5	GND
A31	Q1 •	<ul><li>Q2</li></ul>	<b>A</b> 12			D16	Q4	•	•	Q5	DP1
A14	R1 ●	<ul><li>R2</li></ul>	A13			GND	R4	•	•	R5	D17
A15	S1 ●	<ul><li>S2</li></ul>	GND			D19	S4	•	•	S5	D18
A17	T1 ●	<ul><li>T2</li></ul>	<b>A</b> 16			D21	T4	•	•	T5	D20
A19	U1 ●	<ul><li>U2</li></ul>	<b>A</b> 18			D22	U4	•	•	U5	Vcc
Vcc	V1 ●	<ul><li>V2</li></ul>	<b>A</b> 20			D24	V4	•	•	V5	D23
<b>A</b> 22	W1 •	<ul><li>W2</li></ul>	<b>A</b> 21			GND	W4	•	•	W5	D25
<b>A</b> 23	X1 ●	<ul><li>X2</li></ul>	Vcc			D27	X4	•	•	X5	D26
<b>A</b> 25	Y1 ●	<ul><li>Y2</li></ul>	A24			D29	Y4	•	•	Y5	D28
A27	Z1 ●	<ul><li>Z2</li></ul>	<b>A</b> 26			D30	Z4	•	•	<b>Z</b> 5	D31
<b>A</b> 29	AA1 ●	<ul> <li>AA2</li> </ul>	<b>A</b> 28			DP2	AA4	•	•	AA5	DР3
GND	BB1 ●	<ul> <li>BB2</li> </ul>	<b>A</b> 30	PRSN	BB3 🕳	Vcc	BB4	•	•	BB5	GND
		-									

QIP

TOP VIEW

1. Pin G2 is WPSTRP on the Intel 485Turbocache. This signal is not used by the IDT7MB6098A and is N.C. (No Connect).

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	∘c
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE:

NOTE:

2897 tbl 0

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	ΟV	5.0V ± 5%

2897 tbl 03

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	٧
GND	Supply Voltage	0.0	0.0	0.0	٧
ViH	Input HIGH Votage	2.2	_	6.0	٧
VIL	Input LOW Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

1. VIL = -3.0V for pulse width less than 5ns.

# CAPACITANCE<sup>(1)</sup>

 $(TA = +25^{\circ}C, f = 1.0 MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance (Address, Control)	VIN = 0V	15	pF
Cin	Input Capacitance (Clock)	VIN = OV	45	pF
Соит	Output Capacitance (Control)	VIN = 0V	15	pF
CI/O	Data I/O Capacitance	Vout = 0V	10	pF

NOTE

1. These parameters are guaranteed by design but not tested.

2897 tbl 04

# PIN DESCRIPTION

Symbol	Parameter	Type	Active	Description
CLK	Clock	Input	N/A	This input is the timing reference for all of the IDT7MB6098A's functions. It is the same as the i486 CLK input.
RESET	Reset Cache	Input	HIGH	A synchronous positive-true reset input, which invalidates all cache locations and resets the cache control logic.
ADS	Address Strobe	Input	LOW	ADS is connected to the ADS# pin of the i486 CPU. It is used by the IDT7MB6098A to start any read or write cycle. $\overline{CS}$ must be asserted for $\overline{ADS}$ to be recognized.
M/ <u>IO</u>	Memory/IO	Input	N/A	This pin is used by the i486 to indicate whether the current cycle is a memory or I/O cycle. I/O cycles are not cacheable by the IDT7MB6098A.
W/R	Write/Read	Input	N/A	Write cycles are indicated by a HIGH level on this pin, and read cycles are indicated by a LOW level.
START	Memory Start	Output	LOW	During a cache read miss cycle or a write cycle, the START pin signals that the main memory system should service the current access.
BRDYO	Burst Ready Out	Output	LOW	This is the IDT7MB6098A's means of signaling to the i486 that cache data is ready to be sampled.
CBRDY	Cache Burst Ready In	Input	LOW	This is the system input to the IDT7MB6098A to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MB6098A during a burst access.
CRDY	Cache Ready In	Input	LOW	This is the system input to the IDT7MB6098A to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MB6098A during a non-burst access.
BLAST	Burst Last	Input	LOW	This i486 output indicates to the IDT7MB6098A cache control logic that the current cycle is the last cycle of a burst access.
BOFF	Backoff	Input	LOW	This signal is used to stall the IDT7MB6098A. The IDT7MB6098A will also put its data bus into a high-impedance state. The IDT7MB6098A will only recognize invalidation cycles when BOFF is asserted.
PRSN	Presence	Output	LOW	This pin is hardwired to ground. It tells the system logic that the IDT7MB6098A is plugged into the system.
A2-A31	Processor Addresses	Input	N/A	These are the address inputs to the IDT7MB6098A.
BEo-BE3	Byte Enable	Input	LOW	The byte enable inputs are sampled only during CPU write cycles and are only used to control byte writes to valid cache lines during write hit cycles. The timing is the same as for the address input pins.
CS	Chip Select	Input	LOW	Chip select can be used for depth expansion. $\overline{\text{CS}}$ must be asserted for $\overline{\text{EADS}}$ or $\overline{\text{ADS}}$ to be recognized by the IDT7MB6098A.
Do-D31	Processor Data Lines	1/0	N/A	These are the data inputs from either the i486 or the system memory. Do- Dr define the least significant byte while D24-D31 define the most sig- nificant byte.
DP0-DP3	Data Parity	1/0	N/A	These are the parity bits from either the i486 or the system memory. The timing requirements are the same as the data lines.
CKEN	Cache Enable To CPU	Output	LOW	This signal is the cache enable signal generated by the IDT7MB6098A. The IDT7MB6098A will always assert CKEN during T1 cycles and during read hit cycles before the last BRDYO. The IDT7MB6098A will not assert CKEN during read miss cycles.
SKEN	System Cache Enable	Input	LOW	This signal is generated by the system to indicate that a line is cacheable. The IDT7MB6098A will look for SKEN to be asserted at least one cycle before the first word transfer and the cycle before the last word transfer of a line fill.
FLUSH	Flush Cache	Input	LOW	This signal causes the IDT7MB6098A to invalidate its entire cache contents.
WP	Write Protect	Input	HIGH	The write protect input is only sampled during the third transfer of a line fill. If a line is flagged as write protected during a line fill, it is considered non-cacheable.
WPSTRP	Write Protect Strap	N/A	N/A	This signal is not used by the IDT7MB6098A.
<u></u> <u> </u> <u> </u>	Valid External Address	Input	LOW	This signal indicates that an invalidation address is present on the IDT7MB6098A address bus. $\overline{\text{CS}}$ must be asserted for $\overline{\text{EADS}}$ to be rec-

2897 tbl 05

### **FUNCTIONAL DESCRIPTION**

## **Basic Operation**

The IDT7MB6098A is a complete secondary cache subsystem designed to replace the Intel TurboCache485. The IDT7MB6098A is designed to support zero-wait-state line reads, i.e. four words of data in five clocks. The IDT7MB6098A supports all of the following bus cycles: read hit, read miss, write hit, write miss, invalidation and backoff. The IDT7MB6098A also features single pin reset and cache flush capabilities.

The IDT7MB6098A latches the address on the input of the module at the beginning of any read, write or invalidation cycle. The address remains latched for one cycle after the initiation of a read or write, and the address remains latched for two cycles after the initiation of an invalidation.

#### Reset

The IDT7MB6098A is reset when RESET is asserted. Asserting RESET will invalidate the entire contents of the cache, and reset the control logic of the cache. The cache will be reset regardless of the state of other control signals when RESET is asserted.

#### Flush

The entire cache contents of the IDT7MB6098A is invalidated when the  $\overline{\text{FLUSH}}$  input is asserted. The cache will be invalidated regardless of the state of other control signals when  $\overline{\text{FLUSH}}$  is asserted.  $\overline{\text{FLUSH}}$  will not reset the cache control logic.

## Read

The IDT7MB6098A recognizes the initiation of a read cycle when both  $\overline{ADS}$  and  $\overline{CS}$  are sampled LOW with M/ $\overline{IO}$  HIGH and W/ $\overline{R}$  LOW. As soon as the address is valid at the input of the module, the IDT7MB6098A begins its tag look-up. If the input address is not contained in the cache, then a miss has occurred, and the IDT7MB6098A will wait for the main memory system to service the current access. If the input address is present in the cache, then a hit has occurred, and the IDT7MB6098A will burst back a line of data to the CPU.

The IDT7MB6098A will not accept data returned in zero wait states. The earliest the IDT7MB6098A can accept data is the cycle after START is asserted.

The IDT7MB6098A will consider the data returned from the memory system as cacheable if  $\overline{SKEN}$  is sampled LOW at least one cycle before  $\overline{CBRDY}$  or  $\overline{CRDY}$  is first asserted. The IDT7MB6098A will load the data word returned from the memory system into the cache each time  $\overline{CBRDY}$  or  $\overline{CRDY}$  is sampled LOW. If WP is sampled HIGH during the third word transfer of a line fill, the line is considered write protected, and the line of data is not validated. If the line is not write protected, the IDT7MB6098A will only validate the line of data returned from the memory system if  $\overline{SKEN}$  is sampled LOW the cycle before the last data word is transferred from the memory system, i.e. the fourth time that  $\overline{CBRDY}$  or  $\overline{CRDY}$  is sampled LOW concurrent with  $\overline{CBRDY}$  or  $\overline{CRDY}$  being sampled LOW prior to the last data word transfer.

The IDT7MB6098A will consider the data returned as non-cacheable if  $\overline{CBRDY}$  or  $\overline{CRDY}$  is sampled LOW before, or concurrently, with  $\overline{SKEN}$  prior to the first word transfer. Therefore, to avoid a potential performance penalty,  $\overline{SKEN}$  should not be asserted prior to  $\overline{CBRDY}$  or  $\overline{CRDY}$  if the data is considered non-cacheable, since the IDT7MB6098A will invalidate a line of data if  $\overline{SKEN}$  is sampled LOW before  $\overline{CBRDY}$  or  $\overline{CRDY}$  is sampled LOW during a read miss.

The IDT7MB6098A requires that the read miss address (i.e. the address that was valid at the beginning of the read cycle) is present when SKEN is sampled LOW at the beginning of a line fill and again when SKEN is sampled at the end of a line fill. The address must be valid because it is latched at these times to invalidate a line at the beginning of the fill and then to validate the line at the end of the line fill. When the address is latched at the end of the line fill, it will remain latched until the last data word of the line is written to the cache.

If the IDT7MB6098A detects that the input address is contained in the cache, the IDT7MB6098A will supply data to the CPU. The IDT7MB6098A starts bursting data back to the CPU in the first T2 cycle. The IDT7MB6098A then transfers a new data word in each subsequent T2 cycle until BLAST is asserted to the cache. The IDT7MB6098A also forces START HIGH and BRDYO LOW in the first T2 cycle. CKEN is asserted during the T1 cycle and again in the second, and subsequent, T2 cycles during a read hit.

#### Write

The IDT7MB6098A recognizes the initiation of a write cycle when both ADS and CS are sampled LOW with M/IO HIGH and W/R HIGH. As soon as the address is valid at the input of the module, the IDT7MB6098A begins its tag look-up. If the input address is contained in the cache, then a write hit has occurred, and the cache contents are updated when CRDY or CBRDY is returned from the system. The IDT7MB6098A requires the address to be valid in the cycle that the data is written to the cache, i.e. when CRDY or CBRDY is returned from the system; this requirement should have no impact at the system level since the i486 will maintain both the address and data on its outputs until the write cycle is completed. If the input address is not contained in the cache, then a write miss has occurred, the IDT7MB6098A ignores the write, and the cache contents are not updated. For both write hits and write misses the IDT7MB6098A will assert START until CRDY or CBRDY is returned from the system.

#### Invalidation

An invalidation is initiated by the simultaneous assertion of  $\overline{EADS}$  and  $\overline{CS}$ . If  $\overline{EADS}$  and  $\overline{ADS}$  are asserted simultaneously,  $\overline{ADS}$  is ignored since invalidations have priority. At the initiation of an invalidation, the IDT7MB6098A begins its tag look-up. If the line is found in the cache, the line will be invalidated. The IDT7MB6098A requires two cycles after the assertion of  $\overline{EADS}$  to invalidate a line; therefore, invalidations can only occur every third cycle. The IDT7MB6098A ignores invalidations only if an address is currently latched in the address latch. Therefore, the IDT7MB6098A ignores invalidations at the following times: the cycle after the initiation of a read or write cycle, the cycle after  $\overline{SKEN}$  is first sampled LOW

during a line fill, the cycle(s) after sampling SKEN LOW concurrent with (or after) the third word transfer and prior to the fourth word transfer of a line fill, and the two cycles following a previous invalidation.

#### **Backoff**

A cache backoff is initiated by the assertion of BOFF. BOFF interrupts any other cache cycle that the IDT7MB6098A is

servicing. The cycle after BOFF is sampled LOW, the IDT7MB6098A will float its data bus, and the output control signals are driven to their idle levels, i.e. CKEN LOW, START HIGH and BRDYO HIGH. When BOFF is asserted, the IDT7MB6098A ignores all cache cycles except for invalidations; however, the IDT7MB6098A will still recognize the assertion of RESET or FLUSH when BOFF is asserted.

## DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 5\%, TA = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Symbol	Parameter	Test Condition	Min.	Max.	Unit
[lu]	Input Leakage Current (Address, Data, Control)	Vcc = Max, Vin = GND to Vcc	_	10	μА
[lu]	Input Leakage Current (Clock)	Vcc = Max, Vin = GND to Vcc	_	50	μА
llo	Output Leakage Current	VOUT = 0V to VCC, VCC = Max.		10	μΑ
Vold	Output LOW Voltage (Data)	IOL = 8mA, VCC = Min.		0.4	٧
Volc	Output LOW Voltage (Control)	lot = 12mA, Vcc = Min.		0.5	٧
Vohd	Output HIGH Voltage (Data)	IOH = -4mA, Vcc = Min.	2.4		V
Vонс	Output HIGH Voltage (Control)	IOH = -2mA, Vcc = Min.	2.4		٧
lcc	Operating Power Supply Current	Vcc = Max., <del>CS</del> ≤ ViL, f = fмax, Outputs Open	_	1350	mA

2897 tbl 06

## AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2897 tbl 07





Figure 1. Output Load



2897 drw 04

\*including scope and jig

Figure 2. Output Load (for tonz, tchz, tolz and tclz)


# AC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 5\%, TA = 0^{\circ} to +70^{\circ}C)$ 

		7MB609	8SA33K	
Symbol	Parameter	Min.	Max.	Unit
t1	Clock Period	30		ns
t2	Clock HIGH Time	11		ns
tз	Clock LOW Time	11		ns
t4	A2-A31, BE0-BE3 Set-up Time	13		ns
t5	A2-A31, BE0-BE3 Hold Time	10	_	ns
t6	A4-A31 Line Fill Set-up Time	5		ns
<b>t</b> 7	ADS, M/IO, W/R Set-up Time	13		ns
<b>t</b> 8	ADS, M/IO, W/R Hold Time	3		ns
t9	BLAST, CS Set-up Time	9	_	ns
t10	BLAST, CS Hold Time	_3		ns
t11	CRDY, CBRDY Set-up Time	11		ns
t12	CRDY, CBRDY Hold Time	3		ns
<b>t</b> 13	SKEN Set-up Time	9		ns
t14	SKEN Hold Time	3	_	ns
t15	Do-D31, DPo-DP3 Set-up Time	_ 5		ns
<b>t</b> 16	Do-D31, DPo-DP3 Hold Time	3	_	ns
t17	EADS Set-up Time	9		ns
<b>t</b> 18	EADS Hold Time	3	_	ns
t19	A4-A31 Set-up Time (Snoop)	6		ns
t20	A4-A31 Hold Time (Snoop)	10	<u> </u>	ns
<b>t</b> 21	RESET, FLUSH Set-up Time	9		ns
<b>t</b> 22	RESET, FLUSH Hold Time	3		ns
<b>t</b> 23	RESET, FLUSH Pulse Width	80		ns
t24	BRDYO Valid		16	ns
t25	CKEN Valid		15	ns
<b>t</b> 26	START Valid		16	ns
<b>t</b> 27	Do-D31, DPo-DP3 Valid (Read Hit)		24	ns
<b>t</b> 28	WP Set-up Time	9		ns
t29	WP Hold Time	3	<u> </u>	ns
t30	BOFF Set-up Time	9	_	ns
<b>t</b> 31	BOFF Hold Time	3	_	ns

2897 tbl 08

# TIMING WAVEFORM OF A READ HIT CYCLE (READ LINE)(1)




NOTE:

1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.


### 2897 drw 05

# TIMING WAVEFORM OF A RESET OPERATION




\_\_\_\_

# TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE)(1)



1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.


# TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE)(1) (WRITE PROTECTED)



NOTE:

1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.

# TIMING WAVEFORM OF A CACHE INVALIDATION(1)




NOTE:


1. If EADS and ADS are asserted simultaneously, ADS is ignored.

2897 drw 09

## TIMING WAVEFORM OF A BACKOFF OPERATION



# TIMING WAVEFORM OF A WRITE CYCLE<sup>(1, 2)</sup>



## NOTES:


2897 drw 11 1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.


2. For a write hit, data in the IDT7MB6098A is updated.

7.16 11


2897 drw 12

## **PACKAGE DIMENSIONS**





## **ORDERING INFORMATION**



# 128KB/256KB SECONDARY CACHE MODULE FOR THE INTEL i486™

IDT7MP6104 IDT7MP6105

## **FEATURES**

- 128KB/256KB direct mapped, write-through, non-sectored, zero-wait-state secondary cache module
- · Ideal for use with i486-based systems
- Uses IDT71589 32K x 9 CacheRAM<sup>™</sup> with burst counter and self-timed write and IDT71B74 cache-tag RAM
- Operates with external i486<sup>™</sup> speeds of 25 and 33MHz
- · Concurrent snooping is supported
- · Software Instruction flushing is supported
- Write-protect function is detailed in IDT Technical Note TN-14
- 64-position dual read-out SIMM (Single In-line Memory Module) with 128 leads
- Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL-compatible


#### DESCRIPTION

The IDT7MP6104/7MP6105 is a 128KB/256KB direct-mapped, write-through, non-sectored, zero-wait-state secondary cache and is ideal for use with many i486-based systems. The IDT7MP6104/7MP6105 uses IDT71589 32K x 9 CacheRAMs, IDT71B74 8K x 8 cache-tag RAMs, IDT74FCT162373 Double-Density™16-bit latches along with cache control logic in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board. Extremely high speeds are achieved using IDT's high-performance, -high-reliability BiCMOS and CMOS technologies.

The dual read-out SIMM package configuration allows 128 signal leads to be placed on a package 3.85" x 0.215" x 1.3" (LxWxH) for the 7MP6104 version while the 7MP6105 has a width of 0.420".

All inputs and outputs of the IDT7MP6104/7MP6105 are TTL-compatible and operate from a single 5V power supply. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

## **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark and CacheRAM and Double-Density are trademarks of Integrated Device Technology, Inc All others are trademarks of their respective companies.

SEPTEMBER 1993

## PIN CONFIGURATION(1)

IGURA	AHOr	4		
GND RESET VCC NIGHT STORY WINC RESET VCC NIGHT STORY WINC RESET VCC NIGHT STORY WINC RESET VCC RESET VCC RESET VCC RESET	65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 100 101 102 103 104 105 106 107 108 109 109 100 101 101 101 101 101	SIMM	1 2 3 4 4 5 6 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 12 22 32 24 25 26 27 28 29 31 32 23 33 4 4 4 4 5 6 6 7 8 8 9 10 11 12 13 14 15 16 17 18 19 20 12 23 24 25 6 6 13 24 25 6 6 16 26 16 26 16 16 26 16 16 16 16 16 16 16 16 16 16 16 16 16	GND CLK VCC NC CLK VCC NC D/C BLAST BOFF GND W/E BE3 CS CKEN GND BRDYO START NC NC NC NC NC NC NC NC NC NC NC NC NC

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
Ta	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTE:

2904 tbl 01

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	٧
GND	Supply Voltage	0	0	0.0	٧
ViH	Input High Votage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5(1)	_	0.8	٧

#### NOTE:

2904 tbl 02

1. VIL = -3.0V for pulse width less than 5ns.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 5%

2904 tbl 03

## CAPACITANCE(1, 2)

 $(TA = +25^{\circ}C, f = 1.0 MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Condition	7MP6104/5	Unit
Cin	Input Capacitance (Address, Control)	V:N = 0V	15/25	pF
Cin	Input Capacitance (CLK)	VIN = 0V	45/80	pF
Соит	Output Capacitance (Control)	VIN = 0V	15/15	pF
CI/O	Data I/O Capacitance	Vout = 0V	10/20	рF

#### NOTES:

2904 tbl 04

- 1. These parameters are guaranteed by design but not tested.
- 2. These parameters are maximum values.

## **ID TRUTH TABLE**

ID1	ID0	Cache Size
1	1	128KB cache module
1	0	256KB cache module
0	1	512KB cache module
0	0	1MB cache module

2904 tbl 05

# 1. Module pins 63 and 127 are used to identify the size of the cache present in the socket. Consult the ID Truth Table for more details.

NOTE:

**TOP VIEW** 

# **PIN DESCRIPTION**

Symbol	Parameter	Туре	Active	Description
CLK	Clock	Input	N/A	This input is the timing reference for all of the IDT7MP6104/5's functions. It is the same as the i486 CLK input.
RESET	Reset Cache	Input	HIGH	A synchronous positive-true reset input, which invalidates all cache locations and resets the cache control logic.
ADS	Address Strobe	Input	LOW	ADS is connected to the ADS# pin of the i486 CPU. It is used by the IDT7MP6104/5 to start any read or write cycle. CS must be asserted for ADS to be recognized.
M/ĪŌ	Memory/IO	Input	N/A	This pin is used by the i486 to indicate whether the current cycle is a memory or I/O cycle. I/O cycles are not cacheable by the IDT7MP6104/5.
W/R	Write/Read	Input	N/A	Write cycles are indicated by a HIGH level on this pin, and read cycles are indicated by a LOW level.
D/C	Data/Control	Input	N/A	This pin is connected to the D/C# pin of the i486 CPU. It is used by the IDT7MP6104/5 in conjunction with $M\overline{10}$ , $W/\overline{R}$ , and $\overline{BE}_{0-3}$ to determine when a software flush is being executed by the i486.
START	Memory Start	Output	LOW	During a cache read miss cycle or a write cycle, the START pin signals that the main memory system should service the current access.
BRDYO	Burst Ready Out	Output	LOW	This is the IDT7MP6104/5's means of signaling to the i486 that cache data is ready to be sampled.
CBRDY	Cache Burst Ready In	Input	LOW	This is the system input to the IDT7MP6104/5 to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MP6104/5 during a burst access.
CRDY	Cache Ready In	Input	LOW	This is the system input to the IDT7MP6104/7MP6105 to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MP6104/5 during a non-burst access.
BLAST	Burst Last	Input	LOW	This i486 output indicates to the IDT7MP6104/5 cache control logic that the current cycle is the last cycle of a burst access.
BOFF	Backoff	Input	LOW	This signal is used to stall the IDT7MP6104/5. The IDT7MP6104/5 will also put its data bus into a high-impedance state. The IDT7MP6104/5 will only recognize invalidation cycles when BOFF is asserted.
PRSN	Presence	Output	LOW	This pin is hard-wired to ground. It tells the system logic that the IDT7MP6104/5 is plugged into the system.
A2-A31	Processor Addresses	Input	N/A	These are the address inputs to the IDT7MP6104/5.
BEo-BE	Byte Enable	Input	LOW	The byte enable inputs are sampled only during CPU write cycles and are only used to control byte writes to valid cache lines during write hit cycles. The timing is the same as for the address input pins.
CS	Chip Select	Input	LOW	Chip select can be used for depth expansion. CS must be asserted for EADS or ADS to be recognized by the IDT7MP6104/5.
Do-D31	Processor Data Lines	1/0	N/A	These are the data inputs from either the i486 or the system memory. Do- Dr define the least significant byte while D24-D31 define the most significant byte.
DP0-DP3	Data Parity	1/0	N/A	These are the parity bits from either the i486 or the system memory. The timing requirements are the same as the data lines.
CKEN	Cache Enable To CPU	Output	LOW	This signal is the cache enable signal generated by the IDT7MP6104/5. The IDT7MP6104/5 will always assert CKEN during T1 cycles and during read hit cycles before the last BRDYO. The IDT7MP6104/5 will not assert CKEN during read miss cycles.
SKEN	System Cache Enable	Input	LOW	This signal is generated by the system to indicate that a line is cacheable. The IDT7MP6104/5 will look for SKEN to be asserted at least one cycle before the first word transfer and the cycle before the last word transfer of a line fill.
FLUSH	Flush Cache	Input	LOW	This signal causes the IDT7MP6104/5 to invalidate its entire cache contents.
WP	Write Protect	Input	HIGH	The write protect input is only sampled during the third transfer of a line fill. If a line is flagged as write protected during a line fill, it is considered non-cacheable.
WPSTRF	Write Protect Strap	N/A	N/A	This signal is not used by the IDT7MP6104/5.
EADS	Valid External Address	Input	LOW	This signal indicates that an invalidation address is present on the IDT7MP6104/5 address bus. CS must be asserted for EADS to be recognized by the IDT7MP6104/5.

## **FUNCTIONAL DESCRIPTION**

## **Basic Operation**

The IDT7MP6104/7MP6105 is a complete secondary cache subsystem designed for use with the Intel i486 CPU. The IDT7MP6104/7MP6105 is designed to support zero-wait-state line reads, i.e. four words of data in five clocks. The IDT7MP6104/7MP6105 supports all of the following bus cycles: read hit, read miss, write hit, write miss, invalidation and backoff. The IDT7MP6104/7MP6105 also features single pin reset and cache flush capabilities.

The IDT7MP6104/7MP6105 latches the address at the input of the module at the beginning of any read, write or invalidation cycle. The address remains latched for one cycle after the initiation of a read or write, and the address remains latched for two cycles after the initiation of an invalidation.

#### Reset

The IDT7MP6104/7MP6105 is reset when RESET is asserted. Asserting RESET will invalidate the entire contents of the cache, and reset the control logic of the cache. The cache will be reset regardless of the state of other control signals when RESET is asserted.

#### Flush

The entire cache contents of the IDT7MP6104/7MP6105 is invalidated when the  $\overline{\text{FLUSH}}$  input is asserted. The cache will be invalidated regardless of the state of other control signals when  $\overline{\text{FLUSH}}$  is asserted.  $\overline{\text{FLUSH}}$  will not reset the cache control logic.

The IDT7MP6104/7MP6105 is also flushed when the i486 executes an INVD or a WBINVD command. The IDT7MP6104/7MP6105 determines the execution of these commands by detecting when the i486 issues a flush special bus cycle. The flush special bus cycle is indicated by the i486 when the D/ $\overline{C}$ =0, M/ $\overline{IO}$ =0, W/ $\overline{R}$ =1,  $\overline{BE}$ 3=1,  $\overline{BE}$ 3=1,  $\overline{BE}$ 3=1,  $\overline{BE}$ 3=1,  $\overline{BE}$ 3=1,  $\overline{A$ 

### Read

The IDT7MP6104/7MP6105 recognizes the initiation of a read cycle when both  $\overline{ADS}$  and  $\overline{CS}$  are sampled LOW with M/  $\overline{IO}$  HIGH and W/ $\overline{R}$  LOW. As soon as the address is valid at the input of the module, the IDT7MP6104/7MP6105 begins its tag look-up. If the input address is not contained in the cache, then a miss has occurred, and the IDT7MP6104/7MP6105 will wait for the main memory system to service the current access. If the input address is present in the cache, then a hit has occurred, and the IDT7MP6104/7MP6105 will burst back a line of data to the CPU.

The IDT7MP6104/7MP6105 will not accept data returned in zero wait states. The earliest the IDT7MP6104/7MP6105 can accept data is the cycle after START is asserted.

The IDT7MP6104/7MP6105 will consider the data returned from the memory system as cacheable if <u>SKEN</u> is sampled LOW at least one cycle before <u>CBRDY</u> or <u>CRDY</u> is first asserted. The IDT7MP6104/7MP6105 will load the data word returned from the memory system into the cache each time <u>CBRDY</u> or <u>CRDY</u> is sampled LOW. If WP is sampled HIGH during the third word transfer of a line fill, the line is

considered write protected, and the line of data is not validated. If the line is not write protected, the IDT7MP6104/7MP6105 will only validate the line of data returned from the memory system if SKEN is sampled LOW the cycle before the last data word is transferred from the memory system, i.e. the fourth time that CBRDY or CRDY is sampled LOW. The line fill is aborted if BLAST is sampled LOW concurrent with CBRDY or CRDY being sampled LOW prior to the last data word transfer.

The IDT7MP6104/7MP6105 will consider the data returned as non-cacheable if  $\overline{CBRDY}$  or  $\overline{CRDY}$  is sampled LOW before, or concurrently, with  $\overline{SKEN}$  prior to the first word transfer. Therefore, to avoid a potential performance penalty,  $\overline{SKEN}$  should not be asserted prior to  $\overline{CBRDY}$  or  $\overline{CRDY}$  if the data is considered non-cacheable, since the IDT7MP6104/7MP6105 will invalidate a line of data if  $\overline{SKEN}$  is sampled LOW before  $\overline{CBRDY}$  or  $\overline{CRDY}$  is sampled LOW during a read miss.

The IDT7MP6104/7MP6105 requires that the read miss address (i.e. the address that was valid at the beginning of the read cycle) is present when  $\overline{SKEN}$  is sampled LOW at the beginning of a line fill and again when  $\overline{SKEN}$  is sampled at the end of a line fill. The address must be valid because it is latched at these times to invalidate a line at the beginning of the fill and then to validate the line at the end of the line fill. When the address is latched at the end of the line fill, it will remain latched until the last data word of the line is written to the cache.

If the IDT7MP6104/7MP6105 detects that the input address is contained in the cache, the IDT7MP6104/7MP6105 will supply data to the CPU. The IDT7MP6104/7MP6105 starts bursting data back to the CPU in the first T2 cycle. The IDT7MP6104/7MP6105 then transfers a new data word in each subsequent T2 cycle until BLAST is asserted to the cache. The IDT7MP6104/7MP6105 also forces START HIGH and BRDYO LOW in the first T2 cycle. CKEN is asserted during the T1 cycle and again in the second, and subsequent, T2 cycles during a read hit.

## Write

The IDT7MP6104/7MP6105 recognizes the initiation of a write cycle when both  $\overline{ADS}$  and  $\overline{CS}$  are sampled LOW with M/ IO HIGH and W/R HIGH. As soon as the address is valid at the input of the module, the IDT7MP6104/7MP6105 begins its tag look-up. If the input address is contained in the cache, then a write hit has occurred, and the cache contents are updated when CRDY or CBRDY is returned from the system. The IDT7MP6104/7MP6105 requires the address to be valid in the cycle that the data is written to the cache, i.e. when CRDY or CBRDY is returned from the system; this requirement should have no impact at the system level since the i486 will maintain both the address and data on its outputs until the write cycle is completed. If the input address is not contained in the cache, then a write miss has occurred, the IDT7MP6104/7MP6105 ignores the write, and the cache contents are not updated. For both write hits and write misses the IDT7MP6104/7MP6105 will assert START until CRDY or CBRDY is returned from the system.

#### Invalidation

An invalidation is initiated by the simultaneous assertion of EADS and CS. If EADS and ADS are asserted simultaneously, ADS is ignored since invalidations have priority. At the initiation of an invalidation, the IDT7MP6104/7MP6105 begins its tag look-up. If the line is found in the cache, the line will be invalidated. The IDT7MP6104/7MP6105 requires two cycles after the assertion of EADS to invalidate a line; therefore, invalidations can only occur every third cycle. The IDT7MP6104/7MP6105 ignores invalidations only if an address is currently latched in the address latch. Therefore, the IDT7MP6104/7MP6105 ignores invalidations at the following times: the cycle after the initiation of a read or write cycle, the cycle after SKEN is first sampled LOW during a line fill, the cycle(s) after sampling SKEN LOW concurrent with (or after)

the third word transfer and prior to the fourth word transfer of a line fill, and the two cycles following a previous invalidation.

#### **Backoff**

A cache backoff is initiated by the assertion of BOFF. BOFF interrupts any other cache cycle that the IDT7MP6104/7MP6105 is servicing. The cycle after BOFF is sampled LOW, the IDT7MP6104/7MP6105 will float its data bus, and the output control signals are driven to their idle levels, i.e. CKEN LOW, START HIGH and BRDYO HIGH. When BOFF is asserted, the IDT7MP6104/7MP6105 ignores all cache cycles except for invalidations; however, the IDT7MP6104/7MP6105 will still recognize the assertion of RESET or FLUSH when BOFF is asserted.

## DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 5\%, Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Symbol	Parameter	Test Condition	7MP6104/5 Min.	7MP6104/5 Max.	Unit
lu	Input Leakage Current (Data)	Vcc = Max, Vin = GND to Vcc	_	10/20	μА
[]LI]	Input Leakage Current (Address)	Vcc = Max, Vin = GND to Vcc	_	10	μА
[lu]	Input Leakage Current (Control)	Vcc = Max, Vin = GND to Vcc	-10/-300	10/60	μА
lu	Input Leakage Current (CLK)	Vcc = Max, Vin = GND to Vcc	-50/-380	50/140	μА
ILO	Output Leakage Current	Vout = 0V to Vcc, Vcc = Max.		10/20	μА
Vold	Output Low Voltage (Data)	IOL = 8mA, Vcc = Min.		0.4	٧
Volc	Output Low Voltage (Control)	IOL = 12mA, Vcc = Min.		0.5	٧
Vohd	Output High Voltage (Data)	IOH = -4mA, Vcc = Min.	2.4		V
Voнc	Output High Voltage (Control)	IOH = -2mA, Vcc = Min.	2.4	-	v
Icc	Operating Power Supply Current	Vcc = Max., CS ≤ VIL, f = fMax, Outputs Open		1350/3050	mA

## **AC TEST CONDITIONS**

Input Pulse Levels GND to 3.0V
Input Rise/Fall Times 5ns
Input Timing Reference Levels 1.5V
Output Reference Levels 1.5V
Output Load See Figures 1 and 2





Figure 1. Output Load



\*including scope and jig

Figure 2. Output Load (for tohz, tchz, tolz and tclz)

\_\_\_\_

2904 tbl 07


## **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5.0V \pm 5\%, TA = 0^{\circ} to +70^{\circ}C)$ 

		7MP610	7MP6104/5S33M		
Symbol	Parameter	Min.	Max.	Unit	
t1	Clock Period	_30	_	ns	
t2	Clock HIGH Time	11		ns	
tз	Clock LOW Time	11		ns	
t4	A2-A31, BE0-BE3 Set-up Time	13		ns	
t5	A2-A31, BE0-BE3 Hold Time	10		ns	
t6	A4-A31 Line Fill Set-up Time	5		ns	
t7	ADS, M/IO, W/R, D/C Set-up Time	13		ns	
t8	ADS, M/IO, W/R, D/C Hold Time	3	_	ns	
t9	BLAST, CS Set-up Time	9	_	ns	
t10	BLAST, CS Hold Time	3		ns	
t11	CRDY, CBRDY Set-up Time	11	_	ns	
<b>t</b> 12	CRDY, CBRDY Hold Time	3	[	ns	
t13	SKEN Set-up Time	9		ns	
t14	SKEN Hold Time	3		ns	
t15	Do-D31, DPo-DP3 Set-up Time	5	_	ns	
<b>t</b> 16	Do-D31, DPo-DP3 Hold Time	3	_	ns	
<b>t</b> 17	EADS Set-up Time	9	-	ns	
<b>t</b> 18	EADS Hold Time	3	_	ns	
t19	A4-A31 Set-up Time (Snoop)	6		ns	
<b>t</b> 20	A4-A31 Hold Time (Snoop)	10		ns	
<b>t</b> 21	RESET, FLUSH Set-up Time	9	_	ns	
<b>t</b> 22	RESET, FLUSH Hold Time	3		ns	
<b>t</b> 23	RESET, FLUSH Pulse Width	80	_	ns	
t24	BRDYO Valid	_	16	ns	
t25	CKEN Valid	_	15	ns	
<b>t</b> 26	START Valid	_	16	ns	
<b>t</b> 27	Do-D31, DPo-DP3 Valid (Read Hit)		24	ns	
<b>t</b> 28	WP Set-up Time	9	_	ns	
t29	WP Hold Time	3		ns	
t30	BOFF Set-up Time	9	_	ns	
<b>t</b> 31	BOFF Hold Time	3		ns	

2904 tbl 09

# TIMING WAVEFORM OF A READ HIT CYCLE (READ LINE)(1)




NOTE:


2904 drw 05

1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.

## TIMING WAVEFORM OF A RESET OPERATION




# TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE)(1)



1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.

# TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE)(1) (WRITE PROTECTED)




NOTE

1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.

2904 drw 09


# TIMING WAVEFORM OF A CACHE INVALIDATION(1)



NOTE:


1. If EADS and ADS are asserted simultaneously, ADS is ignored.

## TIMING WAVEFORM OF A BACKOFF OPERATION



7.17 10

# TIMING WAVEFORM OF A WRITE CYCLE<sup>(1, 2)</sup>




### NOTES:


- RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.
   For a write hit, data in the IDT7MP6104/7MP6105 is updated.


## **PACKAGE DIMENSIONS**

## 7MP6104




### 7MP6105





#### 2904 drw 13

## **ORDERING INFORMATION**





# 128KB/256KB SECONDARY CACHE MODULE FOR THE INTEL® i486™

ADVANCE INFORMATION IDT7MP6118 IDT7MP6119

### **FEATURES**

- 128KB/256KB direct mapped, non-sectored, zero-waitstate secondary cache module
- · Write-through and write-back functions supported
- · Concurrent snooping is supported
- · Software Instruction flushing is supported
- · Ideal for use with i486-based systems
- Uses the IDT71589 32K x 9 CacheRAM™ with burst counter and self-timed write and the IDT71B74 cache-tag RAM
- . Operates with external i486™ speeds of 33MHz
- 64 position dual read-out SIMM (Single In-line Memory Module) with 128 leads
- Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL-compatible

## DESCRIPTION


The IDT7MP6118/19 is a 128KB/256KB direct-mapped, non-sectored, zero-wait-state secondary cache supporting write-through, write-back functions and is ideal for use with many i486-based systems. The IDT7MP6118/19 uses IDT71589 32K x 9 CacheRAMs, IDT71B74 8K x 8 cache-tag RAMs along with cache control logic in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board. Extremely high speeds are achieved using IDT's high-performance, high-reliability BiCMOS and CMOS technologies.

The IDT7MP6118/19 supports zero-wait-state operation (2-1-1-1 cycles) at 33MHz during read and write cycles if the data is in the cache.

The dual read-out SIMM package configuration allows 128 signal leads to be placed on a package  $3.85^{\circ} \times 1.5^{\circ}$  (L x W) and is intended for use with dual read-out SIMM sockets. The IDT7MP6118 module thickness is  $0.210^{\circ}$  and the IDT7MP6119 module thickness is  $0.365^{\circ}$ .

All inputs and outputs of the IDT7MP6118/19 are TTL-compatible and operate from a single 5V power supply. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

## FUNCTIONAL BLOCK DIAGRAM(1)



The IDT logo is a registered trademark and CacheRAM and Double-Density are trademarks of Integrated Device Technology, Inc. All others are trademarks of their respective companies.

**COMMERCIAL TEMPERATURE RANGE** 

**AUGUST 1993** 

# PIN CONFIGURATION(1,2)

NFIGURA	TION(1,2)		
GND	65	1	GND
	66	2	
RESET	67	3	CLK
Vcc	68	4	Vcc
INV	1		CBOFF#
M/IO#	69	5	D/C#
FLUSH#	70	6	BLAST#
EADS#	71	7	SBOFF#
GND	72	8	GND
ADS#	73	9	W/R#
BE#o	74	10	BE#1
BE#2	75	11	BE#3
PWT	76	12	CS#
CRDY#	77	13	CKEN#
GND	78	14	GND
BRDY#	79	15	PULL UP
SKEN#	80	16	START#
(See Note 2)	81	17	CHITM#
PRSN#	82	18	HITM#
WB/WT#	83	19	LOCK#
ID2	84	20	PCD
A2	85	21	Аз
Vcc	86	22	Vcc
A4	87	23	A5
A6	88	24	A7
As	89	25	<b>A</b> 9
A10	90	26	A11
A12	91	27	A13
A14	92	28	A15
A16	93	29	A17
GND	94	30	GND
A18	95	31	A19
A20	96	32	A21
A22	97	33	A23
A24	98	34	A25
A26	99	35	A27
A28	100	36	A29
A30	101	37	A31
GND	102	38	GND
Do	103	39	D1
D <sub>2</sub>	104	40	Dз
D <sub>4</sub>	105	41	D5
Vcc	106	42	Vcc
D <sub>6</sub>	107	43	D7
GND	108	44	GND
DPo	109	45	DP1
D <sub>8</sub>	110	46	D <sub>9</sub>
D10	111	47	D11
D12	112	48	D13
GND	113	49	GND
D14	114	50	D15
D16	115	51	D17
D18	116	52	D19
D20	117	53	D21
GND	118	54	GND
D22	119	55	D23
DP2	120	56	DР3
D24	121	57	D <sub>25</sub>
D26	122	58	D27
GND	123	59	GND
D <sub>28</sub>	124	60	D29
D30	125	61	D31
Vcc	126	62	Vcc
ID <sub>1</sub>	127	63	ID <sub>0</sub>
GND	128	64	GND

## **ID TRUTH TABLE**

ID2	ID1	ID0	Description
1	111	1	128KB, write-through.
1	1	0	256KB, write-through
1	0	. 1	512KB, write-through
1	0	0	1MB, write-through
0	1	1	128KB, write-back
0	1	0	256KB, write-back
0	0	1	512KB, write-back
0	0	0	1MB, write-back

3030 tbl 01

SIMM **TOP VIEW**  3030 drw 02

### NOTES:

- Module pins 63, 84 and 127 are used to identify the size of the cache present in the socket. Consult the ID Truth Table for more details.
   Pin 81 must be connected to VCC for proper operation of the module.

# **PIN DEFINITION**

Symbol	Pin Function	I/O	Levei	Description
CLK	Clock	ı	N/A	This is the clock input to the cache. All timing references for the cache are made with respect to this input.
RESET	Reset	ı	HIGH	If RESET is sampled HIGH by the cache, the cache control logic is reset to a known state. In addition, when RESET is sampled HIGH the entire cache contents is invalidated.
FLUSH#	Flush	-	LOW	If FLUSH# is sampled LOW, the cache control logic goes into a flush pending state. While the cache is in a flush pending state, it will continue to service CPU cycles until it detects an I/O cycle. After detecting an I/O cycle, the cache invalidates its entire contents as it searches through the cache for dirty lines. If a line is not dirty, that line is invalidated and all associated flags are cleared. If a line is dirty, that line is written back by the cache and then it is invalidated and the associated flags cleared.
SBOFF#	System Backoff		LOW	This input forces the cache off of the CPU address and data buses When SBOFF# is asserted, the cache will only recognize invalidation and snoop cycles; however, the cache will not write the data back for an invalidation/snoop hit to a dirty line until SBOFF# is deasserted.
CBOFF#	Cache Backoff	0	LOW	This output is asserted by the cache to force the CPU off the bus when the cache detects that a dirty line must be evicted from the cache. If SBOFF# is asserted the cache will not assert CBOFF#, except when the cache detects an invalidation/snoop hit to a dirty line and it does not sample HITM# LOW.
EADS#	External Address Strobe		LOW	This input is used in conjunction with INV by external devices to snoop, or invalidate, a cache line. If EADS# is sampled LOW simultaneous with ADS# LOW during a memory write cycle to a write through line, the cache invalidates the line. If EADS# is sampled LOW simultaneous with ADS# LOW during either a memory write cycle to a write back line or a memory read cycle, the cache ignores EADS#.
INV	Invalidate	l	HIGH	This input is used in conjunction with EADS# to snoop, or invalidate, a cache line. If INV is HIGH the cache will consider the access as an invalidation. If INV is LOW when EADS# is asserted the cache will consider the access as a snoop.
ADS#	Address Strobe	1/0	LOW	This pin is used by external devices to inform the cache that a valid address is present on the input of the cache. This pin is driven by the cache, while the cache is asserting CBOFF#, to evict a dirty line from the cache or to supply dirty data for a snoop hit.
M/IO#	Memory/IO	I/O	N/A	This pin is used by external devices to inform the cache that a memory access is being made when this pin is HIGH, or that an I/O access is being made when this pin is LOW. I/O cycles are not considered cacheable. This pin is driven HIGH by the cache, while the cache is asserting CBOFF#, to evict a dirty line from the cache or to supply dirty data for a snoop hit.
W/R#	Write/Read	I/O	N/A	This pin is used by external devices to inform the cache that either a write is being performed when this pin is HIGH, or that a read is being performed if this pin is LOW. This pin is driven HIGH by the cache, while the cache is asserting CBOFF#, to evict a dirty line from the cache or to supply dirty data for a snoop hit.
D/C#	Data/Control	1/0	N/A	This pin is used by the cache in conjunction with the M/IO#, W/R#,

				BE#(0:3) and A(2) to determine when a special bus cycle is being executed, and the type of special bus cycle being executed. This pin is driven HIGH by the cache, while the cache is asserting CBOFF#, to evict a dirty line from the cache or to supply dirty data for a snoop hit.
START#	Memory Start	0	LOW	This output is asserted by the cache to inform the system that it must service the current memory access. This output is also asserted during write/snoop cycles when ADS# and EADS# are sampled LOW simultaneously and the line is marked write through. START# is driven HIGH if the cache samples SBOFF# LOW.
BRDY#	Burst Data Ready	I/O	LOW	This pin is asserted by the cache when either a read hit is detected, or a write hit is detected and the line is marked as write back. This pin is an input to the cache when the cache detects a read miss, a write miss, or during locked bus cycles. This pin is also an input during write through write cycles. A write cycle is defined as write through if a hit occurs on a line that is marked write through. A write cycle is also considered write through if the cache samples either PCD or PWT HIGH at the initiation of the write cycle.
RDY#	Data Ready	1/0	LOW	This pin is asserted by the cache during the fourth word transfer of a burst cycle being serviced by the cache. This pin is an input to the cache when the cache detects a read miss, a write miss, or during locked bus cycles. This pin is also an input during write through write cycles. A write cycle is defined as write through if a hit occurs on a line that is marked write through. A write cycle is also considered write through if the cache samples either PCD or PWT HIGH at the initiation of the write cycle.
BLAST#	Burst Last	1/0	LOW	This pin is used by the cache to determine the last cycle of a burst cycle. This pin is driven by the cache during a line write, while the cache is asserting CBOFF#, when either evicting a line from the cache, or to supply dirty data for a snoop hit. The cache asserts BLAST# concurrent with the fourth word transfer from the cache.
A(2:31)	Address	1/0	N/A	These are the address lines to the cache. They are inputs to the cache, except when the cache is performing a write cycle for either a line eviction or to supply dirty data for a snoop hit.
BE#(0:3)	Byte Enable	0	LOW	These are the byte enable inputs to the cache. These inputs are sampled during write cycles to control byte writes, and they are used in conjunction with M/IO#, W/R#, D/C# and A(2) to determine when a special bus cycle is being executed. These pins are driven LOW when the cache is performing a write cycle for either a line eviction, or to supply dirty data for a snoop hit.
CS#	Chip Select	-	LOW	This input is sampled at the beginning of all bus cycles and invalidation cycles. If CS# is sampled high at the beginning of the cycle, the cache will not recognize the cycle.
D(0:31)	Data	1/0	N/A	These are the data lines of the cache. The cache will place valid data on these lines during read hits, and when the cache is performing a write cycle for either a line eviction, or to supply dirty data for a snoop hit.
DP(0:3)	Data Parity	1/0	N/A	These are the data parity lines of the cache. Functionality is the same as the data lines described above.
WB/WT#	Write Back/ Write Through	I/O	N/A	WB/WT# is an input to the cache when a line of data is loaded into the cache. If PWT is sampled HIGH at the beginning of a read cycle that results in a cache miss, the value of this pin is ignored and the line returned is considered write through. If PWT is sampled LOW at the beginning of a read cycle, and WB/WT# is sampled HIGH during the first word transfer of a line fill, the line is marked as write back. If PWT is sampled LOW at the beginning of

7.18

		7	
ж.	_	4	
	7		
	•		
-	- 4		
ш	-8		

HITM#	Hit-Modified Input Hit-Modified		LOW	a read cycle, and WB/WT# is sampled LOW during the first word transfer of a line fill, the line is marked as write through. If the line is marked as write back, the cache will update its memory contents without passing the cycle on to other devices during a memory write cycle. If the line is marked as write through, the cache will update its memory contents when the write cycle is serviced by the system. The cache drives this pin when servicing read hit cycles, and when servicing write hit cycles to write back lines. The cache floats this pin during write miss cycles, and during write through write cycles.  This input is used to indicate to the cache that a dirty line is present in the CPU level 1 cache during snoop or invalidation cycles.  This output is asserted by the cache to indicate that a dirty line is
	Output			being accessed in the cache during a memory read bus cycles. The cache also asserts this output when a dirty line is present in the cache during a snoop or invalidation cycle.
CKEN#	Cacheable Data Output	0	LOW	This output is asserted by the cache to indicate whether data from the cache is considered cacheable by the CPU. The cache will assert CKEN# for read hit cycles.
SKEN#	Cacheable Data Input	1	LOW	This input is sampled by the cache to determine whether the data being returned during a read miss is cacheable. SKEN# must be sampled LOW at least one cycle before the first word is transferred to the cache, and SKEN# must also be sampled LOW at least one cycle before the last word is transferred. This input is ignored if either PCD is sampled HIGH, or LOCK# is sampled LOW at the beginning of a read cycle.
PWT	Page Write Through	I/O	HIGH	This input is sampled by the cache at the initiation of memory read and write cycles. If PWT is sampled HIGH at the initiation of a memory read that results in a cache miss, the line returned is automatically considered write through. If PWT is sampled HIGH at the initiation of memory write cycle, the cache ignores the value of its internal write back/write through flag, and it is forced to treat the write cycle as write through. The cache drives this pin LOW, while CBOFF# is asserted, when the cache executes a write cycle to evict a dirty line from the cache or to supply dirty data for a snoop hit.
PCD	Page Cache Disable	I/O	HIGH	If PCD is sampled HIGH at the beginning of a read cycle and the data is contained in the cache, the cache ignores the value of PCD and treats the cycle as a normal cycle. If the data is not contained in the cache, the cache considers the data returned as non-cacheable. If PCD is sampled HIGH at the beginning of a write cycle, the cache ignores its internal write back/write through flag, and it treats the write cycle as write through. The cache drives this pin LOW while CBOFF# is asserted, when the cache executes a write cycle to evict a dirty line from the cache or to supply dirty data for a snoop hit.
LOCK#	Lock	I/O	LOW	If LOCK# is sampled LOW at the beginning of a read cycle and the data in the cache is not dirty, the read cycle is treated as a non-cacheable read miss. If the cache contains dirty data at the read address location requested by the locked cycle, the cache performs a coordinated read cycle. In a coordinated read, the cache supplies data to the CPU, but the memory controller drives RDY# or BRDY# to complete the cycle. If LOCK# is sampled LOW at the beginning of a write cycle, the cache ignores its internal write back/write through flag, and it treats the write cycle as write through. LOCK# assertion is only recognized by the cache if LOCKEN is

				sampled HIGH simultaneously. The cache drives this pin HIGH, while CBOFF# is asserted, when the cache executes a write cycle to evict a dirty line from the cache or to supply dirty data for a snoop hit.
ID(0:2)	ID pins	0	N/A	These pins are used to identify the cache configuration to the system. These pins should be tied to pull-up resistors external to the cache. To produce a logic HIGH level on any ID pin, the pin is a no connect on the module. To produce a logic LOW level on any pin, the pin is hard-wired to ground on the module
PRSN#	Presence	0	LOW	This output informs the system that a cache module is present in the system. This pin is hard-wired to ground on the cache module.
PULL_UP	Pull up	0	HIGH	This output pin corresponds to the BRDYO# output of the IDT7MP6104, and it is tied to VCC through a pull up resistor.

3030 tbl 03

3030 tbl 04

NOTE:

3030 tbl 02

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	٧
GND	Supply Voltage	0	0	0.0	٧
ViH	Input High Voltage	2.2		6.0	V
VIL	Input Low Voltage	-0.5(1)	_	0.8	٧

#### NOTE:

1. VIL = -3.0V for pulse width less than 5ns.

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

3030 tbl 05

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### CAPACITANCE(1, 2)

 $(TA = +25^{\circ}C, f = 1.0 MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Condition	7MP6118/9	Unit
CIN	Input Capacitance (Address, Control)	VIN = 0V	15/15	pF
CIN	Input Capacitance (CLK)	Vin = 0V	45/75	pF
Cour	Output Capacitance (Control)	VIN = 0V	15/15	рF
CI/O	Data I/O Capacitance	Vout = 0V	10/20	рF

#### NOTES

1. These parameters are guaranteed by design but not tested.

2. These parameters are maximum values.

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	ΟV	5.0V ± 5%

3030 tbl 06

### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 5\%, TA = 0^{\circ}C \text{ to } 70^{\circ}C)$ 


Symbol	Parameter	Test Condition	Min.	7MP6118 Max.	7MP6119 Max.	Unit
[ILI]	Input Leakage Current (Data)	Vcc = Max, Vin = GND to Vcc		10	20	μА
[ILI]	Input Leakage Current (Address)	Vcc = Max, Vin = GND to Vcc		10	10	μА
lu	Input Leakage Current (Control)	Vcc = Max, Vin = GND to Vcc	_	10	10	μА
lu	Input Leakage Current (CLK)	Vcc = Max, Vin = GND to Vcc	_	50	90	μА
lLO	Output Leakage Current	Vout = 0V to Vcc, Vcc = Max.	_	10	20	μА
VOLD	Output Low Voltage (Data)	IOL = 8mA, Vcc = Min.		0.4	0.4	٧
Volc	Output Low Voltage (Control)	IOL = 12mA, VCC = Min.	_	0.5	0.5	٧
Vон	Output High Voltage (Data and Control)	loн = -4mA, Vcc = Min.	2.4			V
Icc	Operating Power Supply Current	Vcc = Max., <del>CS</del> ≤ ViL, f = fмax, Outputs Open	_	1250	2400	mA

3030 tbl 06

### **AC TEST CONDITIONS**


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

3030 tbl 07



\*including scope and jig capacitances

Figure 1. Output Load



\*including scope and jig capacitances

Figure 2. Output Load (for tohz, tchz, tolz and tclz)

### AC ELECTRICAL CHARACTERISTICS(1, 2)

 $(Vcc = 5.0V \pm 5\%, TA = 0^{\circ} to +70^{\circ}C)$ 


		331	_	
Symbol	Parameter	Min.	Max.	Uni
t1	Clock Period	30		ns
t2	Clock HIGH Time	11		ns
t3	Clock LOW Time	11		ns
t4	A2-A31, BE#0-3 Set-up Time	13		ns
<b>t</b> 5	A2-A31, BE#0-3 Hold Time	10		ns
t <sub>6</sub>	ADS#, M/IO#, W/R#, D/C# LOCK#, PCD, PWT Set-up Time	10		ns
t7	ADS#, M/IO#, W/R#, D/C# LOCK#, PCD, PWT Hold Time	3		ns
t8	BLAST#, CS# Set-up Time	8		ns
<b>t</b> 9	BLAST#, CS# Hold Time	3	_	ns
<b>t</b> 10	CRDY#, CBRDY# Set-up Time	10		ns
t11	CRDY#, CBRDY# Hold Time	3		ns
<b>t</b> 12	SKEN# Set-up Time	8	_	ns
<b>t</b> 13	SKEN# Hold Time	3		ns
t14	Do-D31, DPo-DP3 Set-up Time	5	_	ns
<b>t</b> 15	Do-D31, DPo-DP3 Hold Time	3	_	ns
<b>t</b> 16	EADS#, INV Set-up Time	8	_	ns
t17	EADS#, INV Hold Time	3		ns
<b>t</b> 18	A4-A31 Set-up Time (Snoop)	6	_	ns
<b>t</b> 19	A4-A31 Hold Time (Snoop)	10	_	ns
<b>t</b> 20	RESET, FLUSH# Set-up Time	8		ns
t <sub>21</sub>	RESET, FLUSH# Hold Time	3	<u> </u>	ns
t22	RESET, FLUSH# Pulse Width	80	_	ns
t23	RDY#, BRDY#, START#, CHITM#, WB/WT#, CKEN# Valid	_	18	ns
t24 <sup>(3)</sup>	RDY#, BRDY#, WB/WT# Float Delay		11	ns
<b>t</b> 25	A2-A31, BE#0-3 S, ADS#, M/IO#, D/C#, BLAST#, LOCK#, PCD, PWT Valid (Writeback)	_	16	ns
<b>t</b> 26	A2-A31, BE#0-3 S, ADS#, M/IO#, D/C#, BLAST#, LOCK#, PCD, PWT Float Delay (Writeback)	_	20	ns
<b>t</b> 27	Do-D31, DPo-DP3 Valid (Read Hit/Writeback)		22	ns
t28	WB/WT# Set-up Time	9	_	ns
t29	WB/WT# Hold Time	3	_	ns
<b>t</b> 30	CBOFF# Valid Time		18	ns
t31	SBOFF# Set-up Time	9	_	ns
<b>t</b> 32	SBOFF# Hold Time	3	_	ns


Please consult the factory for 50MHz versions.

2. AC parameters guaranteed by design.


3. RDY#, BRDY#, WB/WT# Float Delay time is measured from the falling edge of the CLK input.

## PACKAGE DIMENSIONS 7MP6118






## PACKAGE DIMENSIONS 7MP6119



### **ORDERING INFORMATION**





### 128KB/256KB SECONDARY CACHE MODULES FOR THE INTEL® i486™ PROCESSOR

IDT7MP6121 IDT7MP6122

### **FEATURES**

- 128KB/256KB secondary cache module family
- Ideal for use with many Intel i486 CPU-based systems that use the industry standard chipsets
- Operates with external i486 processor speeds of 50MHz
- 64 position dual read-out SIMM (Single In-line Memory Module) with 128 leads
- Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity


### DESCRIPTION

The IDT7MP6121/22 are members of a family of secondary caches that are ideal for use with many Intel i486 CPU-based systems. The IDT7MP6121/22 use IDT's asynchronous SRAMs in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board. High speeds at optimum costs are achieved using IDT's high-performance, high-reliability CMOS technology.

The dual read-out SIMM package configuration allows 128 signal leads to be placed on a package 3.85" long. Depending on which cache configuration is used, the module is a maximum of 0.35" thick and a maximum of 1.05" tall.

The IDT7MP6121/22 operate from single 5V power supply. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

### FUNCTIONAL BLOCK DIAGRAM IDT7MP6122 – 256KB VERSION




2927 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc. All others are trademarks of their respective companies.

COMMERCIAL TEMPERATURE RANGE

**SEPTEMBER 1993** 

### FUNCTIONAL BLOCK DIAGRAM IDT7MP6121 – 128KB VERSION



### **PIN NAMES**

CA4 – CA19	Cache Address Inputs
CA2, CA3B/2, CA3A, CA3B	Bank Cache Address Inputs
D0 - D31	Cache Data Inputs/Outputs
CSA0 - CSA3	Bank A Byte Chip Select Inputs
CSB0 - CSB3	Bank B Byte Chip Select Inputs
WEA0 - WEA3	Bank A Byte Write Enable Inputs
WEB0 - WEB3	Bank B Byte Write Enable Inputs
ŌĒA	Bank A Output Enable Input
ŌĒB	Bank B Output Enable Input
TA4 – TA19	Tag, Dirty Bit Address Inputs
TAG0 – TAG7	Tag Data Inputs/Outputs
DIRTY	Dirty Bit Input/Output
TAGDRTCS	Tag/Dirty Chip Select Input
TAGWE	Tag Write Enable Input
DRTWE	Dirty Bit Write Enable Input
PDo – PD2	Presence Detect Pins
N.C.	No Connect
GND	Ground
Vcc	Power Supply
	2927 tbl 01

### PIN CONFIGURATION(3)

IGUNAI	IOIN'-7		
PD0 PD2 D0 D6 B6 GND D10 D14 D16 D18 D20 GND D22 D24 VCC D26 D30 CSA0 CSA0 CSA1 CSA2 CSA3 GND OEA WEA0	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	65 66 67 68 69 70 71 72 73 74 75 76 77 78 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96	PD1 GND D1 D3 VCC D5 D7 D9 D11 D13 D15 D17 D19 D21 GND D23 D25 VCC D27 D29 D31 N.C.(1) N.C.(1) GND CSBa(2) VCC CSBa(2) VCC CSBa(2) VCC CSBa(2) VCC VCC VCC VCC VCC VCC VCC VCC VCC VC
WEA2 WEA3 TAGWE TAGWE TAGDRICS (1) N.C. CA3A CA10 CA4 CA6 CA10 CA12 CA14 CA16 CA18 GND TA44 TA6 TA8 TA10 TA12 TA14 TA16 TA18 GND TAG0 TAG2 TAG2 TAG4 TAG6 DIRTY	33 34 35 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 60 61 62 63 64	97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 115 116 117 118 119 120 121 122 123 124 125 126 127 128	WEB2 (2 WEB3 (2 WEB3 (2 WEB3 (2 VCC N.C.(1) N.C.(1) N.C.(1) N.C.(1) CA3B GND CA5 CA7 CA9 CA11 CA15 CA17 CA19 GND TA5 TA7 TA19 GND TA11 TA13 TA15 TA15 TA17 TA19 GND TAG3 TAG5 TAG7 VCC

### DUAL READ-OUT SIMM TOP VIEW

### NOTES:

- 2927 drw 03
- These pins are reserved for future use. Please consult the factory for details.
- 2. These pins are N.C. (no connect) on the IDT7MP6121 module.
- 3. The module pinout supports cache sizes up to 1MB.

### PRESENCE DETECT TABLE

			· -	
PD2	PD1	PD0	Size	Module
N.C	N.C.	N.C.	_	no cache present
N.C.	N.C.	GND	_	reserved
N.C.	GND	N.C.	1	reserved
N.C.	GND	GND	128KB	IDT7MP6121
GND	N.C.	N.C.	256KB	IDT7MP6122
GND	N.C.	GND	_	reserved
GND	GND	N.C.	_	reserved
GND	GND	GND	_	reserved

#### 2927 tbl 02

2927 tbl 03

### CAPACITANCE<sup>(1, 2)</sup>

 $(TA = +25^{\circ}C, f = 1.0 MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Condition	7MP6121/22	Unit
CIN1	Input Capacitance (Data Address)	VIN = 0V	50/95	ρĿ
CIN2	Input Capacitance (Tag Address, TAGDRTCS)	VIN = 0V	20	pF
Сімз	Input Capacitance (OEA, OEB)	VIN = 0V	50	pF
CIN4	Input Capacitance (All other controls)	VIN = 0V	14	рF
CI/O1	Data I/O Capacitance	Vout = 0V	14/25	рF
CI/O2	Tag I/O Capacitance	Vout = 0V	12	рF

#### NOTES:

- 1. These parameters are guaranteed by design but not tested.
- 2. These parameters are maximum values.

### RECOMMENDED DC OPERATING CONDITIONS<sup>(1)</sup>

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	٧
GND	Supply Voltage	0	0	0.0	٧
ViH	Input High Votage	2.2		6.0	٧
VIL	Input Low Voltage	-0.5(1)		0.8	٧

### NOTE:

1. VIL = -3.0V for pulse width less than 5ns.

### 2927 tbl 04

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

	Grade	Ambient Temperature	GND	Vcc
I	Commercial	0°C to +70°C	οV	5.0V

2927 tbl 05

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

### NOTE:

2927 tb! 06

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 5\%, Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Symbol	Parameter	Test Condition	7MP6121/22 Min.	7MP6121/22 Max.	Unit
lu	Input Leakage Current (Data)	Vcc = Max, Vin = GND to Vcc	_	10/20	μА
lu	Input Leakage Current (Data Address)	Vcc = Max, Vin = GND to Vcc	_	40/80	μА
IIul	Input Leakage Current (Tag Address, TAGDRTCS)	Vcc = Max, Vin = GND to Vcc		20	μΑ
lu	Input Leakage Current (OEA, OEB)	Vcc = Max, Vin = GND to Vcc		40	μА
lu	Input Leakage Current (Control)	Vcc = Max, Vin = GND to Vcc		10	μА
lLO	Output Leakage Current (Data)	Vour = 0V to Vcc, Vcc = Max., CS ≥ ViH	_	10/20	μА
lto	Output Leakage Current (Tag)	Vout = 0V to Vcc, Vcc = Max., $\overline{CS}$ ≥ ViH		10	μΑ
Vol	Output Low Voltage	IoL = 8mA, Vcc = Min.	_	0.4	٧
Voн	Output High Voltage	Iон = -4mA, Vcc = Min.	2.4	_	٧
Icc	Operating Power Supply Current	Vcc = Max., <del>CS</del> ≤ V <sub>IL</sub> , f = f <sub>M</sub> ax, Outputs Open	<del></del>	935/1525	mA
IsB	Standby Supply Current	Vcc = Max., CS ≥ ViH, f = fмax, Outputs Open	_	300/510	mA
ISB1	Full Standby Supply Current	$\begin{aligned} &\text{Vcc} = \text{Max., } \overline{\text{CS}} \geq \text{Vcc} - 0.2\text{V}, \\ &\text{f} = 0,  \text{Vin} > \text{Vcc} - 0.2\text{V}   \text{or} < 0.2\text{V} \end{aligned}$	_	115/200	mA

2927 tbl 07

### 7

### SRAM CYCLE TIMES(1, 2)

Module Speed	Size	Data	Tag	Dirty
33MHz	128KB	20ns	15ns	15ns
33MHz	256KB	20ns	15ns	15ns

#### NOTES:


2927 tbl 08

- Cycle times are for the SRAMs themselves used on the module. Modules are tested for function only.
- 2. Please consult the factory regarding other speeds.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2927 tbl 09



\*including scope and jig capacitances

DATAOUT \_\_\_\_\_\_5pF\*


\*including scope and jig capacitances

2927 drw 05


Figure 1. Output Load

Figure 2. Output Load (for tohz, tchz, tolz and tclz)


### PACKAGE DIMENSIONS 7MP6121



BACK VIEW



### 7MP6122





# 128KB/256KB/512KB SECONDARY CACHE MODULES FOR THE INTEL® i486™ CPU/82420TX PCI SET

PRELIMINARY IDT7MP6133 IDT7MP6134 IDT7MP6135 IDT7MP6151 IDT7MP6152 IDT7MP6153

### **FEATURES**

- 128KB/256KB/512KB secondary cache module family
- Ideal for use with Intel i486 CPU-based systems that use the Intel 82420TX PCIset core logic
- · Operates with external i486 processor speeds of 33MHz
- · Supports 128MB of cacheable memory
- Low cost low profile cardedge module with 112 leads
- Uses Burndy Computerbus™ connector, part number CELP2X56SC3Z48
- Presence detect pins map directly into 82424TX CDC
- · Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity


### DESCRIPTION

The IDT7MP6133/34/35 and IDT7MP6151/52/53 are members of a family of low-cost secondary caches that are ideal for use with Intel i486 CPU-based systems using the Intel 82420TX PCIset core logic. The IDT7MP6133/34/35 and IDT7MP6151/52/53 use IDT's asynchronous SRAMs and one IDT74FCT162373 balanced drive Double-Density™ latch in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board. High speeds are achieved using IDT's high-performance, high-reliability CMOS technology.

The low-profile cardedge package configuration allows 112 signal leads to be placed on a package 3.15" long. Depending on which cache configuration is used, the module is a maximum of 0.365" thick and a maximum of 1.2" tall.

The IDT7MP6133/34/35 and IDT7MP6151/52/53 operate from single 5V power supply. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

### FUNCTIONAL BLOCK DIAGRAM IDT7MP6133/51 AND IDT7MP6135/53 – 128KB/512KB VERSIONS




Double-Density is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc. All others are trademarks of their respective companies.

2929 drw 01

COMMERCIAL TEMPERATURE RANGE

OCTOBER 1993

### FUNCTIONAL BLOCK DIAGRAM IDT7MP6134/52 – 256KB VERSIONS



### PIN CONFIGURATION

GURAT	ION		
GND D2 D4 D6 CC. D8 D10 D12 GND D14 D16 D18 D20 C2) N.C. D24 D26 GND D14 D28 D30 A2-0 A3-0 CA4 A18 GND TAGG4 TAGG4 TAGG4 VALID TAGCS TAGWE VCC	57 58 59 61 62 63 64 65 66 67 72 73 74 75 77 78 79 80 81 82 83 84 85 86 87 88 89 91 92 93 94 95 96 97 97 97 97 97 97 97 97 97 97 97 97 97	1 2 3 4 5 6 7 8 9 10 112 13 14 15 6 17 18 19 0 21 22 23 24 25 26 27 28 30 31 32 33 34 41 42 43 44 45	GND D1 D3 D5 D7 VCC N.C. <sup>(2)</sup> D9 D11 D13 GND D15 D17 D19 D21 VCC D23 N.C. <sup>(2)</sup> D25 D27 GND D29 D31 A2-1(1) VCC A5 A7 A9 A11 A13 A15 A17 N.C. GND DIRTYO TAG3 TAG3 TAG5 GND TAG7(3) TAG8 VCC VCC VCC VCC
GND TAGOE DIRTYWE DIRTYCS VCC OE0 CS0 PD0 PD2 PD4 GND	102 103 104 105 106 107 108 109 110 111	46 47 48 49 50 51 52 53 54 55	GND WE1 WE2 WE3 VCC OE1 (1) CS1 (1) PD1 PD3 N.C. GND

### LOW PROFILE CARDEDGE MODULE **TOP VIEW**

### NOTES:

- 2929 drw 03
- 1. These pins are N.C. (no connect) on the IDT7MP6133, IDT7MP6135, IDT7MP6151 and IDT7MP6153 modules.
- 2. Please consult the factory regarding the IDT7MP6164 and IDT7MP6165 module versions that support parity.
- 3. These pins are N.C. (no connect) on the IDT7MP6133, IDT7MP6134 and IDT7MP6135 modules.

### **PIN NAMES**

Address Inputs		
Lower Order Bank 0 Address Inputs		
Lower Order Bank 1 Address Inputs		
Cache Data Inputs/Outputs		
Bank 0 Chip Select Input		
Bank 1 Chip Select Input (256KB only)		
Byte Write Enable Inputs		
Bank 0 Output Enable Input		
Bank 1 Output Enable Input (256KB only)		
Address Latch Enable Input		
Tag Data Inputs/Outputs		
Valid Bit Input/Output		
Tag and Valid Bit Write Enable Input		
Tag and Valid Bit Output Enable Input		
Tag and Valid Bit Chip Select Input		
Dirty Bit Input		
Dirty Bit Output		
Dirty Bit Chip Select Input		
Dirty Bit Write Enable Input		
Presence Detect Pins		
No Connect		
Ground		
Power Supply		

2929 tbl 01

### PRESENCE DETECT TABLE(1)

PD4	PD3	PD2	PD1	PD0	Size	Max <sup>(2)</sup>	Module	
N.C.	N.C.	N.C.	N.C.	N.C.	-		no cache present	
Vcc	Vcc	N.C.	N.C.	N.C.	64KB	8MB	_	
Vcc	Vcc	N.C.	N.C.	Vcc	128KB	16MB	IDT7MP6133	
Vcc	Vcc	N.C.	Vcc	N.C.	256KB	32MB	IDT7MP6134	
Vcc	Vcc	N.C.	Vcc	Vcc	512KB	64MB	IDT7MP6135	
Vcc	N.C.	Vcc	N.C.	N.C.	64KB	32MB	_	
Vcc	N.C.	Vcc	N.C.	Vcc	128KB	64MB	IDT7MP6151	
Vcc	N.C.	Vcc	Vcc	N.C.	256KB	128MB	IDT7MP6152	
Vcc	N.C.	Vcc	Vcc	Vcc	512KB	128MB <sup>(3)</sup>	IDT7MP6153	

### NOTES:

2929 thl 02

1. Pins PD4 - PDo map directly to the 82424TX CDC Secondary Cache Control Register bits:

- PD4 CP (cache present) PD3, PD2 TAW (tag address width) PD1, PD0 SCS (secondary cache size)
- 2. Maximum cacheable address space based on a 7-or 9-bit tag field.
- 3. The maximum cacheable address space allowed by the core logic is 128MB.

7.20 3

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

TEIM ENATORIE AND COLLET TORINGE				
Grade	Ambient Temperature	GND	Vcc	
Commercial	0°C to +70°C	0V	5.0V	

2929 tbl 03

2929 tbl 04

### CAPACITANCE(1, 2)

 $(TA = +25^{\circ}C, f = 1.0 \text{ MHz})$ 

Symbol	Parameter	Condition	Module <sup>(3)</sup>	Unit
CIN1	Input Capacitance (ALE, DIRTYI, Dirty Control)	VIN = 0V	12	pF
CIN2	Input Capacitance (WE)	VIN = 0V	12/22/12	рF
Сімз	Input Capacitance (A4 - A18, Tag Control)	VIN = 0V	12 <sup>(4)</sup>	рF
CIN4	Input Capacitance(CS, OE, A2 - A3)	VIN = 0V	50	рF
CI/O1	Data I/O Capacitance	Vout = 0V	14/25/14	рF
CI/O2	Tag I/O Capacitance	Vout = 0V	12	рF
Co	Output Capacitance	Vout = 0V	12	рF

#### NOTES

- 1. These parameters are guaranteed by design but not tested.
- 2. These parameters are maximum values.
- 3. The module specifications are for either 128K/256KB/512KB versions respectively or all versions if the specification is a single number.
- 4. For the IDT7MP6151/52/53 modules, the specification is 22pF.

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	∘c
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTE:

2929 tbl 05

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS(1)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0.0	٧
ViH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5(1)	_	0.8	٧

#### NOTE:

2929 tbl 06

1. VIL = -3.0V for pulse width less than 5ns.

### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 5\%, TA = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Symbol	Parameter	Test Condition	Module Min.	Module Max.	Unit
liuj	Input Leakage Current	Vcc = Max, Vin = GND to Vcc	_	20	μА
[lu]	Input Leakage Current (CS, OE, A2 - A3)	Vcc = Max, Vin = GND to Vcc	_	40	μА
llo	Output Leakage Current	Vout = 0V to Vcc, Vcc = Max., <del>CS</del> ≥ ViH	_	20	μА
Vol	Output Low Voltage	IOL = 8mA, Vcc = Min.	_	0.4	V
Vон	Output High Voltage	Iон = -4mA, Vcc = Min.	2.4	_	V
Icc	Operating Power Supply Current	Vcc = Max., <del>CS</del> ≤ VIL, f = fMax, Outputs Open	-	995 <sup>(1)</sup> 1140 <sup>(2)</sup>	mA
ISB	Standby Supply Current	Vcc = Max., <del>CS</del> ≥ V <sub>IH</sub> , f = f <sub>M</sub> ax, Outputs Open	_	405 <sup>(1)</sup> 445 <sup>(2)</sup>	mA
ISB1	Full Standby Supply Current	$Vcc = Max., \overline{CS} \ge Vcc - 0.2V,$ f = 0, Vin > Vcc - 0.2V  or  < 0.2V	<u> </u>	185 <sup>(1)</sup> 205 <sup>(2)</sup>	mA

#### NOTES:

1. This specification is for the IDT7MP6133/34/35 modules.


2. This specification is for the IDT7MP6151/52/53 modules.

2929 tbl 07

### **AC TEST CONDITIONS**


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2929 tbl 08



\*including scope and jig capacitances

Figure 1. Output Load



\*including scope and jig capacitances

Figure 2. Output Load (for tohz, tchz, tolz and tclz)

### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5.0V + 5\% TA = 0^{\circ}C to 70^{\circ}C)$ 


	1	l	7MP6133/3	4/35S33M a	nd IDT7MP	6151/52/539	33M	_
		D	ata	Т	ag	Di	rty	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle								
trc	Read Cycle Time	30		30		30	_	ns
taa a2 - a3	Address Access Time	_	18		_			ns
taa a4 - A16 <sup>(3)</sup>	Address Access Time		30		12 <sup>(2)</sup>	_	28	ns
tacs	Chip Select Access Time	_	18	_	12	_	30	ns
toE	Output Enable to Output Valid	_	15		10	_	_	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z		15	_	10		15	ns
tohz(1)	Output Disable to Output in High-Z	_	15		10		_	ns
ton.	Output Hold from Address Change	3	_	3		3		ns
Write Cycle								
twc	Write Cycle Time	30	_	30	_	30	_	ns
twp	Write Pulse Width	13	_	13		13	_	ns
tDS	Data Setup to Write Time	11		13	_	13		ns
tDH	Data Hold from Write Time	0		0	_	0	_	ns
tcw	Chip Select to End-of-Write	20	_	20		20	_	ns
TAW A4 - A16	Address Valid to End-of-Write	23		20		23	<b>—</b> ,	ns
tas a2 - a3	Address Set-up Time	2					_	ns
tAS A4 - A16	Address Set-up Time	10		2		10		ns

### NOTES:

- 1. This parameter is guaranteed by design, but not tested.
- Module supports i486DX2 CPU. For support for i486SX/DX support, please consult the factory.
   This parameter is for the condition when ALE is high.

2929 tbl 09

# PACKAGE DIMENSIONS IDT7MP6133




### **IDT7MP6134**


FRONT VIEW SIDE VIEW 3.130 0.365 MAX 3.150 ш В 1.090 Ŷ 1.110 3 X 0.295 MIN 0.600 0.620 2.300 2.320 PIN 1 0.055 0.069 0.050 TYP 0.072 0.076 **BACK VIEW** 

2929 drw 07

### 7

# PACKAGE DIMENSIONS IDT7MP6135






### **PACKAGE DIMENSIONS** IDT7MP6152 FRONT VIEW SIDE VIEW 3.130 0.365 MAX 3.150 Ш 4 B 3 X 0.295 MIN 0.620 2.320 PIN 1 0.055 0.069 FEE: 988 238 191 $\frac{0.040}{0.060}$ R 0.050 TYP 0.072 2929 drw 10 0.076 **BACK VIEW** IDT7MP6153 FRONT VIEW SIDE VIEW 3.130 3.150 0.365 MAX B 1.190 1.210 3 X 0.295 MIN 0.600 0.620 2.320 PIN 1 0.055 0.069 ш 200 GER 000 BXB $2 \times \frac{0.040}{0.060} R$ 0.050 TYP 0.072 0.076 2929 drw 11

**BACK VIEW** 

### 7

### **ORDERING INFORMATION**





# 256KB/512KB SECONDARY CACHE MODULES FOR THE PENTIUM™ AND POWER PC™ CPUs

PRODUCT PREVIEW
IDT7MP6140
IDT7MP6141
IDT7MP6142
IDT7MP6143
IDT7MP6144
IDT7MP6145

### **FEATURES**

- 256KB/512KB secondary cache module family
- Ideal for use with many Pentium and PowerPC CPUbased systems
- 68 position dual read-out SIMM (Single In-line Memory Module) with 136 leads
- Operates from a single 5.0V power supply with 3.3V I/O compatibility
- Multiple GND pins and decoupling capacitors for maximum noise immunity


### DESCRIPTION

The IDT7MP6140/1/2/3/4/5 is a family of 256KB/512KB secondary caches that is ideal for use with many Pentium and PowerPC CPU-based systems. The IDT7MP6140/41/42/43/44/45 uses IDT's burst CacheRAMs™ in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board. Extremely high speeds at optimum costs are achieved using IDT's high-performance, high-reliability BiCMOS and CMOS technologies.

The dual read-out SIMM package configuration allows 136 signal leads to be placed on a package that is 4.05" long, 0.25" thick and 1.0" tall.

The IDT7MP6140/41/42/43/44/45 operate from a single 5.0V power supply with 3.3V compatibility for the input/outputs (I/Os). Equal clock line trace lengths ensure minimum clock skew. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark and CacheRAM is a trademark of Integrated Device Technology, Inc All others are trademarks of their respective companies.

**OCTOBER 1993** 

### PIN CONFIGURATION

PD0 PD1 D0 D1 VCC D46 DP0 D8 D8D CLKD D14 VCC D16 D24 D24 D24 D26 D28 GND D24 D28 GND D24 D28 GND D24 D28 GND D24 D28 D28 D28 D28 D28 D28 D28 D28 D28 D28	1234567891011234156789202234567890312334	69 70 711 73 74 75 76 77 78 80 81 82 83 84 85 86 87 90 91 92 93 94 95 96 97 97 101 102	GND PD2 C PD
WE6 D32 D33 GND D36 D36 D38 D39 D40 VCC D45 D46 DP50 GNC D52 D53 D56 VCC D58 D66 D77 A2 A4 A6 A10 A11 GND	356 378 390 414 445 447 449 551 555 555 556 666 666 666 666 666 666	103 104 105 106 107 108 109 111 112 113 114 115 116 117 118 119 120 121 123 124 125 127 129 130 131 132 133 134 135	WE7 CE1 D34 D35 D37 VCC D41 D42 D44 D49 GND D50 D51 D51 D55 D61 D63 VCC A3 A3 A4 A3 A5 A7 GND A3 A7 A3 A1 A1 A1 A3 A1 A1 A3 A4 A7 A7 A8 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1

### DUAL READ-OUT SIMM TOP VIEW

### **PIN NAMES**

A0 - A15	Address Inputs
Do - D63	Inputs/Outputs
DP0 - DP7	Parity Inputs/Outputs
CEo – CE1	Chip Enable Inputs
<b>W</b> E₀ – <b>W</b> E <sub>7</sub>	Byte Write Enable Inputs
OE0 - OE1	Output Enable Inputs
ADSP	Address Status Processor Input
ADSc	Address Status Cache Controller Input
ADV	Burst Address Advance Input
CLK0 - CLK1	Clock Inputs
PD0 – PD2	Presence Detect Pins
N.C.	No Connect
GND	Ground
Vcc	Power Supply

2930 tbl 01

### PRESENCE DETECT TABLE

PD2	PD1	PD0	Туре	Size	Module
N.C	N.C.	N.C.	_	_	no cache
N.C.	N.C.	GND	_		reserved
N.C.	GND	N.C.	Linear Burst	256KB	IDT7MP6144
N.C.	GND	GND	Linear Burst	512KB	IDT7MP6145
GND	N.C.	N.C.	Interleaved Burst(1)	256KB	IDT7MP6142
GND	N.C.	GND	Interleaved Burst(1)	512KB	IDT7MP6143
GND	GND	N.C.	Interleaved Burst	256KB	IDT7MP6140
GND	GND	GND	Interleaved Burst	512KB	IDT7MP6141

NOTE:

2930 tbl 02

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	٧
GND	Supply Voltage	0	0	0.0	٧
Vıн	Input High Voltage	2.2	-	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

NOTE:

1. VIL = -3.0V for pulse width less than 5ns.

2930 tbl 03

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥٧	5.0V

2930 tbl 04

This version has additional special features to the standard 2-1-1-1 burst; please consult the factory for details.

### CAPACITANCE(1, 2)

 $(TA = +25^{\circ}C, f = 1.0 MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Condition	7MP6140-45	Unit
CIN1	Input Capacitance (Address, Control)	VIN = 0V	25	pF
CIN2	Input Capacitance (CE, OE, CLK)	VIN = 0V	15	pF
Сімз	Input Capacitance (WE)	VIN = 0V	8	pF
CI/O	I/O Capacitance	Vout = 0V	10	pF

### NOTES:

- 1. These parameters are guaranteed by design but not tested.
- 2. These parameters are maximum values.

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

### NOTE:

2930 tbl 05

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 5\%, TA = 0^{\circ}C \text{ to } 70^{\circ}C)$ 


Symbol	Parameter	Test Condition	7MP6140-45 Min.	7MP6140-45 Max.	Unit
LI	Input Leakage Current (Address, Control)	Vcc = Max, Vin = GND to Vcc	_	20	μА
ILI	Input Leakage Current (CE, OE, CLK)	Vcc = Max, Vin = GND to Vcc	-	10	μА
[ILI]	Input Leakage Current (WE)	Vcc = Max, Vin = GND to Vcc		5	μА
lLO	Output Leakage Current	Vout = 0V to Vcc, Vcc = Max.	_	5	μΑ
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.	_	0.4	٧
Vон	Output High Voltage	IOH= -4mA, Vcc = Min.	2.4		٧
lcc	Operating Power Supply Current	Vcc = Max., CE ≤ VIL, f = fмax, Outputs Open	_	1000	mA
ISB	Standby Power Supply Current	Vcc = Max., CE ≥ ViH, f = fмax, Outputs Open	_	200	mA
ISB1	Full Standby Power Supply Current	Vcc = Max., CE ≥ Vcc - 0.2V, f = 0, Vin ≤ 0.2V or Vin ≥ Vcc - 0.2V, Outputs Open	_	120	mA

7.21

2930 tbl 07


### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2



\*including scope and jig

Figure 1. Output Load




2930 drw 04

\*including scope and jig


Figure 2. Output Load (for tonz, tchz, tolz and tclz)

### PACKAGE DIMENSIONS



BACK VIEW

### ORDERING INFORMATION



7.21 4



# 256KB, 512KB AND 1MB SECONDARY CACHE MODULES FOR THE INTEL® PENTIUM™ PROCESSOR

PRELIMINARY IDT7MP6157 IDT7MP6158 IDT7MP6159 IDT7MP6160

### **FEATURES**

- 256KB, 512KB and 1MB secondary cache module family
- Ideal for use with many Intel Pentium CPU-based systems and those that use the Intel 82430 PCIset core logic
- Operates with external Pentium processor speeds of 66MHz
- · Low-cost, low-profile cardedge module with 160 leads
- Uses Burndy Computerbus™ connector, part number CELP2X80SC3Z48
- Single 5V (±5) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity


### DESCRIPTION

The IDT7MP6157/58/59/60 are a family of 256KB/1MB/256KB/512KB secondary caches that are ideal for use with many Intel Pentium CPU-based systems and is particularly tailored for those that use the Intel 82430 PCIset core logic. The IDT7MP6157/58/59/60 use IDT's burst and asynchronous CacheRAMs<sup>™</sup> in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board. Extremely high speeds are achieved using IDT's high-performance, high-reliability BiCMOS and CMOS technologies.

The low profile cardedge package configuration allows 160 signal leads to be placed on a package 4.35" long. Depending on which cache configuration is used, the module is a maximum of 0.445" thick and a maximum of 1.15" tall.

All inputs and outputs of the IDT7MP6157/58/59/60 are TTL-compatible, and operate from a single 5V supply. Burst SRAM versions are 3.3V I/O compatible. Equal clock line trace lengths ensure minimum clock skew. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

### **FUNCTIONAL BLOCK DIAGRAM**



3031 drw 01

The IDT logo is a registered trademark and CacheRAM is a trademark of Integrated Device Technology, Inc. All others are trademarks of their respective companies.

**COMMERCIAL TEMPERATURE RANGE** 

OCTOBER 1993

### PIN CONFIGURATION

URA	LION		
GND D63 VCC D59 D57 GND C2) D59 D53 D51 D53 D51 GND D49 D47 D45 D43 GND D37 D35 GND D37 D35 GND D39 D37 D35 GND D39 D37 D35 GND D39 D37 D35 GND D41 C2) D73 D73 D73 D73 D73 D73 D73 D73 D73 D73	81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 1111 1111 1112 1113 1114 1115 1117 1118 1119 1120	1 2 3 3 4 4 5 6 6 7 7 8 8 9 10 11 12 13 14 15 16 17 18 19 20 21 12 22 23 24 25 26 27 28 29 33 34 35 36 36 37 38 39 40 41	GND De2 VCC D58 GND D54 D52 GND D46 D42 GND D38 D36 GND D46 D42 GND D59 CS D59
GND D11 VCC D9 © DP1 VCC D7 D5 D3 D1 GND A3-1 A4-1 A5-1 A5-1 A5-1 CHAP COLLAR WES WES WES WES WES WES WES WES WES WES	121 122 123 124 125 126 127 128 130 131 131 132 133 134 135 136 137 138 140 141 142 143 144 145 146 147 148 150 151 152 153 154 155 156 167 158 159 160	41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 55 60 61 62 63 64 65 66 67 77 77 78 78 78 78 78 78 78 78 78 78 78	GND D10 VCC D8 DP0(2) VCC D6 D4 D2 D0 GND A3-0 A4-0 A5-0 A6-0 A6-0 A6-0 A6-0 A6-0 A6-0 A6-0 A6

### **PIN NAMES**

A3 – A19	Address Inputs	
Do – D63	Inputs/Outputs	
DP0 - DP7	Parity Inputs/Outputs	
CEo – CE1	Chip Enable Inputs	
<u>WE</u> 0 − <u>WE</u> 7	Byte Write Enable Inputs	
OE0 – OE1	Output Enable Inputs	
ADSP0 - ADSP1	Address Status Processor Inputs	
ADSco - ADSc1	Address Status Cache Controller Inputs	
ADV0 – ADV1	Burst Address Advance Inputs	
CLK0 – CLK3	Clock Inputs	
PD0 – PD2	Presence Detect Pins	
N.C.	No Connect	
GND	Ground	
Vcc	Power Supply	

3031 tbl 01

### PRESENCE DETECT TABLE

PD2	PD1	PD0	SRAM	Туре	Size	Module
N.C.	N.C.	N.C.	1	1	_	No cache present
N.C.	N.C.	GND	128K x 8	Asynch	1MB	IDT7MP6158
N.C.	GND	N.C.	32K x 8	Asynch	256KB	IDT7MP6157
N.C.	GND	GND	1	-		Reserved
GND	N.C.	N.C.	_	_	_	Reserved
GND	N.C.	GND		_	_	Reserved
GND	GND	N.C.	32K x 18	Burst	256KB	IDT7MP6159
GND	GND	GND	64K x 18	Burst	512KB	IDT7MP6160

3031 tbl 02

### LOW PROFILE CARDEDGE MODULE **TOP VIEW**

3031 drw 02

These pins are no connects for the asynchronous module version.
 These pins are no connects for the module versions without parity.

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	٧
GND	Supply Voltage		0	0.0	V
ViH	Input High Voltage			6.0	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

#### NOTE:

1. VIL = -3.0V for pulse width less than 5ns.

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	οv	5 0V + 5%

3031 tbl 04

### CAPACITANCE<sup>(1, 2)</sup>

 $(TA = +25^{\circ}C, f = 1.0 MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Condition	'6157/8	'6159/60	Unit
CIN1	Input Capacitance (Address)	VIN = 0V	45	25	pF
CIN2	Input Capacitance (CE, OE, Control)	VIN = 0V	25	15	pF
Сімз	Input Capacitance (WE, CLK)	VIN = 0V	8	8	pF
CI/O	I/O Capacitance	Vout = 0V	10	10	pF

### NOTES:

- 1. These parameters are guaranteed by design but not tested.
- 2. These parameters are maximum values.

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	>
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
Іоит	DC Output Current	50	mA
NOTE:		3	031 tbl 06

### NOTE:

3031 tbl 03

3031 tbl 05

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 5\%, TA = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

			7MP6157/58		7MP6159/60		
Symbol	Parameter	Test Condition	Min.	Max.	Min.	Max.	Unit
LI	Input Leakage Current (Address)	Vcc = Max, Vin = GND to Vcc	-	40	_	40	μА
IIul	Input Leakage Current (CE, OE, Control)	Vcc = Max, Vin = GND to Vcc	_	20	-	20	μА
l <u>i</u> ri)	Input Leakage Current (WE, CLK)	Vcc = Max, Vin = GND to Vcc	_	5		5	μА
lLO	Output Leakage Current	Vout = 0V to Vcc, Vcc = Max.	_	5	_	5	μΑ
Vol.	Output Low Voltage	IoL = 8mA, Vcc = Min.	_	0.4		0.4	٧
Vон	Output HighVoltage	IOH= -4mA, VCC = Min.	2.4	_	2.4	_	٧
lcc	Operating Power Supply Current	Vcc = Max., CE ≤ VIL, f = fмax, Outputs Open	_	1280/ 1200		1000	mA
ISB	Standby Power Supply Current	Vcc = Max., CE ≥ ViH, f = fмax, Outputs Open		480/ 360	_	200	mA
ISB1	Full Standby Power Supply Current	Vcc = Max., $\overline{\text{CE}}$ ≥ Vcc - 0.2V, f = 0, Vin ≤ 0.2V or Vin ≥ Vcc - 0.2V, Outputs Open		160	_	120	mA

3031 tbi 07

### 7


### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

+5V 480Ω DATAOUT 255Ω 50pF\* \*including scope and jig capacitances

3031 tbl 08

Figure 1. Output Load




\*including scope and jig capacitances


Figure 2. Output Load (for tonz, tonz, tonz and tonz)

3031 drw 04

# PACKAGE DIMENSIONS 7MP6157




## PACKAGE DIMENSIONS 7MP6158




3031 drw 06

### 7MP6159, 7MP6160



### ORDERING INFORMATION



# One 800# does it all!

Dial 1-800-345-7015 to contact either your local sales office or corporate headquarters. Dial the 800 number above then dial "1" to be routed to your local sales office or "2" for corporate headquarters and an operator will assist you in contacting technical support or customer service.

### **DOMESTIC SALES REPRESENTATIVES**

### **ALABAMA**

IDT

555 Sparkman Drive Suite1238 Huntsville, AL 35816

#### ALASKA

Thorson Co. Northwest 12340 NE 8th St., #201 Bellevue, WA 98005

### **ARIZONA**

Western High Tech Mktg. 9414 E. San Salvador Suite 206 Scottsdale, AZ 85258

### **ARKANSAS**

IDT

(S. Cen. Regional Office) 14285 Midway Rd., Suite 100 Dallas, TX 75244

### **CALIFORNIA**

IDT

(Corporate Headquarters) 2975 Stender Way P.O. Box 58015 Santa Clara, CA 95052

IDT

(Western Headquarters) 2975 Stender Way Santa Clara, CA 95052

IDT

(SW Regional Office) 6 Jenner Drive Suite 100 Irvine, CA 92718

IDT

(SW Regional Office) 16130 Ventura Blvd. Suite 370 Encino, CA 91436

Quest-Rep 6494 Weathers Place Suite 200 San Diego, CA 92121

### CANADA (EASTERN)

Dynasty Components 1140 Morrison Drive Unit 110 Ottawa, Ontario Canada K2H 8S9

Dynasty Components 2339 Otami Trail Mississauga, Ontario Canada L5H 3N2

Dynasty Components 1870 Sources Boulevard Suite 202 Pointe Claire, Quebec Canada H9R 5N4

### CANADA (WESTERN)

Dynasty Components 2 Mountain River Estates Site 17, R.R.#2 Calgary, Alberta Canada T2P 2G5

Thorson Co. Northwest 12340 NE 8th St., #201 Bellevue, WA 98005 (Covering British Columbia)

### **COLORADO**

IDT

(NW Regional Office) 1616 17th Street Suite 370 Denver, CO 80202

Thorson Rocky Mountain 7108 "D" S. Alton Way Suite A Englewood, CO 80112

### CONNECTICUT

SJ New England 10 Copper Ridge Circle Guilford, CT 06437

SJ New England 15 Coventry Lane Naugatuck, CT 06770

### **DELAWARE**

IDT

(SE Regional Office) Horn Point Harbor 105 Eastern Avenue Suite 201 Annapolis, MD 21403

S-J Mid Atlantic, Inc. 131-D Gaither Drive Mt. Laurel, NJ 08054

### **FLORIDA**

IDT

(SE Headquarters) 1413 S. Patrick Drive Suite10 Indian Harbor Beach, FL 32937

IDT

18167 U.S. 19 North Suite 455 Clearwater, FL 34624

IDT

1500 N.W. 49th Street Suite 500 Ft. Lauderdale, FL 33309

### **GEORGIA**

IDT

(SE Regional Office) 18167 U.S. 19 North Suite 455 Clearwater, FL 34624

### **HAWAII**

IDT

(Western Headquarters) 2975 Stender Way Santa Clara, CA 95052

### IDAHO (NORTHERN)

Anderson Associates 270 S. Main Street Suite 108 Bountiful, UT 84010

### IDAHO (SOUTHERN)

Thorson Rocky Mountain 1831 E. Fort Union Blvd. Suite 103 Salt Lake City, UT 84121

#### ILLINOIS

IDT

(Central Regional Office) 1375 E. Woodfield Road Suite 380 Schaumburg, IL 60173

Synmark Sales 1440 N. Northwest Hwy. Suite 300 Park Ridge, IL 60068

### INDIANA

Arete Sales 2260 Lake Avenue Suite 250 Ft. Wayne, IN 46805

Arete Sales 918 Fry Road Suite D Greenwood, IN 46142

### IOWA

Rep Associates 4905 Lakeside Drive N.E. Suite 107 Cedar Rapids, IA 52402

Rush & West Associates 4537 Brady Street Davenport, IA 52807

### **KANSAS**

Rush & West Associates 333 E. Poplar Street Olathe, KS 66061

### KENTUCKY (EASTERN)

Norm Case Associates 21010 Center Ridge Road Rocky River, OH 44116

### KENTUCKY (WESTERN)

Arete Sales 2260 Lake Avenue Suite 250 Ft. Wayne, IN 46805

#### LOUISIANA

IDT

(S. Cen. Regional Office) 14285 Midway Road Suite100 Dallas, TX 75244

### MAINE

IDT

(NE Headquarters) #2 Westboro Business Pk. 200 Friberg PkWay, Suite 4002 Westboro, MA 01581

### MARYLAND

IDT

(SE Regional Office) Horn Point Harbor 105 Eastern Avenue Suite201 Annapolis, MD 21403

### **MASSACHUSETTS**

IDT

(NE Headquarters) #2 Westboro Business Pk. 200 Friberg PkWay, Suite 4002 Westboro, MA 01581

SJ New England 11 Waterman Street Worchester, MA 01603

### MICHIGAN

Tritech Sales 33900 W. Eight Mile Rd. Suite 181 Farmington Hills, MI 48335

### MINNESOTA

IDT

(N. Cen. Regional Office) 1650 W. 82nd Street Suite 1040 Minneapolis, MN 55431

OHMS Technology Inc. 5780 Lincoln Drive Suite 400 Edina, MN 55436

### MISSISSIPPI

IDT

555 Sparkman Drive Suite1238 Huntsville, AL 35816

#### MISSOURI

Rush & West Associates 2170 Mason Road St. Louis. MO 63131

### MONTANA

Thorson Rocky Mountain 7108 "D" S. Alton Way Suite A Englewood, CO 80112

### **NEBRASKA**

IDT

(Central Headquarters) 1375 E. Woodfield Road Suite 380 Schaumburg, IL 60173

### NEVADA (NORTHERN)

IDT

(Western Headquarters) 2975 Stender Way Santa Clara, CA 95052

### NEVADA (SOUTHERN)

Western High Tech Mktg. 9414 E. San Salvador, Suite 206 Scottsdale, AZ 85258

### **NEW HAMPSHIRE**

IDT (NE Headquarters) #2 Westboro Business Pk. 200 Friberg PkWay, Suite 4002 Westboro, MA 01581

### **NEW JERSEY**

IDT

(SE Regional Office) One Greentree Centre, Suite 202 Marlton, NJ 08053

SJ Mid-Atlantic, Inc. 1331-D Gaither Drive Mt. Laurel, NJ 08054

### NEW JERSEY (NORTHERN)

SJ Associates 265 Sunrise HWay, #20 Rockville Centre, NY 11570

### **NEW MEXICO**

Western High Tech Mktg. 9414 E. San Salvador Suite 206 Scottsdale, AZ 85258

### **NEW YORK**

IDT

(NE Regional Office) 1160 Pittsford Victor Rd. Bldg. E Pittsford, NY 14534

Quality Components 3343 Harlem Road Buffalo, NY 14225

Quality Components 116 E. Fayette Street Manlius, NY 13104

Quality Components 2318 Titus Avenue Rochester, NY 14622

### **NEW YORK (cont.)**

Quality Components RD #2, Box 31E Glassfactory Road Holland Patent, NY 13354

SJ Associates 265 Sunrise HWay, #20 Rockville Centre, NY 11570

### NORTH CAROLINA

Tingen Technical Sales 304A W. Millbrook Road Raleigh, NC 27609

### **NORTH DAKOTA**

OHMS Technology Inc. 5780 Lincoln Drive Suite 400 Edina, MN 55436

### оню

Norm Case Associates 21010 Center Ridge Road Rocky River, OH 44116

#### **OKLAHOMA**

IDT

(S. Cen. Regional Office) 14285 Midway Road Suite 100 Dallas, TX 75244

### **OREGON**

IDT

(NW RegionalOffice) 15455 NW Greenbriar PkWay Suite 210 Beaverton, OR 97006

Thorson Co. Northwest 9600 S.W. Oak Street Suite 320 Portland, OR 97223

### PENNSYLVANIA (WESTERN)

Norm Case Associates 21010 Center Ridge Road Rocky River, OH 44116

### PENNSYLVANIA (EASTERN)

S-J Mid-Atlantic 131-D Gaither Drive Mt. Laurel, NJ 08054

### **RHODE ISLAND**

IDT

(NE Headquarters) #2 Westboro Business Pk. 200 Friberg PkWay, Suite 4002 Westboro, MA 01581

### **SOUTH CAROLINA**

Tingen Technical Sales 304A W. Millbrook Road Raleigh, NC 27609

### **SOUTH DAKOTA**

OHMS Technology Inc. 5780 Lincoln Drive Suite 400 Edina, MN 55436

### **TENNESSEE**

ID:

555 Sparkman Drive Suite 1200-D Huntsville, AL 35816

### **TEXAS**

IDT

(S. Cen. Regional Office) 14285 Midway Road Suite 100 Dallas, TX 75244

IDT

11782 Jollyville Road Suite 204B Austin, TX 78759

### UTAH

Anderson Associates 270 S. Main Street Suite 108 Bountiful, UT 84010

Thorson Rocky Mountain 1831 E. Fort Union Blvd. Suite 103 Salt Lake City, UT 84121

### VERMONT

IDT

(NE Headquarters) #2 Westboro Business Pk. 200 Friberg PkWay, Suite 4002 Westboro, MA 01581

### **VIRGINIA**

IDT

(SE Regional Office) Horn Point Harbor 105 Eastern Avenue Suite201 Annapolis, MD 21403

### WASHINGTON

Thorson Co. Northwest 12340 N.E. 8th St., #201 Bellevue, WA 98005

### **WEST VIRGINIA**

Norm Case Associates 21010 Center Ridge Road Rocky River, OH 44116

### WISCONSIN

Synmark Sales 1440 N. Northwest HWay Suite 300 Park Ridge, IL 60068

### WYOMING

Thorson Rocky Mountain 7108 "D" S. Alton Way Suite A Englewood, CO 80112

### **AUTHORIZED DISTRIBUTORS (U.S. and Canada)**

Alliance

Future Electronics Hamilton/Avnet-Hall-Mark

Insight Electronics Port Electronics Vantage Components Zentronics

Contact your local office.

### INTERNATIONAL SALES REPRESENTATIVES

### **AFRICA**

Prime Source (PTY) Ltd. Oraange Grove, So. Africa

Tel.: 444-7237

#### **AUSTRALIA**

GEC Electronics Division Rydalmere, NSW Australia Tel.: 612-638-1999/1888

GEC Electronics Division Adelaide, SA, Australia Tel.: 618-223-1222

GEC Electronics Division Burwood, Australia Tel.: 613-245-3230

GEC Electronics Division Perth, WA, Australia Tel.: 613-381-4040

GEC Electronics Division Bowen Hills, Australia Tel.: 619-252-5801

### **AUSTRIA**

Elbatex GmbH Vienna, Austria Tel.: 43-186-32110

#### **BELGIUM**

ACAL N.V. Betea Components Zaventem, Belgium Tel.: 322-725-1080

### DENMARK

Exatec A/S Skovlunde, Denmark Tel.: 45-44-927-000

AVNET Nortec OY Herlev, Denmark Tel.: 45-44-92-15-52

### **FINLAND**

AVNET Nortec OY Helsingfors, Finland Tel.: 358-068-21819

### **FRANCE**

.\_\_

(So. Europe Reg. Office) 15 Rue du Buisson aux Fraises

91300 Massy, France Tel.: 33-1-69-30-89-00

A2M

Brignolles, France Tel.: 33-1-94-59-2293

A2M

Bron, France Tel.: 33-1-72-37-0414 A2M Buc, France

Tel.: 33-1-39-56-8181

A2M

Cesson-Sevigne, France Tel: 33-1-99-63-3232

A2M

Le Chesnay Cedex, France Tel.: 33-1-39-54-9113

A2M

Merignac, France Tel.: 33-1-56-34-1097

COMPRESS Rungis Cedex, France Tel.: 331-4687-8020

AVNET EMG

Cesson-Sevigne, France Tel.: 33-99-83-9898

AVNET EMG Chantillon, France Tel.: 33-149-652-2750

AVNET EMG Rognes, France Tel.: 33-42-50-1805

AVNET EMG Saint-Etienne, France Tel.: 33-77-79-7970

AVNET EMG Schwerwiller, France Tel.: 33-88-82-5514

### **GERMANY**

IDT

(Cen. Europe Reg. Office) Gottfried-Von-Cramm-Str.1 8056 Neufahrn, Germany Tel.: 49-8165-5024

Jermyn GmbH Limburg, Germany Tel.: 49-6431/508-0

Jermyn GmbH Berlin, Germany Tel.: 49-30/2142056

Jermyn GmbH Dusseldorf, Germany Tel.: 49-211/25001-0

Jermyn GmbH Heimstetten, Germany 49-89/909903-0

Jermyn GmbH Herrenberg, Germany Tel.: 49-7032/203-01

Jermyn GmbH Norderstedt, Germany Tel.: 49-40/5282041 Scantec GmbH Planegg, Germany Tel.: 49-859-8021

Scantec GmbH Kirchheim, Germany Tel.: 49-70-215-4027

Scantec GmbH Ruckersdorf, Germany Tel.: 49-91-157-9529

Topas Electronic GmbH Hannover, Germany Tel.: 49-51-113-1217

Topas Electronic GmbH Quickborn, Germany Tel.: 49-4106-73097

### GREECE

Digital Electronics Athens, Greece Tel.: 30-1-576-5754

### HONG KONG

IDT ASIA LTD. Unit 1102 China Hong Kong City Tower 3, 33 Canton Road Hong Kong Tel.: 852-736-0122

Lestina International Ltd. Kowloon, Hong Kong Tel.: 852-735-1736

### INDIA

Techno Trends San José, CA Tel.: (408) 294-2833

Sritech Information Technology, Inc Javanagar, Bangalore 0812-643608

### ISRAEL

Active Technologies New Hyde Park, NY Tel.: (516) 488-1226

Vectronics, Ltd. Herzlia, Israel Tel.: 972-9-55-60-70

### **ITALY**

IDT
(IDT Italia S.r.L.)
(IDT Italia S.r.L.)
Central Direzionale
Colleoni
Palazzo Andromeda
Scala N.3
Via Paracelso 20
20041 Agrate Brianza,
Milan. Italy

Lasi Electronica Bologna, Italy Tel.: (3951) 353815/ 374556

Lasi Electronica Firenze, Italy Tel.: (3955) 582627

Lasi Electronica Milano, Italy Tel.: (39) 266-101370

Lasi Electronica Roma, Italy Tel.: (19396) 5405301/

5409614

Lasi Electronica Torino, Italy Tel.: (3911) 328588/ 359277

### **JAPAN**

IDT KK

(Japan Headquarters) Sumitomo Fudosan Sanbacho Bldg. 6-26 Sanbacho Chiyoda-Ku Tokyo 102, Japan Tel.: 813-3221-9821

Dia Semicon Systems Tokyo, Japan Tel.: 813-3439-2700

Kanematsu Semiconductor Corp.

Tokyo, Japan Tel.: 813-3551-7791

Tachibana Tectron Co., Ltd. Tokyo, Japan Tel.: 813-3793-1171

### **KOREA**

Uniquest Seoul, Korea Tel.: 822-562-8805

### **NETHERLANDS**

ACAL Auriema Eindhoven, Netherlands Tel.: 040-502-602

### NEW ZEALAND

GEC Electronics Division Auckland, New Zealand Tel.: 649-526-0107

### NORWAY

AVNET Nortec AS Hvalstad, Norway Tel.: 47-66-84-62-10

### SINGAPORE/ FAR EAST

Serial System PTE LTD 11 Jalan Mesin 06-00 Singapore 1336 Tel.: 65-280-0200

#### SPAIN

Anatronic, S.A. Madrid, Spain Tel.: 34-1-542-5566

Anatronic, S.A. Barcelona, Spain Tel.: 34-3-458-1906/7

### SWEDEN

ועו ועו/

(IDT AB) Veddestavagen 13 S-175 62 Jarfalla, Sweden Tel. :468-761-1130

AVNET Nortec AB Solna, Sweden Tel.: 468-705-1800

### **SWITZERLAND**

Elbatex AG Wettingen, Switzerland Tel.: 011-41-56275-777

### TAIWAN

Johnson Trading Co. Taipei, Taiwan Tel.: 886-273-31211

UTC

Taipei, Taiwan Tel.: 886-2-506-3320

World Peace Industrial Co., Ltd. Nankang, Taipei, Taiwan Tel: 886-2788-5200

### **UNITED KINGDOM**

IDT

(European Headquarters/ No. Europe Reg. Office) 21 The Crescent Leatherhead Surrey, UK KT228DY Tel.: 44-372-363-339/734

Avnet Access, Ltd. Letchworth, Herfordshire, UK

Tel.: 0462-480888

MicroCall, Ltd. Thame Oxon, UK Tel.: 44-844-261-939



Integrated Device Technology, Inc.

2975 Stender Way Santa Clara, CA 95054-3090 (800) 345-7015 FAX: (408) 492-8674