D $A$
0
K

## LOGR



Integrated Device Technology, Inc.



Integrated Device Technology, Inc.

## 1990-91 LOGIC DATA BOOK

# GENERAL INFORMATION 

TEGHNOLDEY AND CAPABMLTESQUALMY ANO RELAEMTY
PAOKACEDHAGRAMOUTLINES
COMPLEx LOGIO PRODUOTS
STAMDAMD LOGIC PRODUCTE
APPLIGATIONAND TEOHNIOAL NOTES

## CONTENTS OVERVIEW

Historically, Integrated Device Technology has presented our product offerings entirely under one cover. For ease of use for our customers, we have divided the products into four separate data books - Logic, Specialized Memory, RISC and Static RAM.

IDT's 1990 Logic Data Book is comprised of new and revised data sheets and application notes for both the Complex Logic and Standard Logic product lines. Also included is a current, complete packaging section for all product groups. This section will be updated in each subsequent data book with the latest available packages.

The Logic Data Book's Table of Contents is a listing of the products contained in the 1990 Logic Data Book, as well as those products which we believe will be in the remaining three data books, to be published later in the year. The numbering scheme is slightly different from the past. The number in the bottom center of the page denotes the section number and the sequence of the data sheet within that section, (i.e., 5.5 would be the fifth data sheet in the fifth section). The number in the lower right-hand corner is the page number of that particular data sheet.

Integrated Device Technology, a recognized leader in high-speed CMOS technology, produces a broad line of products, enabling us to provide a complete CMOS solution to designers of highperformance digital systems. Our products include industry standard devices, as well as products with speed, lower power, package and/or architectural benefits that allow the designer to achieve significantly improved system performance.

Use this book to find ordering information: Start with the Ordering Information chart at the back of each data sheet, or for the Complex Logic product line, the Cross Reference Guide (page 1.6 ), then reference the Package Outline Index (page 4.2), to compose the complete IDT part number. Reference data on our Technology Capabilities and Quality Commitments are included in separate sections (2 and 3, respectively).

Use this book to find product data: Start with the Table of Contents, organized by product line (page 1.3), or with the Numeric Table of Contents across all product lines (page 1.4). These indices will direct you to the page on which the complete technical data sheet can be found. Data sheets may be of the following type:

ADVANCE INFORMATION - contain initial descriptions, subject to change, for products that are in development, including features and block diagrams.

PRELIMINARY - contain descriptions for products soon to be released or recently released to production, including features, pinouts and block diagrams. Timing data are basedon imulation or initial characterization and are subject to change upon full characterization.

FINAL - contain minimum and maximum limits specified over the complete supply and temperature range for full production devices.

New products, product performance enhancements, additional package types and new product families are being introduced frequently. Please contact your local IDT sales representative to determine the latest device specifications, package types and product availability.

## LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose fallure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose fallure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Note: Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

## 1990 LOGIC DATA BOOK SUMMARY TABLE OF CONTENTS

GENERAL INFORMATION ..... Page
Contents Overview ..... 1.1
Summary Table of Contents ..... 1.2
Table of Contents ..... 1.3
Numeric Table of Contents ..... 1.4
IDT Package Marking Description ..... 1.5
Cross Reference Guide ..... 1.6
TECHNOLOGY AND CAPABILITIES
IDT...Leading the CMOS Future ..... 2.1
IDT Military and DESC-SMD Program ..... 2.2
Radiation Hardened Technology ..... 2.3
IDT Leading Edge CEMOS Technology ..... 2.4
Surface Mount Technology ..... 2.5
State-of-the-Art Facilities and Capabilities ..... 2.6
Superior Quality and Reliability ..... 2.7
QUALITY AND RELIABILITY
Quality, Service and Performance ..... 3.1
IDT Quality Conformance Program ..... 3.2
Radiation Tolerant/Enhanced/Hardened Products for Radiation Environments ..... 3.3
PACKAGE DIAGRAM OUTLINES
Thermal Performance Calculations for IDT's Packages ..... 4.1
Package Diagram Outline Index ..... 4.2
Package Diagram Outlines ..... 4.3
COMPLEX LOGIC PRODUCTS
DSP and MICROSLICE ${ }^{\text {TM }}$ Products5. 1
Read/Write Buffer Products ..... 5.8
Error Detection and Correction Products ..... 5.10
Graphics Products ..... 5.14
STANDARD LOGIC PRODUCTS
FCT-T Products ..... 6.1
FCT Products ..... 6.26
FBT Products ..... 6.56
APPLICATION AND TECHNICAL NOTES
Complex Logic Products Technical Notes ..... 7.1
Complex Logic Products Application Notes ..... 7.3
Standard Logic Application Notes ..... 7.13
Standard Logic Technical Bulletins ..... 7.22IDT SALES OFFICE, REPRESENTATIVE AND DISTRIBUTOR LOCATIONS
SUMMARY TABLE OF CONTENTS (CONTINUED) ..... BOOK
SPECIALIZED MEMORY DATA BOOK
ECL Products ..... SMP
FIFO Products ..... SMP
Specialty Memory Products ..... SMP
Subsystems Products ..... SMP
RISC DATA BOOK
RISC Components ..... RISC
RISC Subsystem Products ..... RISC
STATIC RAM DATA BOOK ..... SRAM

## 1990 LOGIC DATA BOOK TABLE OF CONTENTS

## GENERAL INFORMATION

Contents Overview
(

Summary Table of Contents ..............................................................................................................................1.2
Table of Contents .............................................................................................................................................. 1.3
Numeric Table of Contents ............................................................................................................................... 1.4
IDT Package Marking Description ....................................................................................................................1.5
Cross Reference Guide ................................................................................................................................... 1.6

## TECHNOLOGY AND CAPABILITIES

IDT...Leading the CMOS Future ........................................................................................................................2.1

Radiation Hardened Technology ....................................................................................................................... 2.3
IDT Leading Edge CEMOS Technology ...........................................................................................................2.4
Surface Mount Technology ................................................................................................................................ 2.5
State-of-the-Art Facilities and Capabilities.........................................................................................................2.6
Superior Quality and Reliability .......................................................................................................................2.7

## QUALITY AND RELIABILITY

Quality, Service and Performance .....................................................................................................................3.1
IDT Quality Conformance Program ........................................................................................................................... 2


## PACKAGE DIAGRAM OUTLINES

Thermal Performance Calculations for IDT's Packages ......................................................................................4.1
Package Diagram Outline Index .........................................................................................................................4.2
Package Diagram Outlines ...............................................................................................................................4.3

## COMPLEX LOGIC PRODUCTS

DSP AND MICROSLICETM PRODUCTS
IDT39C01 4-Bit Microprocessor Slice .......................................................................................5.1
IDT39C10 12-Bit Sequencer.....................................................................................................................................................................................
IDT49C402 16-Bit Microprocessor Slice ......................................................................................5.3
IDT49C410 16-Bit Sequencer......................................................................................................5.4
IDT7210L $16 \times 16$ Parallel Multiplier-Accumulator .....................................................................5.5
IDT7216L $\quad 16 \times 16$ Parallel Multiplier ........................................................................................5.6
IDT7217L $16 \times 16$ Parallel Multiplier (32 Bit Output) .....................................................................5.6
IDT7381L 16-Bit CMOS Cascadable ALU ................................................................................5.7
IDT7383L 16-Bit CMOS Cascadable ALU .................................................................................5.7.

## READ/WRITE BUFFER PRODUCTS

IDT73200L 16-Bit CMOS Multilevel Pipeline Register .................................................................5.8
IDT73201L 16-Bit CMOS Multilevel Pipeline Register ...................................................................5.8
IDT73210 Fast Octal Register Transceiver w/Parity ..................................................................5.9
IDT73211 Fast Octal Register Transceiver w/Parity ..................................................................5.9
ERROR DETECTION AND CORRECTION PRODUCTS
IDT39C60
16-Bit Cascadable EDC ......................................................................................... 5.10
IDT49C460 32-Bit Cascadable EDC ................................................................................................................................................................
IDT49C465 32-Bit CMOS Flow-ThruEDC Unit ...........................................................................5.12
IDT49C466 64-BIT CMOS Flow-ThruEDC Unit..........................................................................5.13
1990 LOGIC DATA BOOK (CONTINUED) ..... PAGE
COMPLEX LOGIC PRODUCTS (CONTINUED) GRAPHICS PRODUCTS
1DT75C457 CMOS Single 8-Bit PaletteDAC ${ }^{\text {M }}$ for True Color Applications ..... 5.14
IDT75C458 Triple 8-Bit PaletteDAC ${ }^{\text {rm }}$ ..... 5.15
IDT75C48 8-Bit Flash ADC ..... 5.16
IDT75C58 8-Bit Flash ADC with Overflow Output ..... 5.17
STANDARD LOGIC PRODUCTSIDT29FCT52T
Non-inverting Octal Registered Transceiver ..... 6.1
IDT29FCT53T Inverting Octal Registered Transceiver .....  6.1
IDT29FCT520T Multi-level Pipeline Register ..... 6.2
Multi-level Pipeline Register ..... 6.2
1-of-8 Decoder ..... 6.3
Dual 1-of-4 Decoder ..... 6.4
8 -Input Multiplexer ..... 6.5
8-Input Multiplexer w/3-State ..... 6.5
Quad 2-Input Multiplexer .....  6.6
FQuad 2-Input Multiplexer w/3-State ..... 6.6
Synchronous Binary Counter w/Asynchronous Master Reset ..... 6.7
Synchronous Binary Counter w/Synchronous Reset .....  6.7
Up/Down Binary Counter w/Preset and Ripple Clock ..... 6.8
Up/Down Binary Counter w/Separate Up/Down Clocks ..... 6.9
Inverting Octal Buffer/Line Driver ..... 6.10
Non-inverting Octal Buffer/Line Driver ..... 6.10
Non-inverting Octal Buffer/Line Driver ..... 6.10
Inverting Octal Buffer/Line Driver ..... 6.10
Non-inverting Octal Buffer/Line Driver ..... 6.10
Non-inverting Octal Transceiver ..... 6.11
Inverting Octal Transceiver ..... 6.11
Non-inverting Octal Transceiver ..... 6.11
Octal D Flip-Flop w/Common Master Reset ..... 6.12
8 Input Universal Shift Register w/Common Parallel I/O Pins ..... 6.13
Non-inverting Octal Transparent Latch w/3-State ..... 6.14
Inverting Octal Transparent Latch w/3-State ..... 6.14
Non-inverting Octal Transparent Latch w/3-State ..... 6.14
Non-inverting Octal D Register ..... 6.15
Inverting Octal D Register ..... 6.15
Non-inverting Octal D Register ..... 6.15
Octal D Flip-Flop w/Clock Enable ..... 6.16
Quad Dual-Port Register ..... 6.17
8-Bit Identity Comparator ..... 6.18
Non-inverting Octal Latched Transceiver ..... 6.19
Non-inverting Octal Registered Transceiver ..... 6.20
Inverting Octal Registered Transceiver ..... 6.20
Inverting Octal Registered Transceiver ..... 6.20
Non-inverting Octal Registered Transceiver ..... 6.20
Inverting Octal Bus Transceiver w/3-State ..... 6.21
Non-inverting Octal Bus Transceiver w/3-State ..... 6.21
Non-inverting Octal Bus Transceiver (Open Drain) ..... 6.22
Inverting Octal Bus Transceiver (Open Drain) ..... 6.22
10-Bit Non-inverting Register w/3-State ..... 6.23
9-Bit Non-inverting Register w/Clear \& 3-State ..... 6.23
8-Bit Non-inverting Register w/Clear \& 3-State ..... 6.23
10-Bit Non-inverting Buffer ..... 6.24
10-Bit Inverting Buffer ..... 6.24

## 1990 LOGIC DATA BOOK (CONTINUED)

## STANDARD LOGIC PRODUCTS (CONTINUED)

IDT54/74FCT841T 10-Bit Non-inverting Latch ..... 6.25IDT54/74FCT843TIDT54/74FCT845TIDT29FCT52IDT29FCT53IDT29FCT520IDT49FCT661IDT49FCT804
IDT49FCT805
IDT49FCT806
IDT49FCT818
IDT49C25
IDT39C8XX
IDT54/74FCT138
IDT54/74FCT139
IDT54/74FCT161
IDT54/74FCT163
IDT54/74FCT182
IDT54/74FCT191
IDT54/74FCT193
IDT54/74FCT240
IDT54/74FCT241
IDT54/74FCT244
IDT54/74FCT540
IDT54/74FCT541
IDT54/74FCT245
IDT54/74FCT640
IDT54/74FCT645
IDT54/74FCT273
IDT54/74FCT299
IDT54/74FCT373
IDT54/74FCT533
IDT54/74FCT573
IDT54/74FCT374
IDT54/74FCT534
1DT54/74FCT574
1DT54/74FCT377
IDT54/74FCT399
IDT54/74FCT521
IDT54/74FCT543
IDT54/74FCT646
IDT54/74FCT821
IDT54/74FCT823
IDT54/74FCT824
IDT54/74FCT825
IDT54/74FCT827
IDT54/74FCT833
IDT54/74FCT841
IDT54/74FCT843
IDT54/74FCT844
IDT54/74FCT845
9 -Bit Non-inverting Latch ..... 6.25
8-Bit Non-inverting Latch ..... 6.25
Non-inverting Octal Registered Transceiver ..... 6.26
Inverting Octal Registered Transceiver ..... 6.26
Multi-level Pipeline Register ..... 6.27
16-Bit Synchronous Binary Counter ..... 6.28
High-Speed Tri-Port Bus Multiplexer ..... 6.29
Buffer/Clock Driver w/Guaranteed Skew ..... 6.30
Buffer/Clock Driver w/Guaranteed Skew ..... 6.30
Octal Register with SPC ${ }^{\text {™ }}$ ..... 6.31
Microcycle Length Controller ..... 6.32
IDT39C8XXX Family ..... 6.33
1-of-8 Decoder ..... 6.34
Dual 1-of-4 Decoder ..... 6.35
Synchronous Binary Counter w/Asynchronous Master Reset ..... 6.36
Synchronous Binary Counter w/Synchronous Reset ..... 6.36
Carry Lookahead Generator ..... 6.37
Up/Down Binary Counter w/Preset and Ripple Clocks ..... 6.38
Up/Down Binary Counter w/Separate Up/Down Clocks ..... 6.39
Inverting Octal Buffer/Line Driver ..... 6.40
Non-inverting Octal Buffer/Line Driver ..... 6.40
Non-inverting Octal Buffer/Line Driver ..... 6.40
Inverting Octal Buffer/Line Driver ..... 6.40
Non-inverting Octal Buffer/Line Driver ..... 6.40
Non-inverting Octal Transceiver ..... 6.41
Inverting Octal Transceiver ..... 6 .41
Non-inverting Octal Transceiver ..... 6.41
Octal D Flip-Flop w/Common Master Reset ..... 6.42
8 -Input Universal Shitt Register w/Common Parallel I/O Pins ..... 6.43
Non-inverting Octal Transparent Latch ..... 6.44
Inverting Octal Transparent Latch ..... 6.44
Non-inverting Octal Transparent Latch ..... 6.44
Non-inverting Octal D Flip-Flop ..... 6.45
Inverting Octal D Flip-Flop w/3-State ..... 6.45
Non-inverting Octal D Register w/3-State ..... 6.45
Octal D Flip-Flop w/Clock Enable ..... 6.46
Quad Dual-Port Register ..... 6.47
8 -Bit Identity Comparator ..... 6.48
Non-inverting Octal Latched Transceiver ..... 6.49
Non-inverting Octal Registered Transceiver ..... 6.50
10-Bit Non-inverting Register w/3-State ..... 6.51
9-Bit Non-inverting Register w/Clear \& 3-State ..... 6.51
9-Bit Inverting Register w/Clear \& 3-State ..... 6.51
8 -Bit Non-inverting Register ..... 6.51
10-Bit Non-inverting Buffer ..... 6.52
8-Bit Transceiver w/Parity ..... 6.53
10-Bit Non-inverting Latch ..... 6.54
9-Bit Non-inverting Latch ..... 6.54
9 -Bit Inverting Latch ..... 6.54
8 -Bit Non-inverting Latch ..... 6.54
10-Bit Non-inverting Transceiver ..... 6.55
1990 LOGIC DATA BOOK (CONTINUED) ..... PAGE
STANDARD LOGIC PRODUCTS (CONTINUED)
IDT54/74FCT863 9-Bit Non-inverting Transceiver ..... 6.55
IDT54/74FCT864 9-Bit Inverting Transceiver ..... 6.55
IDT54/74FBT240 Inverting Octal Buffer/Line Driver ..... 6.56
IDT54/74FBT241 Non-inverting Octal Buffer/Line Driver ..... 6.57
IDT54/74FBT244 Non-inverting Octal Buffer/Line Driver ..... 6.58
IDT54/74FBT245 Non-inverting Octal Transceiver ..... 6.59
IDT54/74FBT373 Octal Transparent Latch w/3-State ..... 6.60
IDT54/74FBT374 Non-inverting Octal D Register ..... 6.61
IDT54/74FBT540 Inverting Octal Buffer ..... 6.62
IDT54/74FBT541 Non-inverting Octal Buffer ..... 6.62
IDT54/74FBT821 10-Bit Non-inverting Register ..... 6.63
IDT54/74FBT823 9-Bit Inverting Register ..... 6.64
IDT54/74FBT827 Non-inverting 10-Bit Buffers/Driver ..... 6.65
IDT54/74FBT828 Inverting10-Bit Buffers/Driver ..... 6.65
IDT54/74FBT841 10 -Bit Non-inverting Latch ..... 6.66
IDT54/74FBT2240 Inverting Octal Buffer/Line Driver w/25 $2 \Omega$ Series Resistor ..... 6.67
IDT54/74FBT2244 Inverting Octal Buffer/Line Driver w/25 2 Series Resistor ..... 6.68
IDT54/74FBT2373 Octal Transparent Latch w/3-State \& $25 \Omega$ Series Resistor ..... 6.69
IDT54/74FBT2827 Non-inverting 10 -Bit Buffers/Driver w/25 $\Omega$ Series Resistor ..... 6.70
IDT54/74FBT2828 Inverting10-Bit Buffers/Driver w/25 $\Omega$ Series Resistor ..... 6.70
IDT54/74FBT2841 10 -Bit Memory Latch w/ $25 \Omega$ Series Resistor ..... 6.71
APPLICATION AND TECHNICAL NOTES
Complex Logic Products Technical Notes
TN-02 Build a 20MIP Data Processing Unit ..... 7.1
TN-03 Using the IDT49C402A ALU ..... 7.2
Complex Logic Products Application Notes
AN-03 Trust Your Data with A High-Speed CMOS 6-, 32- or 64-Bit EDC ..... 7.3
AN-06 16-Bit CMOS Slices - New Building Blocks Maintain Microcode Compatibility Yet Increase Performance ..... 7.4
AN-17 FIR Filter Implementation Using FIFOs and MACs ..... 7.5
AN-24 Designing with the IDT49C460 and IDT39C60 Error Detection and Correction Units ..... 7.6
AN-32 Implementation of Digital Filters Using IDT7320, IDT7210, IDT7216 ..... 7.7
AN-35 Address Generator in Matrix Unit Operation Engine ..... 7.8
AN-37 Designing High-Performance Systems Using the IDT PaletteDAC ${ }^{\text {TM }}$ ..... 7.9
AN-63 Using the IDT75C457's PaletteDAC' ${ }^{\text {TM }}$ in True Color and Monochrome Graphics Applications ..... 7.10
AN-64 Protecting Your Data with IDT's 49C465 32-Bit Flow-thruEDC ${ }^{\text {TM }}$ Unit ..... 7.11
AN-65 Using IDT73200 or IDT73210 as Read and Write Buffers with R3000 ..... 7.12
Standard Logic Application Notes ..... 7.13
AN-47 Simultaneous Switching Noise ..... 7.14
AN-48 Using High-Speed Logic ..... 7.15
AN-49 Characteristics of PCB Traces ..... 7.16
AN-50 Series Termination ..... 7.17
AN-51 Power Dissipation in Clock Drivers. ..... 7.18
AN-52 FCT Output Structures and Characteristics ..... 7.19
AN-53 Power-Down Operation ..... 7.20
AN-54 FCT-T Logic Family ..... 7.21
Standard Logic Technical Bulletins ..... 7.22
IDT SALES OFFICE, REPRESENTATIVE AND DISTRIBUTOR LOCATIONS

## SPECIALIZED MEMORY DATA BOOK

The following is a list of data sheets expected to be Included In the Specialized Memory Data Book due for publication 4Q90. Until its release, please refer to your 1989 Data Book Supplement.

## ECL PRODUCTS

IDT10484
IDT100484
IDT101484
IDT10490
IDT100490
IDT101490
IDT10494
IDT100494
IDT101494
IDT10496LL
IDT100496LL
IDT101496LL
IDT10496RL
IDT100496RL
IDT101496RL
IDT10497
IDT100497
IDT101497
IDT10498
IDT100498
IDT101498
IDT10504
IDT100504
IDT101504
IDT10506LL
IDT100506LL
IDT101506LL
IDT10506RLA
IDT100506RLA
IDT101506RLA
IDT10507
IDT100507
IDT101507
IDT10508
IDT100508
IDT101508
IDT10509
IDT100509
IDT101509
$4 \mathrm{~K} \times 4 \mathrm{ECL}$ 10K SRAM
4K x 4 ECL 100K SRAM
$4 \mathrm{~K} \times 4$ ECL 101K SRAM
$64 \mathrm{~K} \times 1$ ECL 10K SRAM
$64 \mathrm{~K} \times 1 \mathrm{ECL} .100 \mathrm{~K}$ SRAM
64K x 1 ECL 101K SRAM
$16 \mathrm{~K} \times 4 \mathrm{ECL}$ 10K SRAM
$16 \mathrm{~K} \times 4 \mathrm{ECL}$ 100K SRAM
16K x 4 ECL 101K SRAM
16K $\times 4$ Self-Timed Latch Input, Latch Output 16K x 4 Self-Timed Latch Input, Latch Output 16K x 4 Self-Timed Latch Input, Latch Output $16 \mathrm{~K} \times 4$ Self-Timed Reg Input, Latch Output $16 \mathrm{~K} \times 4$ Self-Timed Reg Input, Latch Output 16K x 4 Self-Timed Reg Input, Latch Output 16K x 4 Synchronous Write, Latch Output 16K $\times 4$ Synchronous Write, Latch Output 16K x 4 Synchronous Write, Latch Output 16K x 4 Conditional Write, Latch Output 16K $\times 4$ Conditional Write, Latch Output 16K $\times 4$ Conditional Write, Latch Output $64 \mathrm{~K} \times 4$ ECL 10K SRAM $64 \mathrm{~K} \times 4 \mathrm{ECL}$ 100K SRAM $64 \mathrm{~K} \times 4 \mathrm{ECL} 100 \mathrm{~K}$ SRAM $64 \mathrm{~K} \times 4$ Self-Timed Latch Input, Latch Output $64 \mathrm{~K} \times 4$ Self-Timed Latch Input, Latch Output $64 \mathrm{~K} \times 4$ Self-Timed Latch Input, Latch Output $64 \mathrm{~K} \times 4$ Self-Timed Reg Input, Latch Output $64 \mathrm{~K} \times 4$ Self-Timed Reg Input, Latch Output $64 \mathrm{~K} \times 4$ Self-Timed Reg Input, Latch Output $64 \mathrm{~K} \times 4$ Synchronous Write, Latch Output 16K $\times 4$ Synchronous Write, Latch Output $16 \mathrm{~K} \times 4$ Synchronous Write, Latch Output $64 \mathrm{~K} \times 4$ Conditional Write, Latch Output $64 \mathrm{~K} \times 4$ Conditional Write, Latch Output $64 \mathrm{~K} \times 4$ Conditional Write, Latch Output 32K x 9 ECL 10K SRAM 32K x 9 ECL 100K SRAM 32K x 9 ECL 101K SRAM

## FIFO PRODUCTS

IDT7200
IDT7201
IDT7202
IDT7203
IDT7204
IDT7205
IDT7206
IDT72021
IDT72031
$256 \times 9$-Bit Parallel FIFO
$512 \times 9$-Bit Parallel FIFO
$1024 \times 9$-Bit Parallel FIFO
$2 \mathrm{~K} \times 9$-Bit Parallel FIFO
4K $\times 9$-Bit Parallel FIFO
8K $\times 9$-Bit Parallel FIFO
16K $\times 9$-Bit Parallel FIFO
$1 \mathrm{~K} \times 9$-Bit Parallel FIFO w/ Flags and $\overline{\mathrm{OE}}$
$2 \mathrm{~K} \times 9$-Bit Parallel FIFO w/Flags and $\overline{\mathrm{OE}}$

## SPECIALIZED MEMORY DATA BOOK (CONTINUED)

## FIFO PRODUCTS (CONTINUED)

IDT72041
IDT72103
IDT72104
IDT72105
IDT72115
IDT72125
IDT72131
IDT72141
IDT72132
IDT72142
IDT72200
IDT72210
IDT72420
IDT72201
IDT72211
IDT72421
IDT72215A
IDT72225A
IDT72220
IDT72230
IDT72240
IDT72221
IDT72231
IDT72241
IDT72235
IDT72245
IDT72401
IDT72402
IDT72403
IDT72404
IDT72413
IDT7251
IDT7252
IDT72510
IDT72520
IDT72511
IDT72521
IDT72605
IDT72615
$4 \mathrm{~K} \times 9$-Bit Parallel FIFO w/Flags and $\overline{\mathrm{OE}}$
$2 \mathrm{~K} \times 9$-Bit Configurable Parallel-Serial FIFO
4K $\times 9$-Bit Configurable Parallel-Serial FIFO
$256 \times 16$-Bit Parallel-to-Serial FIFO
$512 \times 16$-Bit Parallel-to-Serial FIFO
$1024 \times 16$-Bit Parallel-to-Serial FIFO
$2048 \times 9$-Bit Parallel-to-Serial FIFO
$4096 \times 9$-Bit Parallel-to-Serial FIFO
$2048 \times 9$-Bit Serial-to-Parallel FIFO
$2048 \times 9$-Bit Serial-to-Parallel FIFO
$256 \times 8$-Bit Parallel SyncFIFOTM (Clocked FIFO) $512 \times 8$-Bit Parallel SyncFIFO™ (Clocked FIFO) $64 \times 8$-Bit Parallel SyncFIFO ${ }^{\text {m }}$ (Clocked FIFO) $256 \times 9$-Bit Parallel SyncFIFOTM (Clocked FIFO) $512 \times 9$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO) $64 \times 9$-Bit Parallel SyncFIFOTM (Clocked FIFO) $512 \times 18$-Bit Parallel SyncFIFOrM (Clocked FIFO) $1024 \times 18$-Bit Parallel SyncFIFO™ (Clocked FIFO) $1 \mathrm{~K} \times 8$-Bit Parallel SyncFIFO™ (Clocked FIFO) $2 \mathrm{~K} \times 8$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO)
$4 \mathrm{~K} \times 8$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO)
1K $\times 9$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO)
$2 \mathrm{~K} \times 9$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO)
$4 \mathrm{~K} \times 9$-Bit Parallel SyncFIFOTM (Clocked FIFO)
$2 \mathrm{~K} \times 18$-Bit Parallel SyncFIFO™ (Clocked FIFO)
$4 \mathrm{~K} \times 18$-Bit Parallel SyncFIFO™ (Clocked FIFO)
$64 \times 4$ FIFO
$64 \times 5$ FIFO
$64 \times 4$ FIFO $w / \overline{\mathrm{OE}}$
$64 \times 5$ FIFO w/OE
$64 \times 5$ FIFO (w/Flags)
$512 \times 18$-Bit - $1 \mathrm{~K} \times 9$-Bit BiFIFO
1K $\times 18$-Bit $-2 \mathrm{~K} \times 9$-Bit BiFIFO
$512 \times 18$-Bit - $1 \mathrm{~K} \times 9$-Bit BiFIFO
$1 \mathrm{~K} \times 18$-Bit $-2 \mathrm{~K} \times 9$-Bit BiFIFO
$512 \times 18$-Bit BiFIFO
$1 \mathrm{~K} \times 18$-Bit BiFIFO
$256 \times 18$-Bit Synchronous BiFIFO (SyncBiFIFOTM)
$512 \times 18$-Bit Synchronous BiFIFO (SyncBiFIFO ${ }^{\text {M }}$ )

## SPECIALTY MEMORY PRODUCTS

IDT7130
IDT7140
IDT7030
IDT7040
IDT7010
IDT70104
IDT70101
IDT70105
IDT7132
IDT7142
IDT7032
IDT7042
IDT71321
$8 \mathrm{~K}(1 \mathrm{~K} \times 8)$ Dual-Port RAM (MASTER)
$8 \mathrm{~K}(1 \mathrm{~K} \times 8)$ Dual-Port RAM (SLAVE)
$8 \mathrm{~K}(1 \mathrm{~K} \times 8)$ Dual-Port RAM (MASTER)
8 K ( $1 \mathrm{~K} \times 8$ ) Dual-Port RAM (SLAVE)
9K ( $1 \mathrm{~K} \times 9$ ) Dual-Port RAM (MASTER)
9K ( $1 \mathrm{~K} \times 9$ ) Dual-Port RAM (SLAVE)
9K ( $1 \mathrm{~K} \times 9$ ) Dual-Port RAM (MASTER w/interrupts)
9K ( $1 \mathrm{~K} \times 9$ ) Dual-Port RAM (SLAVE w/Interrupts)
16K (2K x 8) Dual-Port RAM (MASTER)
16K (2K x 8) Dual-Port RAM (SLAVE)
16K (2K x 8) Dual-Port RAM (MASTER)
16K (2K x 8) Dual-Port RAM (SLAVE)
16K (2K $\times 8$ ) Dual-Port RAM (MASTER w/Interrupts)

## SPECIALIZED MEMORY DATA BOOK (CONTINUED)

## SPECIALTY MEMORY PRODUCTS (CONTINUED)

IDT71421 16K ( $2 \mathrm{~K} \times 8$ 8) Dual-Port RAM (SLAVE w/Interrupts)
IDT71322 16K (2K $\times 8$ ) Dual-Port RAM (w/Semaphores)
IDT7012
IDT70121
IDT70125
IDT7133
IDT7143
18K (2K x 9) Dual-Port RAM
18K (2K x 9) Dual-Port RAM (MASTER w/Interrupts)
18K (2K $\times 9$ ) Dual-Port RAM (SLAVE w/Interrupts)
32K (2K x 16) Dual-Port RAM (MASTER)
$32 \mathrm{~K}(2 \mathrm{~K} \times 16)$ Dual-Port RAM (SLAVE)
$32 \mathrm{~K}(4 \mathrm{~K} \times 8$ ) Dual-Port RAM
32K (4K $\times 8$ ) Dual-Port RAM (w/Semaphores)
32K ( $4 \mathrm{~K} \times 9$ ) Dual-Port RAM
$64 \mathrm{~K}(4 \mathrm{~K} \times 16$ Dual-Port RAM
64K ( $8 \mathrm{~K} \times 8$ ) Dual-Port RAM
128K (8K $\times 16$ ) Dual-Port RAM
128K (16K x 8) Dual-Port RAM
144K (4K x 36) Dual-Port RAM
$8 \mathrm{~K}(1 \mathrm{~K} \times 8)$ FourPort ${ }^{\text {TM }}$ RAM
$16 \mathrm{~K}(2 \mathrm{~K} \times 8)$ FourPort ${ }^{\text {TM }}$ RAM

## SUBSYSTEMS PRODUCTS

## MULTI-PORT MODULES

IDT7M134
IDT7M144
IDT7M135
IDT7M145
IDT7M137
IDT7M1003
IDT7M1001
IDT7M1004
IDT7M1005
IDT7MB6056
IDT7MB1008
IDT7MB1006
IDT7MB6046
IDT7MB6036
IDT7MB6156
IDT7MB6146
IDT7MB6136
IDT7M1002
IDT7M1041
IDT7M1042
IDT7M1043
IDT7M1044

## FIFO MODULES

IDT7M205
IDT7MP2005
IDT7M206
IDT7MP2011
IDT7M207
IDT7MP2010
IDT7MP2009

8K x 8 Master Dual-Port SRAM Module
$8 \mathrm{~K} \times 8$ Slave Dual-Port SRAM Module
$16 \mathrm{~K} \times 8$ Master Dual-Port SRAM Module
16K x 8 Slave Dual-Port SRAM Module
$32 \mathrm{~K} \times 8$ Master Dual-Port SRAM Module
$64 \mathrm{~K} \times 8$ Dual-Port SRAM Module
128K x 8 Dual-Port SRAM Module
$8 \mathrm{~K} \times 8$ Dual-Port SRAM Module
16K $\times 9$ Dual-Port SRAM Module
32K $\times 16$ Dual-Port (Shared Memory) SRAM Module
32K x 16 Dual-Port SRAM Module
$64 \mathrm{~K} \times 16$ Dual-Port SRAM Module
$64 \mathrm{~K} \times 16$ Dual-Port (Shared Memory) SRAM Module 128K x 16 Dual-Port (Shared Memory) SRAM Module
$32 \mathrm{~K} \times 18$ Dual-Port (Shared Memory) SRAM Module
$64 \mathrm{~K} \times 18$ Dual-Port (Shared Memory) SRAM Module
$128 \mathrm{~K} \times 18$ Dual-Port (Shared Memory) SRAM Module
$16 \mathrm{~K} \times 32$ Dual-Port SRAM Module
$8 \mathrm{~K} \times 8$ FourPort ${ }^{\text {TM }}$ SRAM Module
$4 \mathrm{~K} \times 8$ FourPort ${ }^{\text {™ }}$ SRAM Module
$4 \mathrm{~K} \times 16$ FourPort $^{\text {TM }}$ SRAM Module
$2 K \times 16$ FourPort $^{\text {TM }}$ SRAM Module
$8 \mathrm{~K} \times 9$-Bit CMOS FIFO Module
$8 \mathrm{~K} \times 9$-Bit FIFO Module
$16 \mathrm{~K} \times 9$-Bit CMOS FIFO Module
$16 \mathrm{~K} \times 9$ Bit FIFO Module
$32 \mathrm{~K} \times 9$-Bit CMOS FIFO Module
$16 \mathrm{~K} \times 18$-Bit FIFO Module
$32 \mathrm{~K} \times 18$-Bit FIFO Module

## SPECIALIZED MEMORY DATA BOOK (CONTINUED)

## SRAM MODULES

IDT7MC4001
IDT7M4042
IDT7M812
IDT8M824
IDT8MP824
IDT7MP4034
IDT7M4048
IDT7MP4008
IDT7M912
IDT7MC4005
IDT7MB4009
IDT8M612
IDT8MP612
IDT7M624
IDT8M624
IDT8MP624
IDT7M4016
IDT7MP4047
IDT7MC4032
IDT7MP4031
IDT7M4003
IDT7M4017
IDT7MP4036
IDT7MP4045
1M $\times 1$ CMOS Static RAM Module $256 \mathrm{~K} \times 4$ CMOS Static RAM Module $64 \mathrm{~K} \times 8$ CMOS Static RAM Module $128 \mathrm{~K} \times 8$ CMOS Static RAM Module $128 \mathrm{~K} \times 8$ CMOS Static RAM Module $256 \mathrm{~K} \times 8$ CMOS Static RAM Module $512 \mathrm{~K} \times 8$ CMOS Static RAM Module $512 \mathrm{~K} \times 8$ CMOS Static RAM Module $64 \mathrm{~K} \times 9$ CMOS Static RAM Module $16 \mathrm{~K} \times 16$ CMOS Static RAM Module $2(16 \mathrm{~K} \times 16)$ CMOS Static RAM Module 32K $\times 16$ CMOS Static RAM Module 32K $\times 16$ CMOS Static RAM Module $64 \mathrm{~K} \times 16$ CMOS Static RAM Module $64 \mathrm{~K} \times 16$ CMOS Static RAM Module $64 \mathrm{~K} \times 16$ CMOS Static RAM Module $256 \mathrm{~K} \times 16$ CMOS Static RAM Module $512 \mathrm{~K} \times 16$ CMOS Static RAM Module $16 \mathrm{~K} \times 32$ CMOS Static RAM Module w/Separate Data I/O $16 \mathrm{~K} \times 32$ CMOS Static RAM Module 32K x 32 CMOS Static RAM Module
$64 \mathrm{~K} \times 32 \mathrm{CMOS}$ Static RAM Module $64 \mathrm{~K} \times 32$ CMOS Static RAM Module $256 \mathrm{~K} \times 32$ CMOS Static RAM Module

## CACHE MODULES

1DT7MB6064
IDT7MB6044
IDT7MB6043
IDT7MB6051
IDT7MB6039
IDT7MB6049
IDT7MB6040
IDT7MB6061
Dual ( $4 \mathrm{~K} \times 60$ ) Data/Instruction Cache Module for IDT79R3000 CPU Dual ( $4 \mathrm{~K} \times 64$ ) Data/Instruction Cache Module for IDT79R3000 CPU Dual ( $8 \mathrm{~K} \times 64$ ) Data/Instruction Cache Module for IDT79R3000 CPU Dual (8K x 64) Data/Instruction Cache Module for IDT79R3000 CPU (Multiprocessor) Dual ( $16 \mathrm{~K} \times 60$ ) Data/Instruction Cache Module for IDT79R3000 CPU Dual (16K x 60) Data/Instruction Cache Module for IDT79R3000 CPU (Multiprocessor) Dual ( $16 \mathrm{~K} \times 64$ ) Data/Instruction Cache Module for General CPUs Dual ( $16 \mathrm{~K} \times 60$ ) Data/Instruction w/Resettable Instruction Tag

## WRITABLE CONTROL STORE MODULES

IDT7M6032
IDT7MB6042
Flexi-Pak Module Family
$16 \mathrm{~K} \times 32$ Writable Control Store Static RAM Module 8K $\times 112$ Writable Control Store Static RAM Module Various Combinations of Four SRAMs, EPROMs and EEPROMs Packaged in 32Lead JEDEC LCCs Mounted on PGA-Type Substrate

## RISC DATA BOOK

The following is a list of data sheets expected to be Included in the RISC Data Book due for publication 4 Q90. Until its release, please refer to your 1980 Data Book Supplement.

## RISC MICROPROCESSOR PRODUCTS

 RISC COMPONENTSIDT79R3000 RISC CPU Processor
IDT79R3001 32-Bit RISController ${ }^{\text {TM }}$
IDT79R3010 RISC Floating-Point Accelerator
IDT79R3020 RISC CPU Write Buffer
IDT79R4000 Third Generation RISC Processor

## RISC DEVELOPMENT SYSTEMS

RS1210
RC2030
RISComputer ${ }^{\text {TM }}$ Development System
RISComputer ${ }^{\text {TM }}$ Development System
RISComputer ${ }^{\text {TM }}$ Development System
RISComputer ${ }^{\text {TM }}$ Development System
RC3260
M/2000 RISComputer ${ }^{\text {TM }}$ Development System

## RISC DEVELOPMENT SOFTWARE

## 3106 Ada

3120C-SRC (SPP)
3123C-SRC (SPP/e)
3178C-SRC (ASAPP)

Ada Compiler
System Programmer's Package
System Programmer's Package/e
Ada Stand-alone Programmer's Package

## RISC SUBSYSTEM PRODUCTS

RISC CPU MODULES

IDT7RS101

IDT7RS101F
IDT7RS102
IDT7RS102F
IDT7RS103
IDT7RS103F
IDT7RS104
IDT7RS104F
IDT7RS105
IDT7RS105F
IDT7RS107F

RISC TargetSystems
IDT7RS301
IDT7RS302
IDT7RS303
IDT7RS304
IDT7RS305
IDT7RS307

R3000 Module w/64K I-Cache, 64K D-Cache, 4 Word Read Buffer and 1 Word Write Buffer
R3000, R3010 Module w/64K I-Cache, 64K D-Cache, 4 Word Read Buffer and 1 Word Write Buffer
R3000 Module w/16K I-Cache, 16K D-Cache, 1 Word Read Buffer and 1 Word Write Buffer R3000, R3010 Module w/16K I-Cache, 16K D-Cache, 1 Word Read Buffer and 1 Word Write Buffer
R3000 Module w/16K I-Cache and 16K D-Cache R3000, R3010 Module w/16K I-Cache and16K D-Cache R3001 Module w/ 128K I-Cache, 128K D-Cache, 1 Word Read Buffer and 1 Word Write Buffer R3001, R3010 Module w/128K I-Cache, 128K D-Cache, 1 Word Read Buffer and 1 Word Write Buffer R3000 Module w/32K I-Cache, 16K D-Cache, 1 Word Read Buffer, 1 Word Write Buffer and IDT Bus R3000, R3010 Module w/32K I-Cache, 16K D-Cache, 1 Word Read Buffer, 1 Word Write Buffer and IDT Bus R3000, R3010 Module w/64K I-Cache, 64 K D-Cache, 0R3020 and 1 Word Read Buffer

TargetSystem ${ }^{\text {TM }}$ for IDT7RS101
TargetSystem ${ }^{\text {M }}$ for IDT7RS102
TargetSystem ${ }^{\text {M }}$ for IDT7RS103
TargetSystem ${ }^{\text {M }}$ for IDT7RS104
TargetSystem ${ }^{\text {M }}$ for IDT7RS105
TargetSystem ${ }^{\mathrm{TM}}$ for IDT7RS107

## RISC DATA BOOK (CONTINUED)

RISC SUBSYSTEM PRODUCTS (CONTINUED)

## SUPPORT PRODUCTS

IDT7RS201
IDT7RS202
IDT7RS203
IDT7RS340
IDT7RS341
IDT7RS342
IDT7RS343
IDT7RS347
IDT7RS353-B
IDT7RS353-MB
IDT7RS353-S
IDT7RS353-MS
IDT7RS355-B
IDT7RS355-MB
IDT7RS355-S
IDT7RS355-MS
IDT7RS356-2B
IDT7RS356-3B
IDT7RS356-3MB
IDT7RS357-1B
IDT7RS357-1MB
IDT7RS357-2B
IDT7RS357-2MB
IDT7RS357-3B
IDT7RS357-3MB
IDT7RS361-B
IDT7RS361-MB
IDT7RS361-E
IDT7RS361-S
IDT7RS361-MS
IDT7RS363-1
IDT7RS363-2
IDT7RS364
IDT7RS365
IDT7RS366
IDT7RS382
IDT7RS383

Nubus Board
Nubus Board, Supports Nubus Memory Nubus Board, Supports Onboard Memory System Board
Personality Board for IDT7RS101
Personality Board for IDT7RS102
Personality Board for IDT7RS103
Personality Board for IDT7RS107
JMI C-Executive ${ }^{\text {TM }}$ Binary Code
JMI C-Executive ${ }^{\text {TM }}$ Maintenance for Binary Code
JMI C-Executive ${ }^{\text {TM }}$ SourceCode
JMI C-Executive ${ }^{\text {TM }}$ Maintenance for Source Code
Floating Point Library Binary Code
Floating Point Library Maintenance for Binary Code
Floating Point Library Source Code
Floating Point Library Maintenance for Source Code
R3000 C-Compiler Binary Code for 80286, 80386 IDT7RS356-2MB R3000
C-Compiler Maintenance for Binary Code for 80286, 80386 PC-DOS
R3000 C-Compiler Binary Code for PC SCO XENIX
R3000 C-Compiler Maintenance for Binary Code SCO XENIX
R3000 Macro Assembler Binary Code for 8086,8088 PC-DOS
R3000 Macro Assembler Maintenance for Binary Code 8086, 8088
R3000 Macro Assembler Binary Code for 80286,80386 PC-DOS
R3000 Macro Assembler Maintenance for Binary Code 80286, 80386
R3000 Macro Assembler Binary Code for PC SCO XENIX
R3000 Macro Assembler Maintenance for Binary Code SCO XENIX
IDT PROM Monitor Binary Code
IDT PROM Monitor Maintenance for Binary Code
IDT PROM Monitor Binary Code - in 4 EPROMs
IDT PROM Monitor Source Code
IDT PROM Monitor Maintenance for Source Code
R3000 PGA Breakout Board and HP 16500A Logic Analyzer Set-up Software
R3000 PGA Breakout Board and HP 16500A Logic Analyzer Set-up Software and 5 HP Adapters
HP 16500A Logic Analyzer Disassembler Software for 7RS300 Series
TargetSystems ${ }^{\text {™ }}$
R3000 Flatpack Version
R3001 PGA Version
R3000 Evaluation Board
R3001 Evaluation Board

## MacStation ${ }^{\text {TM }}$ DEVELOPMENT SYSTEM

IDT7RS501-1
IDT7RS501-1D
IDT7RS501-1M
IDT7RS501-2
IDT7RS501-3

IDT7RS501-4
IDT7RS501-5

MacStation ${ }^{\text {TM }}$ Development System w/IDT7RS201 Nubus Board, IDT/ux and C-Compiler
MacStation ${ }^{\text {™ }}$ Development System Documentation
MacStation ${ }^{\text {TM }}$ Development System Maintenance
MacStation ${ }^{\text {TM }}$ Development System w/150MB External Hard Disk, 40MB External Tape Drive, IDT7RS201 Nubus Board, IDT/ux and C-Compiler
Complete IDT7RS501 MacStation ${ }^{\text {TM }}$ Development System w/MAC II Computer, 8MB RAM, 150MB Hard Disk, 40MB External Tape Drive, IDT7RS201 Nubus Board, IDT/ux and C-Compiler
4MB SIMM Module for MAC II
IDT7RS501 MacStation™ Development System w/150MB External Hard Disk, IDT7RS201 Nubus Board, IDT/ux and C-Compiler

RISC DATA BOOK (CONTINUED)
RISC SUBSYSTEM PRODUCTS (CONTINUED)
MacStation ${ }^{\text {TM }}$ DEVELOPMENT SYSTEM (CONTINUED)
IDT7RS501-6
IDT7RS501 MacStation ${ }^{\text {TM }}$ Development System w/40MB External Tape Drive, IDT7RS201 Nubus Board, IDT/ux and C-Compiler
IDT7RS502-1 MacStation ${ }^{\text {TM }}$ Development System w/IDT7RS202 Nubus Board, 8MB Nubus RAM Board, IDT/ux and C-Compiler
IDT7RS502-1D
IDT7RS502-1M
IDT7RS502-2
IDT7RS502-3

IDT7RS502-4
IDT7RS502-5
IDT7RS502-6
IDT7RS503-1
IDT7RS503-1D
IDT7RS503-1M
IDT7RS551-1B
IDT7RS571-1S
IDT7RS572-1S
IDT7RS573-1B
IDT7RS573-1MB

MacStation ${ }^{\text {TM }}$ Development System Documentation
MacStation ${ }^{\text {™ }}$ Development System Maintenance
IDT7RS502 MacStation ${ }^{\text {TM }}$ Development System w/150MB External Hard Disk, 40MB External Tape Drive, IDT7RS202 Nubus Board, IDT/ux and C-Compiler Complete IDT7RS502 MacStation ${ }^{\text {TM }}$ Development System w/MAC II Computer, 8MB RAM, 150MB Hard Disk, 40MB External Tape Drive, IDT7RS202 Nubus Board, IDT/ux and C-Compiler
4MB SIMM Module for MAC II
IDT7RS502 MacStation ${ }^{\text {TM }}$ Development System w/150MB External Hard Disk, IDT7RS202 Nubus Board, IDT/ux and C-Compiler
IDT7RS502 MacStation ${ }^{\text {TM }}$ Development System w/40MB External Tape Drive, IDT7RS202 Nubus Board, IDT/ux and C-Compiler
MacStation ${ }^{\text {TM }}$ Development System w/16MB RAM, IDT/ux and C-Compiler
MacStation ${ }^{\text {TM }}$ Development System Documentation
MacStation ${ }^{\text {™ }}$ Development System Maintenance
IDT/ux - UNIX Operating System for MacStations ${ }^{T M}$
MIPS SPP for the MAC
MIPS SPP/e for the MAC
MIPS Fortran for the MAC
Maintenance for MIPS Fortran for the MAC

## STATIC RAM DATA BOOK

The following is a list of data sheets expected to be included in the Static RAM Data Book due for publication 1Q91. Until its release, please refer to your 1980 Data Book Supplement.

## STATIC RAM PRODUCTS

IDT6167
IDT6168
IDT6177
IDT6178
IDT61970
IDT71681
IDT71682
IDT6116
IDT7187
IDT6198
IDT7188
IDT7198
IDT61B98
IDT71981
IDT71982
IDT71B88
IDT71B98
IDT7164
IDT7165
IDT7174
IDT71B64
IDT71B65
IDT71B74
IDT7186
IDT71586
IDT7169
IDT71569
IDT71B569
IDT71B69
IDT71B79
IDT71220
IDT71222
IDT71270
IDT71257
IDT61298
IDT71258
IDT61B298
IDT71281
IDT71282
IDT71B258
IDT71256
IDT71B256
IDT71B556
IDT71259
IDT71509
IDT71559
IDT71589
IDT71027
IDT71028
IDT71024

16K $\times 1$ w/Power-Down
$4 \mathrm{~K} \times 4$ w/Power-Down
$4 \mathrm{~K} \times 4$ Cache-Tag w/Open Drain and Power-Down
$4 \mathrm{~K} \times 4$ Cache-Tag w/Power-Down
4K $\times 4$ w/Output Enable and Power-Down
$4 \mathrm{~K} \times 4 \mathrm{w} /$ Separate I/O and Power-Down
$4 \mathrm{~K} \times 4 \mathrm{w} /$ Separate I/O and Power-Down
$2 K \times 8$ w/Power-Down
$64 \mathrm{~K} \times 1$ w/Power-Down
16K $\times 4$ w/Output Enable and Power-Down
16K $\times 4$ w/Power-Down
16K x 4 w/Output Enable, 2 Chip Selects and Power-Down
16K $\times 4$ BiCEMOS ${ }^{\text {M }}$ w/Output Enable
16K $\times 4$ w/Separate I/O and Power Down
16K x 4 w/Separate I/O and Power Down
$16 \mathrm{~K} \times 4$ BiCEMOS $^{\text {M }}$
$16 \mathrm{~K} \times 4$ BiCEMOS w/Output Enable and 2 Chip Selects
8K x 8 w/Power-Down
8K x 8 Resettable Power-Down
$8 \mathrm{~K} \times 8$ Cache-Tag w/Power-Down
$8 \mathrm{~K} \times 8$ BiCEMOS ${ }^{\text {™ }}$
$8 \mathrm{~K} \times 8$ BiCEMOS ${ }^{\text {™ }}$ Resettable
$8 \mathrm{~K} \times 8$ BiCEMOS ${ }^{\text {M }}$ Cache-Tag
$4 \mathrm{~K} \times 16 \mathrm{w} /$ Power-Down
$4 \mathrm{~K} \times 16$ w/Address Latch and Power-Down
8K $\times 9$ w/Power-Down
$8 \mathrm{~K} \times 9$ w/Address Latch and Power-Down
$8 \mathrm{~K} \times 9$ BiCEMOS $^{\mathrm{TM}}$ w/Address Latch
$8 \mathrm{~K} \times 9$ BiCEMOS ${ }^{\text {M }}$
$8 \mathrm{~K} \times 9$ BiCEMOS ${ }^{\text {T }}$ Cache-Tag
$4 \mathrm{~K} \times 18 \times 2 \mathrm{w} /$ Single Address Latch and Power-Down
$4 \mathrm{~K} \times 18 \times 2 \mathrm{w} /$ Dual Address Latches and Power-Down
$4 \mathrm{~K} \times 18 \times 2$ Cache-Tag and Power-Down
256K x 1 w/Power-Down
64K $\times 4$ w/Output Enable and Power-Down
64K $\times 4$ w/Power-Down
$64 \mathrm{~K} \times 4 \mathrm{BiCEMOS}^{T M}$ w/Output Enable
64K $\times 4$ w/Separate I/O and Power-Down
64K $\times 4$ w/Separate I/O and Power-Down
$64 \mathrm{~K} \times 4$ BiCEMOS ${ }^{\text {м }}$
32K x 8 w/Power-Down
$32 \mathrm{~K} \times 8$ BiCEMOS ${ }^{\text {™ }}$
32K $\times 8$ BiCEMOS $^{\text {M }}$ w/Address Latch
32K $\times 9$ w/Power-Down
32K $\times 9$ w/Address Latch, Parity and Power-Down
32K x 9 w/Address Latch and Power-Down
32K x 9 Burst Mode w/Power-Down
1 Meg $\times 1$ w/Power-Down
256K x 4 w/Power-Down
128K x 8 w/Power-Down

## NUMERICAL TABLE OF CONTENTS

PART NO.100484$4 \mathrm{~K} \times 4 \mathrm{ECL}$ 100K SRAMSMP
100490100494100496LL100496RL100497100498100504100506LL100506RLA100507100508100509101484101490101494101496LL101496RL101497101498101504101506LL101506RLA10150710150810150910484104901049410496LL10496RL10497
4K x 4 ECL 100K SRAM ................................................................................ SMP
$64 \mathrm{~K} \times 1 \mathrm{ECL}$ 100K SRAM SMP
16K x 4 ECL 100K SRAM ..... SMP
16K $\times 4$ Self-Timed Latch Input, Latch Output ..... SMP
$16 \mathrm{~K} \times 4$ Self-Timed Reg Input, Latch Output ..... SMP
16K x 4 Synchronous Write, Latch Output ..... SMP
$16 \mathrm{~K} \times 4$ Conditional Write, Latch Output ..... SMP
$64 \mathrm{~K} \times 4$ ECL 100 K SRAM ..... SMP
$64 \mathrm{~K} \times 4$ Self-Timed Latch Input, Latch Output ..... SMP
64K x 4 Self-Timed Reg Input, Latch Output ..... SMP
16K x 4 Synchronous Write, Latch Output ..... SMP
64K $\times 4$ Conditional Write, Latch Output ..... SMP
32K x 9 ECL 100K SRAM ..... SMP
$4 \mathrm{~K} \times 4 \mathrm{ECL} 101 \mathrm{~K}$ SRAM ..... SMP
$64 \mathrm{~K} \times 1 \mathrm{ECL} 101 \mathrm{~K}$ SRAM ..... SMP
$16 \mathrm{~K} \times 4 \mathrm{ECL} 101 \mathrm{~K}$ SRAM ..... SMP
$16 \mathrm{~K} \times 4$ Self-Timed Latch Input, Latch Output ..... SMP
16K $\times 4$ Self-Timed Reg Input, Latch Output ..... SMP
16K x 4 Synchronous Write, Latch Output ..... SMP
16K $\times 4$ Conditional Write, Latch Output ..... SMP
$64 \mathrm{~K} \times 4$ ECL 100 K SRAM ..... SMP
64K $\times 4$ Self-Timed Latch Input, Latch Output ..... SMP
64K x 4 Self-Timed Reg Input, Latch Output ..... SMP
$16 \mathrm{~K} \times 4$ Synchronous Write, Latch Output ..... SMP
64K $\times 4$ Conditional Write, Latch Output ..... SMP
$32 \mathrm{~K} \times 9$ ECL 101 K SRAM ..... SMP
4K x 4 ECL 10K SRAM ..... SMP
$64 \mathrm{~K} \times 1 \mathrm{ECL}$ 1OK SRAM ..... SMP
$16 \mathrm{~K} \times 4$ ECL 10K SRAM ..... SMP
$16 \mathrm{~K} \times 4$ Self-Timed Latch Input, Latch Output ..... SMP
16K x 4 Self-Timed Reg Input, Latch Output ..... SMP
$16 \mathrm{~K} \times 4$ Synchronous Write, Latch Output ..... SMP
$16 \mathrm{~K} \times 4$ Conditional Write, Latch Output ..... SMP
$64 \mathrm{~K} \times 4$ ECL 10 K SRAM ..... SMP
$64 \mathrm{~K} \times 4$ Self-Timed Latch Input, Latch Output ..... SMP
$64 \mathrm{~K} \times 4$ Self-Timed Reg Input, Latch Output ..... SMP
64K $\times 4$ Synchronous Write, Latch Output ..... SMP
$64 \mathrm{~K} \times 4$ Conditional Write, Latch Output ..... SMP
$32 \mathrm{~K} \times 9$ ECL 10K SRAM ..... SMP
Non-inverting Octal Registered Transceiver ..... 6.26
Multi-level Pipeline Register ..... 6.27
Multi-level Pipeline Register ..... 6.2
Multi-level Pipeline Register ..... 6.2
Non-inverting Octal Registered Transceiver ..... 6.1
Inverting Octal Registered Transceiver ..... 6.26
Inverting Octal Registered Transceiver ..... 6.1
Ada Compiler ..... RISC
System Programmer's Package ..... RISC
System Programmer's Package/e ..... RISC
Ada Stand-alone Programmer's Package ..... RISC

## NUMERICAL TABLE OF CONTENTS (CONTINUED)

PART NO. PAGE
39C0139 C 1039C6039C8XX
49C25
49C402
49 C 410
49C460
49C465
49 C 466
49FCT661
49FCT804
49FCT805
49FCT806
49FCT818
54/74FBT2240
54/74FBT2244
54/74FBT2373
54/74FBT240
54/74FBT241
54/74FBT244
54/74FBT245
54/74FBT2827
54/74FBT2828
54/74FBT2841
54/74FBT373
54/74FBT374
54/74FBT540
54/74FBT541
54/74FBT821
54/74FBT823
54/74FBT827
54/74FBT828
54/74FBT841
54/74FCT138
54/74FCT138T
54/74FCT139
54/74FCT139T
54/74FCT151T
54/74FCT157T
54/74FCT161
54/74FCT161T
54/74FCT163
54/74FCT163T
54/74FCT182
54/74FCT191
54/74FCT191T
54/74FCT193
54/74FCT193T
54/74FCT240
4-Bit Microprocessor Slice ..... 5.1
12-Bit Sequencer ..... 5.2
16-Bit Cascadable EDC ..... 5.10
IDT39C8XXX Family ..... 6.33
Microcycle Length Controller ..... 6.32
16-Bit Microprocessor Slice ..... 5.3
16-Bit Sequencer ..... 5.4
32-Bit Cascadable EDC ..... 5.11
32-Bit CMOS Flow-ThruEDC Unit ..... 5.12
64-BIT CMOS Flow-ThruEDC Unit ..... 5.13
16-Bit Synchronous Binary Counter ..... 6.28
High-Speed Tri-Port Bus Multiplexer ..... 6.29
Buffer/Clock Driver w/Guaranteed Skew ..... 6.3
Buffer/Clock Driver w/Guaranteed Skew ..... 6.3
Octal Register with SPC™ ..... 6.31
Inverting Octal Buffer/Line Driver w/25s Series Resistor ..... 6.67
Inverting Octal Buffer/Line Driver w/ $25 \Omega$ Series Resistor ..... 6.68
Octal Transparent Latch w/3-State \& $25 \Omega$ Series Resistor ..... 6.69
Inverting Octal Buffer/Line Driver ..... 6.56
Non-inverting Octal Buffer/Line Driver ..... 6.57
Non-inverting Octal Buffer/Line Driver ..... 6.58
Non-inverting Octal Transceiver ..... 6.59
Non-inverting 10-Bit Buffers/Driver w/25 2 Series Resistor ..... 6.7
Inverting10-Bit Buffers/Driver w/25 2 Series Resistor ..... 6.7
10-Bit Memory Latch w/25 $\Omega$ Series Resistor ..... 6.71
Octal Transparent Latch w/3-State ..... 6.6
Non-inverting Octal D Register ..... 6.61
Inverting Octal Buffer ..... 6.62
Non-inverting Octal Buffer ..... 6.62
10-Bit Non-inverting Register ..... 6.63
9 -Bit Inverting Register ..... 6.64
Non-inverting 10-Bit Buffers/Driver ..... 6.65
Inverting10-Bit Buffers/Driver ..... 6.65
10-Bit Non-inverting Latch ..... 6.66
1-of-8 Decoder ..... 6.34
1-of-8 Decoder ..... 6.3
Dual 1-of-4 Decoder ..... 6.35
Dual 1-of-4 Decoder ..... 6.4
8 -Input Multiplexer ..... 6.5
Quad 2-Input Multiplexer ..... 6.6
Synchronous Binary Counter w/Asynchronous Master Reset ..... 6.36
Synchronous Binary Counter w/Asynchronous Master Reset ..... 6.7
Synchronous Binary Counter w/Synchronous Reset ..... 6.36
Synchronous Binary Counter w/Synchronous Reset ..... 6.7
Carry Lookahead Generator ..... 6.37
Up/Down Binary Counter w/Preset and Ripple Clocks ..... 6.38
Up/Down Binary Counter w/Preset and Ripple Clock ..... 6.8
Up/Down Binary Counter w/Separate Up/Down Clocks ..... 6.39
Up/Down Binary Counter w/Separate Up/Down Clocks ..... 6.9
Inverting Octal Buffer/Line Driver ..... 6.4

## NUMERICAL TABLE OF CONTENTS (CONTINUED)

PART NO. PAGE54/74FCT240T54/74FCT24154/74FCT241T54/74FCT24454/74FCT244T54/74FCT24554/74FCT245T54/74FCT251T54/74FCT257T
54/74FCT273
54/74FCT273T
54/74FCT299
54/74FCT299T54/74FCT37354/74FCT373T54/74FCT37454/74FCT374T54/74FCT37754/74FCT377T54/74FCT399
54/74FCT399T
54/74FCT521
54/74FCT521T
54/74FCT533
54/74FCT533T
54/74FCT53454/74FCT534T54/74FCT54054/74FCT540T
54/74FCT541
54/74FCT541T
54/74FCT543
54/74FCT543T
54/74FCT573
54/74FCT573T
54/74FCT574
54/74FCT574T
54/74FCT620T
54/74FCT621T
54/74FCT622T
54/74FCT623T
54/74FCT640
54/74FCT640T
54/74FCT645
54/74FCT645T
54/74FCT646
54/74FCT646T
54/74FCT648T
54/74FCT651T
Inverting Octal Buffer/Line Driver ..... 6.1
Non-inverting Octal Buffer/Line Driver ..... 6.4
Non-inverting Octal Buffer/Line Driver ..... 6.1
Non-inverting Octal Buffer/Line Driver ..... 6.4
Non-inverting Octal Buffer/Line Driver ..... 6.1
Non-inverting Octal Transceiver ..... 6.41
Non-inverting Octal Transceiver ..... 6.11
8-Input Multiplexer w/3-State ..... 6.5
Quad 2-Input Multiplexer w/3-State ..... 6.6
Octal D Flip-Flop w/Common Master Reset ..... 6.42
Octal D Flip-Flop w/Common Master Reset ..... 6.12
8 -Input Universal Shift Register w/Common Parallel I/O Pins ..... 6.43
8 Input Universal Shift Register w/Common Paralle I/O Pins ..... 6.13
Non-inverting Octal Transparent Latch ..... 6.44
Non-inverting Octal Transparent Latch w/3-State ..... 6.14
Non-inverting Octal D Flip-Flop ..... 6.45
Non-inverting Octal D Flip-Flop ..... 6.15
Octal D Flip-Flop w/Clock Enable ..... 6.46
Octal D Flip-Flop w/Clock Enable ..... 6.16
Quad Dual-Port Register ..... 6.47
Quad Dual-Port Register ..... 6.17
8-Bit Identity Comparator ..... 6.48
8 -Bit Identity Comparator ..... 6.18
Inverting Octal Transparent Latch ..... 6.44
Inverting Octal Transparent Latch w/3-State ..... 6.14
Inverting Octal D Flip-Flop w/3-State ..... 6.45
Inverting Octal D Flip-Flop ..... 6.15
Inverting Octal Buffer/Line Driver ..... 6.4
Inverting Octal Buffer/Line Driver ..... 6.1
Non-inverting Octal Buffer/Line Driver ..... 6.4
Non-inverting Octal Buffer/Line Driver ..... 6.1
Non-inverting Octal Latched Transceiver ..... 6.49
Non-inverting Octal Latched Transceiver ..... 6.19
Non-inverting Octal Transparent Latch ..... 6.44
Non-inverting Octal Transparent Latch w/3-State ..... 6.14
Non-inverting Octal D Register w/3-State ..... 6.45
Non-inverting Octal D Flip-Flop ..... 6.15
Inverting Octal Bus Transceiver w/3-State ..... 6.21
Non-inverting Octal Bus Transceiver (Open Drain) ..... 6.22
Inverting Octal Bus Transceiver (Open Drain) ..... 6.22
Non-inverting Octal Bus Transceiver w/3-State ..... 6.21
Inverting Octal Transceiver ..... 6.41
Inverting Octal Transceiver ..... 6.11
Non-inverting Octal Transceiver ..... 6.41
Non-inverting Octal Transceiver ..... 6.11
Non-inverting Octal Registered Transceiver ..... 6.5
Non-inverting Octal Registered Transceiver ..... 6.2
Inverting Octal Registered Transceiver ..... 6.2
Inverting Octal Registered Transceiver ..... 6.2
Non-inverting Octal Registered Transceiver ..... 6.2
NUMERICAL TABLE OF CONTENTS (CONTINUED)
PART NO. PAGE
54/74FCT821
54/74FCT821T
54/74FCT823
54/74FCT823T
54/74FCT824
54/74FCT825
54/74FCT825T
54/74FCT827
54/74FCT827T
54/74FCT828T
54/74FCT833
54/74FCT841
54/74FCT841T
54/74FCT843
54/74FCT843T
54/74FCT844
54/74FCT845
54/74FCT845T
54/74FCT861
54/74FCT863
54/74FCT8646116
612986167
6168
6177
6178
61970
6198
61B298
61 B98700570067010
70101
70104
70105
7012
70121701257014
10-Bit Non-inverting Register w/3-State ..... 6.51
10-Bit Non-inverting Register w/3-State ..... 6.25
9 -Bit Non-inverting Register w/Clear \& 3-State ..... 6.51
9 -Bit Non-inverting Register w/Clear \& 3-State ..... 6.25
9-Bit Inverting Register w/Clear \& 3-State ..... 6.51
8-Bit Non-inverting Register ..... 6.51
8-Bit Non-inverting Register w/Clear \& 3-State ..... 6.25
10-Bit Non-inverting Buffer ..... 6.52
10-Bit Non-inverting Buffer ..... 6.23
10-Bit Inverting Buffer ..... 6.23
8-Bit Transceiver w/Parity ..... 6.53
10-Bit Non-inverting Latch ..... 6.54
10-Bit Non-inverting Latch ..... 6.24
9-Bit Non-inverting Latch. ..... 6.54
9-Bit Non-inverting Latch. ..... 6.24
9-Bit Inverting Latch ..... 6.54
8-Bit Non-inverting Latch. ..... 6.54
8-Bit Non-inverting Latch. ..... 6.24
10-Bit Non-inverting Transceiver ..... 6.55
9-Bit Non-inverting Transceiver ..... 6.55
9-Bit Inverting Transceiver ..... 6.55
$16 \mathrm{~K}(2 \mathrm{~K} \times 8$ ) CMOS SRAM ..... SRM
64K $\times 4$ w/Output Enable ..... SRAM
16K (16K $\times 1$ ) CMOS SRAM (Power-Down) ..... SRAM
16K (4K x 4) CMOS SRAM (Power-Down) ..... SRAM
$4 \mathrm{~K} \times 4$ Cache-Tag Open Drain ..... SRAM
$4 \mathrm{~K} \times 4$ Cache-Tag Totem Pole ..... SRAM
$4 \mathrm{~K} \times 4$ w/Output Enable ..... SRAM
16K $\times 4$ w/Output Enable ..... SRAM
64K x 4 BiCEMOS ..... SRAM
16K $\times 4$ w/Output Enable BiCEMOS ..... SRAM
$64 \mathrm{~K}(8 \mathrm{~K} \times 8$ ) Dual-Port RAM ..... SMP
128K (16K x 8) Dual-Port RAM ..... SMP
9K (1K $\times 9$ ) Dual-Port RAM (MASTER) ..... SMP
9K (1K x 9) Dual-Port RAM (MASTER w/Interrupts) ..... SMP
9K (1K x 9) Dual-Port RAM (SLAVE) ..... SMP
9K (1K x 9) Dual-Port RAM (SLAVE w/Interrupts) ..... SMP
18K (2K x 9) Dual-Port RAM ..... SMP
18K (2K x 9) Dual-Port RAM (MASTER w/Interrupts) ..... SMP
18K (2K x 9) Dual-Port RAM (SLAVE w/Interrupts) ..... SMP
32K (4K $\times 9$ ) Dual-Port RAM ..... SMP
64K (4K x 16 Dual-Port RAM ..... SMP
128K (8K x 16) Dual-Port RAM ..... SMP
8 K ( $1 \mathrm{~K} \times 8$ ) Dual-Port RAM (MASTER) ..... SMP
16K (2K x 8) Dual-Port RAM (MASTER) ..... SMP
8K (1K x 8) Dual-Port RAM (SLAVE) ..... SMP
16K (2K x 8) Dual-Port RAM (SLAVE) ..... SMP
144K (4K x 36) Dual-Port RAM ..... SMP
$8 \mathrm{~K}(1 \mathrm{~K} \times 8)$ FourPort ${ }^{\text {TM }}$ RAM ..... SMP
16K (2K $\times 8$ ) FourPort ${ }^{\text {TM }}$ RAM ..... SMP

## NUMERICAL TABLE OF CONTENTS (CONTINUED)

## PART NO. <br> PAGE

71024
71027
71028
71220
71222
71256
71257
71258
71259
71270
71281
71282
7130
7132
71321
71322
7133
7134
71342
7140
7142
71421
7143
71509
71556
71559
71569
71586
71589
7164
7165
71681
71682
7169
7174
7177
7178
7179
7186
7187
7188
7198
71981
71982
71B256
71B258
71B569
71B64
71B69
71B74

128K x 8 ...................................................................................................... SRAM
1024K x 1 ..................................................................................................... SRAM
256K x 4 ....................................................................................................... SRAM
4K x $18 \times 2$ Intel ............................................................................................ SRAM
$4 \mathrm{~K} \times 18 \times 2$ MIPS ......................................................................................... SRAM
32K x 8 ......................................................................................................... SRAM
256K x 1 ...................................................................................................... SRAM
64K x 4 ......................................................................................................... SRAM
32K x 9.......................................................................................................... SRAM
4K x $18 \times 2$ Cache-Tag ................................................................................ SRAM
64K x 4 Separate I/O.................................................................................... SRAM
64K x 4 Separate I/O..................................................................................... SRAM
8K (1K x 8) Dual-Port RAM (MASTER)......................................................... SMP
16K (2K x 8) Dual-Port RAM (MASTER) ...................................................... SMP
16K (2K x 8) Dual-Port RAM (MASTER w/Interrupts) ................................... SMP
16K (2K x 8) Dual-Port RAM (w/Semaphores) ............................................. SMP
32K (2K x 16) Dual-Port RAM (MASTER)..................................................... SMP
32K (4K x 8) Dual-Port RAM ........................................................................ SMP
32K (4K x 8) Dual-Port RAM (w/Semaphores) ............................................ SMP
8K (1K x 8) Dual-Port RAM (SLAVE) ............................................................ SMP
16K (2K x 8) Dual-Port RAM (SLAVE) ......................................................... SMP
16K (2K x 8) Dual-Port RAM (SLAVE w/Interrupts) ...................................... SMP
32K (2K x 16) Dual-Port RAM (SLAVE) ...................................................... SMP
32K x 9 Latched ............................................................................................ SRAM
32K x 8 Latched ............................................................................................. SRAM
32K x 9 w/ALE .............................................................................................. SRAM
8K x 9 Latched ............................................................................................. SRAM
4K x 16 Latched ............................................................................................ SRAM
32K x 9 Burst Mode ....................................................................................... SRAM
8K x 8 ............................................................................................................. SRAM
8K x 8 Resettable .......................................................................................... SRAM
4K x 4 Separate I/O ..................................................................................... SRAM
4K x 4 Separate I/O ..................................................................................... SRAM
8K x 9 ............................................................................................................. SRAM
8K x 8 Cache-Tag ....................................................................................... SRAM
4K x 4 Cache-Tag Open Drain..................................................................... SRAM
4K x 4 Cache-Tag Totem Pole..................................................................... SRAM
8K x 9 Cache-Tag ........................................................................................ SRAM
4K x 16 ......................................................................................................... SRAM
64K x 1 .......................................................................................................... SRAM
16K x 4.......................................................................................................... SRAM
16K x 4 w/Output Enable, $2 \overline{\mathrm{CS}}$.................................................................. SRAM
16K x 4 Separate I/O.................................................................................... SRAM
16K x 4 Separate I/O................................................................................... SRAM
32K x 8 BiCEMOS........................................................................................ SRAM
64K x 4 BiCEMOS.......................................................................................... SRAM
8K x 9 Latched BiCEMOS............................................................................. SRAM
8K x 8 BiCEMOS .......................................................................................... SRAM
8K x 9 BiCEMOS .......................................................................................... SRAM
8K x 8 Cache-Tag BiCEMOS....................................................................... SRAM

## NUMERICAL TABLE OF CONTENTS (CONTINUED)

## PART NO. <br> PAGE

71 B79
71B88
718981
718982
7200
7201
7202
72021
7203
72031
7204
72041
7205
7206
72103
72104
72105
7210L
72115
72125
72131
72132
72141
72142
7216L
7217L
72200
72201
72210
72211
72215A
72220
72221
72225A
72230
72231
72235
72240
72241
72245
72401
72402
72403
72404
72413
72420
72421
7251
72510
72511
$8 \mathrm{~K} \times 9$ Cache-Tag BiCEMOS ...................................................................... SRAM
16K x 4 BiCEMOS........................................................................................ SRAM
16K x 4 Separate I/O BiCEMOS ................................................................... SRAM
$16 \mathrm{~K} \times 4$ Separate I/O BiCEMOS .................................................................. SRAM
$256 \times 9$-Bit Parallel FIFO.............................................................................. SMP
$512 \times 9$-Bit ParalleI FIFO............................................................................. SMP
$1024 \times 9$-Bit Paralle FIFO............................................................................. SMP

2K x 9-Bit Parallel FIFO ................................................................................ SMP
2K $\times$ 9-Bit Parallel FIFO w/Flags and $\overline{\mathrm{OE}} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ S M P ~$
4K x 9-Bit Parallel FIFO ................................................................................ SMP

8K $\times$ 9-Bit Parallel FIFO ................................................................................. SMP
16K x 9-Bit Parallel FIFO ............................................................................. SMP
2K $\times$ 9-Bit Configurable Parallel-Serial FIFO................................................. SMP
$4 \mathrm{~K} \times 9$-Bit Configurable Parallel-Serial FIFO................................................ SMP
$256 \times 16$-Bit Parallel-to-Serial FIFO ............................................................. SMP
$16 \times 16$ Parallel Multiplier-Accumulator......................................................... 5.5
$512 \times 16$ Parallel-to-Serial FIFO ................................................................... SMP
$1024 \times 16$-Bit Parallel-to-Serial FIFO ............................................................ SMP
$2048 \times 9$-Bit Parallel-to-Serial FIFO .............................................................. SMP
$2048 \times 9$-Bit Serial-to-Parallel FIFO .............................................................. SMP
$4096 \times 9$-Bit Parallel-to-Serial FIFO .............................................................. SMP
$2048 \times 9$-Bit Serial-to-Parallel FIFO .............................................................. SMP
$16 \times 16$ Parallel Multiplier ............................................................................... 5.6
$16 \times 16$ Paralle! Multiplier (32 Bit Output)..................................................... 5.6
$256 \times 8$-Bit Parallel Synchronous FIFO ....................................................... SMP
$256 \times 9$-Bit Parallel Synchronous FIFO ....................................................... SMP
$512 \times 8$-Bit Parallel Synchronous FIFO ...................................................... SMP
$512 \times 9$-Bit Parallel Synchronous FIFO ...................................................... SMP
$512 \times 18$-Bit Parallel Synchronous FIFO..................................................... SMP
$1 \mathrm{~K} \times 8$-Bit Parallel Synchronous FIFO .......................................................... SMP
$1 \mathrm{~K} \times 9$-Bit Parallel Synchronous FIFO ......................................................... SMP
$1024 \times 18$-Bit Parallel Synchronous FIFO..................................................... SMP
$2 \mathrm{~K} \times 8$-Bit Parallel Synchronous FIFO ........................................................ SMP
2K x 9-Bit Parallel Synchronous FIFO ......................................................... SMP
$2 K \times 18$-Bit Parallel Synchronous FIFO ...................................................... SMP
4K x 8-Bit Parallel Synchronous FIFO ......................................................... SMP
4K x 9-Bit Parallel Synchronous FIFO ......................................................... SMP
$4 \mathrm{~K} \times 18$-Bit Parallel Synchronous FIFO ....................................................... SMP
$64 \times 4$ FIFO w/DE ....................................................................................... SMP
$64 \times 5$ FIFO w/OE ...................................................................................... SMP

$64 \times 5$ FIFO w/OE ..................................................................................... SMP
$64 \times 5$ FIFO (w/Flags) ............................................................................... SMP
$64 \times 8$-Bit Parallel Synchronous FIFO ......................................................... SMP
$64 \times 9$-Bit Parallel Synchronous FIFO ......................................................... SMP
$512 \times 18$-Bit $-1 K \times 9$-Bit BiFIFO ................................................................ SMP
$512 \times 18$-Bit — 1 K $\times 9$-Bit BiFIFO ................................................................. SMP
$512 \times 18$-Bit BiFIFO .................................................................................... SMP

## NUMERICAL TABLE OF CONTENTS (CONTINUED)

PART NO. PAGE
7252 1K $\times 18$-Bit $-2 \mathrm{~K} \times 9$-Bit BiFIFO ..... SMP
72520
$1 \mathrm{~K} \times 18$-Bit - $2 \mathrm{~K} \times 9$-Bit BiFIFO ..... SMP
72521
$1 \mathrm{~K} \times 18$-Bit BiFIFO ..... SMP72605
$256 \times 18$-Bit Synchronous BiFIFO (SyncBiFIFO ${ }^{\text {M }}$ ) ..... SMP
7261573200 L
73201 L
$512 \mathrm{~K} \times 18$-Bit Synchronous BiFIFO (SyncBiFIFO ${ }^{\text {™ }}$ ) ..... SMP
16-Bit CMOS Multilevel Pipeline Register ..... 5.8
16-Bit CMOS Multilevel Pipeline Register ..... 5.8
Fast Octal Register Transceiver w/Parity ..... 5.9
Fast Octal Register Transceiver w/Parity ..... 5.9
16-Bit CMOS Cascadable ALU ..... 5.7
16-Bit CMOS Cascadable ALU ..... 5.7
CMOS Single 8-Bit PaletteDAC™ for True Color Applications ..... 5.14
Triple 8-Bit PaletteDAC ${ }^{\text {rM }}$ ..... 5.15
8 -Bit Flash ADC ..... 5.16
8-Bit Flash ADC with Overflow Output ..... 5.17
RISC CPU Processor ..... RISC
32-Bit RISController ${ }^{\text {TM }}$ ..... RISC
RISC Floating-Point Accelerator ..... RISC
RISC CPU Write Buffer ..... RISC
Third Generation RISC Processor ..... RISC
$128 \mathrm{~K} \times 8$ Dual-Port SRAM Module ..... SMP
16K $\times 32$ Dual-Port SRAM Module ..... SMP
$64 \mathrm{~K} \times 8$ Dual-Port SRAM Module ..... SMP
8K x 8 Dual-Port SRAM Module ..... SMP
16K $\times 9$ Dual-Port SRAM Module ..... SMP
$8 \mathrm{~K} \times 8$ FourPort ${ }^{\text {TM }}$ SRAM Module ..... SMP
$4 \mathrm{~K} \times 8$ FourPort ${ }^{\text {TM }}$ SRAM Module ..... SMP
$4 \mathrm{~K} \times 16$ FourPort $^{\text {TM }}$ SRAM Module ..... SMP
$2 \mathrm{~K} \times 16$ FourPor ${ }^{\text {™ }}$ SRAM Module ..... SMP
$8 \mathrm{~K} \times 8$ Master Dual-Port SRAM Module ..... SMP
16K x 8 Master Dual-Port SRAM Module ..... SMP
32K x 8 Master Dual-Port SRAM Module ..... SMP
8K $\times 8$ Slave Dual-Port SRAM Module ..... SMP
$16 \mathrm{~K} \times 8$ Slave Dual-Port SRAM Module ..... SMP
$8 \mathrm{~K} \times 9$-Bit CMOS FIFO Module ..... SMP
$16 \mathrm{~K} \times 9$-Bit CMOS FIFO Module ..... SMP
$32 \mathrm{~K} \times 9$-Bit CMOS FIFO Module ..... SMP
$32 \mathrm{~K} \times 32$ CMOS Static RAM Module ..... SMP
$256 \mathrm{~K} \times 16$ CMOS Static RAM Module ..... SMP
$64 \mathrm{~K} \times 32$ CMOS Static RAM Module ..... SMP
$256 \mathrm{~K} \times 4$ CMOS Static RAM Module ..... SMP
$512 \mathrm{~K} \times 8$ CMOS Static RAM Module ..... SMP
$16 \mathrm{~K} \times 32$ Writable Control Store Static RAM Module ..... SMP
$64 \mathrm{~K} \times 16$ CMOS Static RAM Module ..... SMP
$64 \mathrm{~K} \times 8$ CMOS Static RAM Module ..... SMP
$64 \mathrm{~K} \times 9$ CMOS Static RAM Module ..... SMP
$64 \mathrm{~K} \times 16$ Dual-Port SRAM Module ..... SMP
32K $\times 16$ Dual-Port SRAM Module ..... SMP
2(16K x 16) CMOS Static RAM Module ..... SMP
128K x 16 Dual-Port (Shared Memory) SRAM Module ..... SMP

## NUMERICAL TABLE OF CONTENTS (CONTINUED)

PART NO. PAGE

7MB6039
7MB6040 7MB6042 7MB6043 7MB6044 7MB6046 7MB6049

7MB6051
7MB6056
7MB6061
7MB6064
7MB6136
7MB6146
7MB6156
7MC4001
7MC4005
7MC4032
7MP2005
7MP2009
7MP2010
7MP2011
7MP4008
7MP4031
7MP4034
7MP4036
7MP4045
7MP4047
7RS101
7RS101F
7RS102

7RS102F
7RS103
7RS103F
7RS104
7RS104F
7RS105
7RS105F
7RS107F
7RS201
7RS202
7RS203
7RS301
Dual (16K x 60) Data/Instruction Cache Module for IDT79R3000 CPU ..... SMP
Dual (16K x 64) Data/Instruction Cache Module for General CPUs ..... SMP
$8 \mathrm{~K} \times 112$ Writable Control Store Static RAM Module ..... SMP
Dual (8K x 64) Data/Instruction Cache Module for IDT79R3000 CPU ..... SMP
Dual (4K x 64) Data/Instruction Cache Module for IDT79R3000 CPU ..... SMP
64K x 16 Dual-Port (Shared Memory) SRAM Module ..... SMP
Dual (16K $\times 60$ ) Data/Instruction Cache Module for IDT79R3000 CPU
(Multiprocessor) ..... SMP
Dual (8K x 64) Data/Instruction Cache Module for IDT79R3000 CPU (Multiprocessor) ..... SMP
32K x 16 Dual-Port (Shared Memory) SRAM Module ..... SMP
Dual (16K x 60) Data/Instruction w/Resettable Instruction Tag ..... SMP
Dual (4K x 60) Data/Instruction Cache Module for IDT79R3000 CPU ..... SMP
$128 \mathrm{~K} \times 18$ Dual-Port (Shared Memory) SRAM Module ..... SMP
$64 \mathrm{~K} \times 18$ Dual-Port (Shared Memory) SRAM Module. ..... SMP
$32 \mathrm{~K} \times 18$ Dual-Port (Shared Memory) SRAM Module ..... SMP
$1 \mathrm{M} \times 1$ CMOS Static RAM Module. ..... SMP
$16 \mathrm{~K} \times 16$ CMOS Static RAM Module ..... SMP
$16 \mathrm{~K} \times 32$ CMOS Static RAM Module w/Separate Data I/O. ..... SMP
8K x 9-Bit FIFO Module ..... SMP
$32 \mathrm{~K} \times 18$-Bit FIFO Module ..... SMP
$16 \mathrm{~K} \times 18$-Bit FIFO Module ..... SMP
$16 \mathrm{~K} \times 9$ Bit FIFO Module. ..... SMP
$512 \mathrm{~K} \times 8$ CMOS Static RAM Module ..... SMP
$16 \mathrm{~K} \times 32$ CMOS Static RAM Module ..... SMP
$256 \mathrm{~K} \times 8$ CMOS Static RAM Module ..... SMP
$64 \mathrm{~K} \times 32$ CMOS Static RAM Module ..... SMP
$256 \mathrm{~K} \times 32$ CMOS Static RAM Module ..... SMP
$512 \mathrm{~K} \times 16$ CMOS Static RAM Module ..... SMP
R3000 Module w/64K I-Cache, 64K D-Cache, 4 Word Read Buffer and 1 Word Write Buffer ..... RISC
R3000, R3010 Module w/64K I-Cache, 64K D-Cache, 4 Word Read Buffer and 1 Word Write Buffer ..... RISC
R3000 Module w/16K I-Cache, 16K D-Cache, 1 Word Read Buffer and 1 Word Write Buffer ..... RISC
R3000, R3010 Module w/16K I-Cache, 16K D-Cache, 1 Word Read Buffer and 1 Word Write Buffer ..... RISC
R3000 Module w/16K I-Cache and 16K D-Cache ..... RISC
R3000, R3010 Module w/16K I-Cache and16K D-Cache ..... RISC
R3001 Module w/ 128K I-Cache, 128K D-Cache, 1 Word Read Buffer and 1 Word Write Buffer ..... RISC
R3001, R3010 Module w/128K I-Cache, 128K D-Cache, 1 Word Read Buffer and 1 Word Write Buffer ..... RISC
R3000 Module w/32K I-Cache, 16K D-Cache, 1 Word Read Buffer, 1 Word Write Buffer and IDT Bus ..... RISC
R3000, R3010 Module w/32K I-Cache, 16K D-Cache, 1 Word Read Buffer, 1 Word Write Buffer and IDT Bus ..... RISC
R3000, R3010 Module w/64K I-Cache, 64K D-Cache, R3020 and 1 Word Read Buffer ..... RISC
Nubus Board ..... RISC
Nubus Board, Supports Nubus Memory ..... RISC
Nubus Board, Supports Onboard Memory ..... RISC
TargetSystem ${ }^{\text {TM }}$ for IDT7RS101 ..... RISC

## NUMERICAL TABLE OF CONTENTS (CONTINUED)

## PART NO.

## PAGE

7RS302
7RS303
7RS304
7RS305
7RS307
7RS340
7RS341
7RS342
7RS343
7RS347
7RS353-B
7RS353-MB
7RS353-MS
7RS353-S
7RS355-B
7RS355-MB
7RS355-MS
7RS355-S
7RS356-2B
7RS356-3B
7RS356-3MB
7RS357-1B
7RS357-1MB
7RS357-2B
7RS357-2MB
7RS357-3B
7RS357-3MB
7RS361-B
7RS361-E
7RS361-MB
7RS361-MS
7RS361-S
7RS363-1
7RS363-2
7RS364
7RS365
7RS366
7RS382
7RS383
7RS501-1
7RS501-1D
7RS501-1M
7RS501-2

TargetSystem ${ }^{\text {M }}$ for IDT7RS102 .................................................................... RISC
TargetSystem ${ }^{\text {M }}$ for IDT7RS103 .................................................................. RISC
TargetSystem ${ }^{\text {M }}$ for IDT7RS104 ................................................................... RISC
TargetSystem ${ }^{\text {M }}$ for IDT7RSt05 .................................................................... RISC
TargetSystem ${ }^{\text {M }}$ for IDT7RS107 .................................................................... RISC
System Board ............................................................................................... RISC
Personality Board for IDT7RS101................................................................. RISC
Personality Board for IDT7RS102.................................................................. RISC
Personality Board for IDT7RS103................................................................. RISC
Personality Board for IDT7RS107................................................................. RISC.
JMI C-Executive ${ }^{\text {TM }}$ Binary Code ................................................................... RISC
JMI C-Executive ${ }^{\text {TM }}$ Maintenance for Binary Code.......................................... RISC
JMI C-Executive ${ }^{\text {TM }}$ Maintenance for Source Code........................................ RISC
JMI C-Executive ${ }^{\text {TM }}$ SourceCode .................................................................... RISC
Floating Point Library Binary Code ................................................................ RISC
Floating Point Library Maintenance for Binary Code .................................... RISC
Floating Point Library Maintenance for Source Code ................................... RISC
Floating Point Library Source Code ............................................................. RISC
R3000 C-Compiler Binary Code for 80286, 80386 IDT7RS356-2MB R3000
C-Compiler Maintenance for Binary Code for 80286,80386 PC-DOS... RISC
R3000 C-Compiler Binary Code for PC SCO XENIX.................................. RISC
R3000 C-Compiler Maintenance for Binary Code SCO XENIX.................... RISC
R3000 Macro Assembler Binary Code for 8086, 8088 PC-DOS .................. RISC
R3000 Macro Assembler Maintenance for Binary Code 8086, 8088 ............ RISC
R3000 Macro Assembler Binary Code for 80286, 80386 PC-DOS .............. RISC
R3000 Macro Assembler Maintenance for Binary Code 80286, 80386 ........ RISC
R3000 Macro Assembler Binary Code for PC SCO XENIX .......................... RISC
R3000 Macro Assembler Maintenance for Binary Code SCO XENIX .......... RISC
IDT PROM Monitor Binary Code .................................................................. RISC
IDT PROM Monitor Binary Code - in 4 EPROMs ....................................... RISC
IDT PROM Monitor Maintenance for Binary Code ........................................ RISC
IDT PROM Monitor Maintenance for Source Code ........................................ RISC
IDT PROM Monitor Source Code................................................................... RISC
R3000 PGA Breakout Board and HP 16500A Logic Analyzer Set-up
Software............................................................................................. RISC
R3000 PGA Breakout Board and HP 16500A Logic Analyzer Set-up
Software and 5 HP Adapters ............................................................... RISC
HP 16500A Logic Analyzer Disassembler Software for 7RS300 Series TargetSystems ${ }^{\text {M }}$

RISC
R3000 Flatpack Version ................................................................................ RISC
R3001 PGA Version..................................................................................... RISC
R3000 Evaluation Board ............................................................................... RISC
R3001 Evaluation Board ................................................................................ RISC
MacStation ${ }^{\mathrm{TM}}$ Development System w/IDT7RS201 Nubus Board, IDT/ux
and C-Compiler ................................................................................... RISC
MacStation ${ }^{\text {M }}$ Development System Documentation ................................... RISC
MacStation ${ }^{\text {TM }}$ Development System Maintenance....................................... RISC
MacStation ${ }^{\mathrm{TM}}$ Development System w/150MB External Hard Disk, 40MB
External Tape Drive, IDT7RS201 Nubus Board, IDT/ux and C-
Compiler ................................................................................................ RISC

## NUMERICAL TABLE OF CONTENTS (CONTINUED)

## PART NO

7RS501-3

7RS501-4
7RS501-5

7RS501-6

7RS502-1

7RS502-1D
7RS502-1M
7RS502-2

7RS502-3

7RS502-4
7RS502-5

7RS502-6

7RS503-1

7RS503-1D
7RS503-1M
7RS551-1B
7RS571-1S
7RS572-1S
7RS573-1B
7RS573-1MB
8M612
8M624
8M824
8MP612
8MP624
8MP824
Flexi-Pak Module Family
M/2000
RC2030
RC3240
RC3260
RS1210
Complete IDT7RS501 MacStation ${ }^{\text {M }}$ Development System w/MAC II Computer, 8MB RAM, 150MB Hard Disk, 40MB External Tape Drive, IDT7RS201 Nubus Board, IDT/ux and C-Compiler ..... RISC
4MB SIMM Module for MAC II ..... RISC
IDT7RS501 MacStation™ Development System w/150MB External Hard Disk, 7RS201 Nubus Board, IDT/ux and C-Compiler ..... RISC
IDT7RS501 MacStation ${ }^{\text {TM }}$ Development System w/40MB External Tape Drive, 7RS201 Nubus Board, IDT/ux and C-Compiler ..... RISC
MacStation ${ }^{\text {TM }}$ Development System w/IDT7RS202 Nubus Board, 8MB Nubus RAM Board, IDT/ux and C-Compiler ..... RISC
MacStation ${ }^{\text {TM }}$ Development System Documentation ..... RISC
MacStation ${ }^{\text {TM }}$ Development System Maintenance ..... RISC
IDT7RS502 MacStation™ Development System w/150MB External Hard Disk, 40MB External Tape Drive, IDT7RS202 Nubus Board, IDT/ux and C-Compiler ..... RISC
Complete IDT7RS502 MacStation ${ }^{\text {™ }}$ Development System w/MAC II Computer, 8MB RAM, 150MB Hard Disk, 40MB External Tape Drive, IDT7RS202 Nubus Board, IDT/ux and C-Compiler ..... RISC
4MB SIMM Module for MAC II ..... RISC
IDT7RS502 MacStation ${ }^{\text {TM }}$ Development System w/150MB External Hard Disk, 7RS202 Nubus Board, IDT/ux and C-Compiler ..... RISC
IDT7RS502 MacStation ${ }^{\text {TM }}$ Development System w/40MB External Tape Drive, 7RS202 Nubus Board, IDT/ux and C-Compiler ..... RISC
MacStation ${ }^{\text {TM }}$ Development System w/16MB RAM, IDT/ux and C-Compiler ..... RISC
MacStation ${ }^{\text {TM }}$ Development System Documentation ..... RISC
MacStation ${ }^{\text {TM }}$ Development System Maintenance ..... RISC
IDT/ux — UNIX Operating System for MacStations ${ }^{\text {TM }}$ ..... RISC
MIPS SPP for the MAC ..... RISC
MIPS SPP/e for the MAC ..... RISC
MIPS Fortran for the MAC ..... RISC
Maintenance for MIPS Fortran for the MAC ..... RISC
$32 \mathrm{~K} \times 16$ CMOS Static RAM Module ..... SMP
$64 \mathrm{~K} \times 16$ CMOS Static RAM Module ..... SMP
128K x 8 CMOS Static RAM Module ..... SMP
32K x 16 CMOS Static RAM Module ..... SMP
$64 \mathrm{~K} \times 16$ CMOS Static RAM Module ..... SMP
$128 \mathrm{~K} \times 8$ CMOS Static RAM Module ..... SMP
Various Combinations of Four SRAMs, EPROMs and EEPROMs Packaged in 32-Lead EDEC LCCs Mounted on PGA-Type Substrate ..... SMP
RISComputer ${ }^{\text {TM }}$ Development System ..... RISC
RISComputer ${ }^{\text {TM }}$ Development System ..... RISC
RISComputer ${ }^{\text {M }}$ Development System ..... RISC
RISComputer ${ }^{\text {M }}$ Development System ..... RISC
RISComputer ${ }^{\text {TM }}$ Development System ..... RISC

## IDT PACKAGE MARKING DESCRIPTION

## PART NUMBER DESCRIPTION

IDT's part number identifies the basic product, speed, power, package(s) available, operating temperature and processing grade. Each data sheet has a detailed description, using the part number, for ordering the proper product for the user's application. The part number is comprised of a series of alpha-numeric characters:

1. An "IDT" corporate identifier for Integrated Device Technology, Inc.
2. A basic device part number composed of alpha-numeric characters.
3. A device power identifier, composed of one or two alpha characters, is used to identify the power options. In most cases, the following alpha characters are used: "S" or "SA" is used for the standard product's power.
" $L$ " or " $L A$ " is used for lower power than the standard product.
4. A device speed identifier, when applicable, is either alpha characters, such as " $A$ " or " $B$ ", or numbers, such as 20 or 45. The speed units, depending on the product, are in nanoseconds or megahertz.
5. A package identifier, composed of one or two characters. The data sheet should be consulted to determine the packages available and the package identifiers for that particular product.
6. A temperature/process identifier. The product is available in either the commercial or military temperature range, processed to a commercial specification, or the product is available in the military temperature range with full compliance to MIL-STD-883. Many of IDT's products have burn-in included as part of the standard commercial process flow.
7. A special process identifier, composed of alphacharacters, is used for products which require radiation enhancement (RE) or radiation tolerance (RT).

Example:

* Field Identifier Applicable To All Products


## ASSEMBLY LOCATION DESIGNATOR

IDT uses various locations for assembly. These are identified by an alpha character in the last letter of the date code marked on the package. Presently, the assembly location alpha character is as follows:

$$
\begin{aligned}
& A=\text { Anam, Korea } \\
& I=\text { USA } \\
& P=\text { Penang, Malaysia }
\end{aligned}
$$



## MIL-STD-883C COMPLIANT DESIGNATOR

IDT ships military products which are compliant to the latest revision of MIL-STD-883C. Such products are identified by a "C"designation onthe package. The location of this designator is specified by internal documentation at IDT.


| ANALOG DEVICES | IDT | CYPRESS (Con't) | IDT | $\qquad$ (Con't) | IDT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADSP-1009 | 7209 | 7C517-45GC | 7217L45G | LMA1010DMB-65 | 7210L65CB |
| ADSP-1012 | 7212 | 7C517-45LC | 7217L45L | LMA1010GMB-65 | 7210L65GB |
| ADSP-1010 | 7210 | 7C517-45PC | 7217L45P | LMA2010 | 7210 |
| ADSP-1016 | 7216 | 7C517-55DC | 7217L55D | LMA2010JC-45 | 7210L45J |
|  |  | 7C517-55DMB | 7217L55DB | LMA2010KC-45 | 7210L45L |
| CYPRESS | IDT | 7C517-55GC | 7217L55G | LMA2010JC-55 | 7210L55J |
|  |  | 7C517-55GMB | 7217L55GB | LMA2010KC-55 | 7210L55L |
| 7 C 510 | 7210 | 7C517-55LC | 7217L55L | LMA2010KMB-55 | 7210L55LB |
| 7C510-45DC | 7210 L45D | 7C517-55LMB | 7217L55LB | LMA2010JC-65 | 7210L65J |
| 7C510-45GC | 7210 L45G | 7C517-55PC | 7217L55P | LMA2010KC-65 | 7210L65L |
| 7C510-45LC | 7210L45L | 7C517-65DC | 7217L65D | LMA2010KMB-65 | 7210L65LB |
| 7C510-45PC | 7210L45P | 7C517-65DMB | 7217L65DB | LMU12 | 7212 |
| 7C510-55DC | 7210L55D | 7C517-65GC | 7217L65G | LMU12DC-45 | 7212L45C |
| 7C510-55DMB | 7210L55DB | 7C517-65LC | 7217L65GB | LMU12DMB-55 | 7212L55CB |
| 7C510-55GC | 7210L.55G | 7C517-65LMB | 7217L65LB | LMU12DMB-75 | 7212L55CB |
| 7C510-55GMB | 7210L55GB | 7C517-65PC | 7217L65P | LMU12DC | 7212L70C |
| 7C510-55LC | 7210L55L |  |  | LMU12DMB | 7212L90CB |
| $7 C 510-55 L M B$ $7 C 510-55 P C$ | 7210L55LB $7210 L 55 \mathrm{P}$ | LOGIC DEVICES | IDT | LMU16 | 7216 |
| 7C510-65DC | 7210L65D | LOGIC DEVICES |  | LMU16PC-45 | 7216L45P |
| 7C510-65DMB | 7210L65DB | LMA1009 | 7209 | LMU16DC-45 | 7216L45C |
| 7C510-65GC | 7210L65G | LMA1009DC-45 | 7209L45C | LMU16GC-45 | 7216L45G |
| 7C510-65GMB | 7210L65GB | LMA1009GC-45 | 7209L45G | LMU16DC-55 | 7216L55C |
| 7C510-65LC | 7210L65L | LMA1009DMB-55 | 7209L55CB | LMU16GC-55 | 7216L55G |
| 7C510-65LMB | 7210L65LB | LMA1009GMB-55 | 7209L55GB | LMU16DMB-55 | 7216L55CB |
| 7C510-65PC | 7210L65P | LMA1009DC-75 | 7209L65C | LMU16GMB-55 | 7216L55GB |
| 7 C 516 | 7216 | LMA1009GC-75 | 7209L65G | LMU16PC-65 | 7216L65P |
| 7C516-38DC | 7216L35D | LMA1009DC-90 | 7209L65C | LMU16DC-65 | 7216L65C |
| 7C516-38GC | 7216L35G | LMA1009GC-90 | 7209L65G | LMU16GC-65 | 7216L65G |
| 7C516-38LC | 7216L35L | LMA1009DMB-95 | 7209L75CB | LMU16DMB-65 | 7216L55CB |
| 7 C 516.38 PC | 7216L35P | LMA1009GMB-95 | 7209L75GB | LMU16GMB-65 | 7216L55GB |
| 7C516-42DMB | 7216L40DB | LMA1009DMB-115 | 7209L75CB | LMU16PC | 7216L65P |
| 7C516-42GMB | 7216L40GB | LMA1009GMB-115 | 7209L75GB | LMU16DC | 7216L65C |
| 7C516-42LMB | 7216L40LB | LMA2009 | 7209 | LMU16GC | 7216L65G |
| 7C516-45DC | 7216L45D | LMA2009KC-45 | 7209L45L | LMU216 | 7216 |
| 7C516-45GC | 7216L45G | LMA2009KMB-55 | 7209L55LB | LMU216.JC-45 | 7216L45J |
| 7C516-45LC | 7216L45L | LMA2009KC-55 | 7209L45L | LMU216KC-45 | 7216L45L |
| 7C516-45PC | 7216L45P | LMA2009KMB-65 | 7209L55LB | LMU216JC-55 | 7216L55J |
| 7C516-55DC | 7216L55D | LMA2009KC-75 | 7209L65L | LMU216KC-55 | 7216L55L |
| 7C516-55DMB | 7216L55DB | LMA2009KC-90 | 7209L65L | LMU216KMB-55 | 7216L55LB |
| 7C516-55GC | 7216L55G | LMA2009KMB-95 | 7209L75LB | LMU216JC-65 | 7216L65J |
| 7C516-55GMB | 7216L55GB | LMA2009KMB-115 | $7209 L 75 L B$ | LMU216KC-65 | 7216L65L |
| 7C516-55LC | 7216L55L | LMA1010 | 7210 | LMU216KMB-65 | 7216L65LB |
| 7C516-55LMB | 7216L55LB | LMA1010PC-45 | 7210L45P | LMU17 | 7217 |
| 7C516-55PC | 7216L55P | LMA1010DC-45 | 7210L45C | LMU17PC-45 | 7217L45P |
| 7C516-65DC | 7216L65D | LMA1010GC-45 | 7210L45G | LMU17DC-45 | 7217L45C |
| 7C516-65DMB | 7216L65DB | LMA1010PC-55 | 7210L55P | LMU17GC-45 | 7217L45G |
| 7C516-65GC | 7216L65G | LMA1010DC-55 | 7210L55C | LMU17PC-55 | 7217L55P |
| 7C516-65GMB | 7216L65GB | LMA1010GC-55 | 7210L55G | LMU17DC-55 | 7217L55C |
| 7C516-65LC | 7216 L 65 L | LMA1010DBM-55 | 7210L55CB | LMU17GC-55 | 7217L55G |
| 7C516-65LMB | 7216L65LB | LMA1010GMB-55 | 7210L55GB | LMU17DMB-55 | 7217L55CB |
| 7C516-65PC | 7216 L 65 P | LMA1010PC-65 | 7210L65P | LMU17GMB-55 | 7217L55GB |
| 7 C 517 | 7217 | LMA1010DC-65 | 7210L65C | LMU17PC-65 | 7217L65P |
| 7C517-45DC | 7217L45D | LMA1010GC-65 | 7210L65G | LMU17DC-65 | 7217L65C |


| CYPRESS (Con't) | IDT |
| :---: | :---: |
| LMU17GC-65 | 7217L65G |
| LMU17DMB-65 | 7217L55CB |
| LMU17GMB-65 | 7217L55GB |
| LMU17PC | 7217L65P |
| LMU17DC | 7217L65C |
| LMU17GC | 7217L65G |
| LMU217 | 7217 |
| LMU217JC-45 | 7217L45J |
| LMU217KC-45 | 7217L45L |
| LMU217JC-55 | 7217L55J |
| LMU217KC-55 | 7217L55L |
| LMU217KMB-55 | 7217L55LB |
| LMU217JC-65 | 7217L65J |
| LMU217KC-65 | 7217L65L |
| LMU217KMB-65 | 7217L65LB |
| TRW | IDT |
| MPY012 | 7212 |
| MPY016 | 7216 |
| MPY016KJ1A | 7216L45CB |
| MPY016KJ1A1 | 7216L45CB |
| MPY016KJ1C | 7216L45C |
| MPY016KJ1C1 | 7216L35C |
| MPY016KJ1G | 7216L45C |
| MPY016KJ1G1 | 7216L35C |
| TMC216H | 7216 |
| TDC1009 | 7209 |
| TDC1010 | 7210 |
| TMC2009 | 7209 |
| TMC2010 | 7210 |
| TMC2110 | 7210 |

## TECHNOLOGY AND CAPABILITIES

## conmpler loalopmonuets

## IDT...LEADING THE CMOS FUTURE

A major revolution is taking place in the semiconductor industry today. A new technology is rapidly displacing older NMOS and bipolar technologies as the workhorse of the 80's and beyond. That technology is high-speed CMOS. Integrated Device Technology, a company totally predicated on and dedicated to implementing high-performance CMOS products, is on the leading edge of this dramatic change.

Beginning with the introduction of the industry's fastest CMOS $2 \mathrm{~K} \times 8$ static RAM, IDT has grown into a company with multiple divisions producing a wide range of high-speed CMOS circuits that are, in almost every case, the fastest available. These advanced products are produced with IDT's proprietary CEMOS ${ }^{\text {м }}$ technology, a twin-well, dry-etched, stepper-aligned process utilizing progressively smaller dimensions.

From inception, IDT's product strategy has been to apply the advantages of it's extremely fast CEMOS technology to produce the integrated circuit elements required to implement high-performance digital systems. IDT's goal is to provide the circuits necessary to create systems which are far superior to previous generations in performance, reliability, cost weight and size. Many of the company's innovative product designs offer higher levels of integration, advanced architectures, higher density packaging and system enhancement features that are establishing tomorrow's industry standards. The company is committed to providing its customers with aneverexpanding series of these high-speed, lower-power IC solutions to system design needs.

IDT's commitment, however, extends beyond state-of-theart technology and advanced products to providing the highest
level of customer service and satisfaction in the industry. Producing products to exacting quality standards that provide excellent, long-term reliability is given the same level of importance and priority as device performance. IDT is also dedicated to delivering these high-quality advanced products on time. The company would like to be known not only for its technological capabilities, but also for providing its customers with quick, responsive and courteous service.

IDT's product families are available in both commercial and military grades. As a bonus, commercial customers obtain the benefits of military processing disciplines, established to meet or exceed the stringent criteria of the applicable military specifications.

IDT is the leading U.S. supplier of high-speed CMOS circuits. The company's high-performance fast SRAM , FCT logic family, high-density modules, FIFOs, complex logic products, specialty memories, ECLI/OBiCEMOS ${ }^{\text {TM }}$ memories, RISC subsystems, and the 32-bit RISC microprocessor family complement each other to provide high-speedCMOS solutions to a wide range of applications and systems.

Dedicated to maintaining its leadership position as a state-of-the-art IC manufacturer, IDT will continue to focus on maintaining its technology edge as well as developing a broader range of innovative products. New products and speed enhancements are continuously being added to each of the existing product families and additional product lines will be introduced. Contact your IDT field representative orfactory marketing engineer to determine the latest product offerings. If you're building state-of-the-art equipment, IDT wants to help you solve some of your design problems.

## IDT MILITARY AND DESC-SMD PROGRAM

IDT is a leading supplier of military, high-speed CMOS circuits. The company's high-performance Static RAMs, FCT Logic Family, Complex Logic (CLP), FIFOs, Specialty Memories (SMP), ECL I/O BiCMOS Memories, 32-bit RISC Microprocessor, RISC Subsystems and high-density Subsystems Modules product lines complement eachother to provide high-speed CMOS solutions to a wide range of military applications and systems. Most of these product lines offer Class B products which are fully compliant to the latest revision of MIL-STD-883, Paragraph 1.2.1. In addition, IDT offers Radiation Tolerant (RT), as well as Radiation Enhanced (RE), products.

IDT has an active program with the Defense Electronic Supply Center (DESC) to list all of IDT's military compliant
devices on Standard Military Drawings (SMD). The SMD program allows standardization of militarized products and reduction of the proliferation of non-standard source control drawings. This program will go far toward reducing the need for each defense contractor to make separate specification control drawings for purchased parts. IDT plans to have SMDs for many of its product offerings. Presently, IDT has 88 devices which are listed or pending listing. The devices are from IDT's SRAM, FCT Logic family, Complex Logic (CLP), FIFOs and Specialty Memories (SMP) product families. IDT expects to add another 20 devices to the SMD program in the near future. Users should contact either IDT or DESC for current status of products in the SMD program.

| SMD |  | SMD |  | SMD |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SRAM | IDT | LOGIC | IDT | CLP | IDT |
| 84036/D | 6116 | 5962-87630/B | 54FCT244/A | 5962-87708/A | 39 C 10 B \& C |
| 5962-88740 | 6116LA | 5962-87629/C | 54FCT245/A | 5962-88535 | 39 C 01 |
| 84132/B | 6167 | 5962-86862/A | 54FCT299/A | 5962-88533/A | 49C460A |
| 5962-86015/A | 7187 | 5962-87644/A | 54FCT373/A | 5962-88613 | 39C60A |
| 5962-86859 | 6198/7198/7188 | 5962-87628/C | 54FCT374/A | 5962-88643 | 49C410 |
| 5962-86705/A | 6168 | 5962-87627 | 54FCT377/A | 5962-88743 | 75C48S |
| 5962-85525/A | 7164 | 5962-87654/A | 54FCT138/A | 5962-XXXXX | 75C58 |
| 5962-88552 | 71256 L | 5962-87655 | 54FCT240/A | 5962-XXXXX | 75C458S |
| 5962-88662 | 71256 S | 5962-87656/A | 54FCT273/A | 5962-89517 | 49C402/A |
| 5962-88611 | 71682 L | 5962-89533 | 54FCT861A/B | 5962-86893 | 7216L |
| 5962-88681/A | 71258 S | 5962-89506 | 54FCT827AB | 5962-87686 | 7217L |
| 5962-88545 | 71258L | 5962-88575 | 54FCT841AB | 5962-88733 | 7210 |
| 5962-88544 | 71257L | 5962-88608 | 54FCT821AB | 5962-XXXXX | 49C402L |
| 5962-88725/A | 71257 S | 5962-88543/A | 54FCT521/A | 5962-XXXXX | 7320 L |
| 5962-89690 | 6116 | 5962-88640 | 54FCT161/A | 5962-XXXXX | 7321L |
| 5962-89691 | 7164 | 5962-88639 | 54FCT573/A | 5962-XXXXX | 7383L |
| 5962-89692 | 7188 | 5962-88656 | 54FCT823A/B | 5962-XXXXX | 7209L |
| 5962-89712 | 71982 | 5962-88657 | 54FCT163/A |  |  |
| SMP | IDT | $5962-88674$ $5962-88661$ | 54FCT825A/B $54 \mathrm{FCT} 63 \mathrm{~A} / \mathrm{B}$ |  |  |
|  |  | 5962-88736 | 54FCT520A B |  |  |
| 5962-86875/A | 7130/7140 | 5962-88775 | 54FCT646A/B |  |  |
| 5962-87002/A | 71327142 | 5962-89508 | 54FCT139/A |  |  |
| 5962-88610/A | 7133S/7143S | 5962-89665 | 54FCT824A/B |  |  |
| 5962-88665/A | 7133L/7143L | 5962-88651 | 54FCT533/A |  |  |
|  |  | 5962-88652 | 54FCT182/A |  |  |
| FIFO | IDT | 5962-88653 | 54FCT645AB |  |  |
|  |  | 5962-88654 | 54FCT640A/B |  |  |
| 5962-87531 | 7201LA | 5962-88655 | 54FCT534/A |  |  |
| 5962-86846/A | 72404 | 5962-89767 | 54FCT540/A |  |  |
| 5962-88669 | 7203S | 5962-89766 | 54FCT541/A |  |  |
| 5962-89568 | 7204L | 5962-89733 | 54FCT191/A |  |  |
| 5962-89536 | 7202 L | 5962-89732 | 54FCT241/A |  |  |
| 5962-89863 | 7201S | 5962-89652 | 54FCT399/A |  |  |
| 5962-89523 | 72403L | 5962-89513 | 54FCT574/A |  |  |
| 5962-89666 | 7200 L | 5962-89731 | 54FCT833A/B |  |  |
| 5962-89942 | 72103L | 5962-88675 | 54FCT845A/B |  |  |
| 5962-89943 | 72104L | 5962-89730 | 54FCT543/A |  |  |
| 5962-89567 | 7203L |  |  |  |  |

## RADIATION HARDENED TECHNOLOGY

IDT manufactures and supplies radiation hardened products for military/aerospace applications. Utilizing special processing and starting materials, IDT's radiation hardened devices are able to survive in hostile radiation environments. In total dose, dose rate and environments where single event upset is of concern, IDT products are designed to continue functioning without loss of performance. IDT can supply all its products on these processes. Total Dose radiation testing is performed in-
house on an ARACOR X-Ray system. External facilities are utilized for device research on gamma cell, LINAC and other radiation equipment. IDT has an on-going research and development program for improving radiation handling capabilities (See "IDT Radiation Tolerant/Enhanced Products for Radiation Environments" in Section 3) of IDT products/ processes.

## IDT LEADING EDGE CEMOS TECHNOLOGY

## HIGH-PERFORMANCE CEMOS

From IDT's beginnings in 1980, it has had a belief in and a commitment to CMOS. The company developed a highperformance version of CMOS, called enhanced CMOS (CEMOS), that allows the design and manufacture of leadingedge components. It incorporates the best characteristics of traditional CMOS, including low power, high noise immunity
and wide operating temperature range; it also achieves speed and output drive equal or superior to bipolar Schottky TTL. The last decade has seen development and production of four "generations" of IDT's CEMOS technology with process improvements which have reduced IDT's electrical effective (Leff) gate lengths by more than 50 percent from 1.3 microns (millionths of a meter) in 1981 to 0.6 microns in 1989.

|  | CEMOS I | CEMOS II |  | CEMOS III | CEMOS V | CEMOS VI |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Calendar Year | 1981 | 1983 | 1985 | 1987 | 1989 | 1990 |
| Drawn <br> Feature Size | $2.5 \mu$ | $1.7 \mu$ | $1.3 \mu$ | $1.2 \mu$ | $1.0 \mu$ | $0.8 \mu$ |
| Leff | $1.3 \mu$ | $1.1 \mu$ | $0.9 \mu$ | $0.8 \mu$ | $0.6 \mu$ | $0.45 \mu$ |
| Basic    <br> Proces    <br> Enhancements Dual-well, <br> Wet Etch, <br> Projection <br> Aligned Dry Etch, <br> Stepper Shrink, <br> SpacerSilicide, <br> BPSG, <br> BiCEMOS I | BiCEMOS II | BiCEMOS III |  |  |  |  |

2514 drw 01
CEMOS IV = CEMOS III - scaled process optimized for high-speed logic.
Figure 1.

Continual advancement of CEMOS technology allows IDT to implement progressively higher levels of integration and achieve increasingly faster speeds maintaining the company's established position as the leader in high-speed CMOS integrated circuits. In addition, the fundamental process technology has been extended to add bipolar elements to the CEMOS platform. IDT's BiCEMOS process combines the ultra-high speeds of bipolar devices with the lower power and cost of CMOS, allowing us to build even faster components than straight CMOS at a slightly higher cost.


Figure 2. Fifteen-Hundred-Power Magnification Scanning Electron Microscope (SEM) Photos of the Four Generations of IDT's CEMOS Technology


2514 dww 03
Figure 3. IDT CEMOS Device Cross Section

## ALPHA PARTICLES

Random alpha particles can cause memory cells to temporarily lose their contents or suffer a "soft error." Traveling with high energy levels, alpha particles penetrate deep into an integrated chip. As they burrow into the silicon, they leave a trail of free electron-hole pairs in their wake.

The cause of alpha particles is well documented and understood in the industry. IDT has considered various techniques to protect the cells from this hazardous occurrence. These techniques include dual-well structures (Figures 3 and 4) and a polymeric compound for die coating. Presently, a polymeric compound is used inmany of IDT's SRAMs; however, the specific techniques used may vary and change from one device generation to the next as the industry and IDT improve the alpha particle protection technology.

## LATCHUP IMMUNITY

A combination of careful design layout, selective use of guard rings and proprietary techniques have resulted in virtual elimination of latchup problems often associated with older CMOS processes (Figure 5). The use of NPN and N-channel I/O devices eliminates hole injection latchup. Double guard ring structures are utilized on all input and output circuits to absorb injected electrons. These effectively cut off the current paths into the internal circuits to essentially isolate I/O circuits. Compared to older CMOS processes which exhibit latchup characteristics with trigger currents from $10-20 \mathrm{~mA}$, IDT products inhibit latchup at trigger currents substantially greater than this.


Figure 4. IDT CEMOS Built-In High Alpha Particle Immunity


Figure 5. IDT CEMOS Latchup Suppression

## SURFACE MOUNT TECHNOLOGY

To take full advantage of the low-power aspect of CMOS, and obtain two to three times the space savings, CMOS products should be used as SMDs (surface mount devices). However, most integrated circuits sold today are stillpackaged in the traditional DIP (dual in-line package) configuration because there is a tremendous support industry to handle thru-board assembly.

Determined to utilize CMOS advantages, IDT re-invented the DIP. This was accomplished by developing multilayered substrates (either co-fired ceramics or glass filled epoxy FR4) with dual in-line (DIP) or single in-line (SIP) pins. An advanced IR (InfraRed) reflow and vaporphase reflow surface mount technology was also developed to produce the most reliable solder connections available.

Products that are to be interconnected to form larger electronic elements are electrically tested, environmentally screened, performance selected and then thermally matched to the appropriate ceramic or glass filled epoxy substrates. After modular assembly, the finished product is $100 \%$ retested to ensure that it completely performs to the specifications required.

As a result, IDT produces extraordinarily dense, highspeed combinations of monolithic ICs as complex subsystem modular assemblies. These modules convert SMDs to userfriendly DIPs/SIPs providing customers with the density advantages of surface mount in a format compatible with their extensive, thru-board, assembly expertise.

## STATE-OF-THE-ART FACILITIES AND CAPABILITIES

Integrated Device Technology is headquartered in Santa, California - the heart of the "Silicon Valley." The company's operations are housed in seven facilities totaling over 500,000 square feet. These facilities house all aspects of business from research and development to design, wafer fabrication, assembly, environmental screening, test and administration. In-house capabilities include scanning electron microscope (SEM) evaluation, particle impact noise detection (PIND), plastic and hermetic packaging, military and commercial testing, burn-in, life test and a fullcomplement of environmental screening equipment.

The over-200,000-square-foot corporate headquarters campus is composed of four buildings. The largest facility on this site is a 100,000 square foot, two-building complex. The first building, a 60,000 square foot facility, is dedicated to the Complex Logic, Standard Logic and RISC Microprocessor product lines, as well as hermetic and plastic package assembly, logic products' test, burn-in, mark and QA, and a reliability/failure analysis lab.

IDT's Packaging and Assembly Process Development teams are located here. To keep pace with the development of new products and to enhance the IDT philosophy of "Innovation," these teams have ultra modern, integrated and correspondingly sophisticated equipment and environments at their disposal. All manufacturing is completed in dedicated clean room areas (Class 10K minimum), with all preseal operations accomplished under Class 100 laminarflow hoods.

Development of assembly materials, processes and equipment is accomplishedunder a fully operational production environment to ensure reliability and repeatable product. The Hermetic Manufacturing and Process Development team is currently producing customproducts to the strict requirements of MIL-STD-883. The fully automated plastic facility is currently producing high volumes of USA-manufactured product, while developing state-of-the-art surface mounttechnology patterned after MIL-STD-883.

The second building of the complex houses sales, marketing, finance and MIS.

The RISC Subsystems and Subsystems Modules Divisions are located behind the two-building complex in a 54,000 square foot facility. Also located at this facility are Quality Assurance and wafer fabrication services.

Directly across the street from the two-building complex is a newly acquired 50,000 square foot facility that houses
administrative services, Northwest Area Sales, Human Resources, International Planning and Shipping and Receiving functions.

IDT's largest and newest facility, opened in 1990 in San Jose, California, is a multi-purpose 150,000 square foot, ultra modern technology development center. This facility houses a 25,000 square foot, combined Class 1 (a maximum of one particle per cubic foot of 0.2 micron or larger), sub-half-micron R\&D fabrication facility and a wafer fabrication area. This fab supports both production volumes of IDT products, including some next generation SRAMs, and the R\&D efforts of the technology developmentstaff. Technology development efforts targeted for the center include advanced silicon processing and wafer fabrication techniques. A test area to support both production and research is located on-site. The building is also the new home of the FIFO and ECL product lines.

IDT's second largest facility is located in Salinas, California, about an hour away from Santa Clara. This 95,000 square foot facility, located on 14 acres, is the Static RAM Division and Specialty Memory product line. Constructed in 1985, this facility houses an ultra-modern 25,000 square foot highvolume wafer fabrication area measured at Class 2-to-3 (a maximum of 2 to 3 particles per cubic foot of 0.2 micron or larger) clean room conditions. Careful design and construction of this fabrication area created a clean room environment far beyond the 1985 average for U.S. fab areas. This made possible the production of large volumes of high-density submicron geometry, fast static RAMs. This facility also houses shipping areas for IDT's leadership family of CMOS static RAMs. This site will expand to accommodate a 250,000 square foot complex.

To extend these philosophies while maintaining strict control of our processes, IDT has an operational Assembly and Test facility located in Penang, Malaysia. This facility assembles product to USA standards, with all assemblies done under laminar flow conditions (Class 100) until the silicon is encased in its final packaging. All products in this facility are manufactured to the quality control requirements of MIL-STD883.

All of IDT's facilities are aimed at increasing our manufacturing productivity to supply ever larger volumes of high-performance, cost-effective leadership CMOS products.

## SUPERIOR QUALITY AND RELIABILITY

Maintaining the highest standards of quality in the industry on all products is the basis of Integrated Device Technology's manufacturing systems and procedures. From inception, quality and reliability are built into all of IDT's products. Quality is "designed in" at every stage of manufacturing - as opposed to being "tested-in" later - in order to ensure impeccable performance.

Dedicated commitment to fine workmanship, along with development of rigid controls throughout wafer fab, device assembly and electrical test, create inherently reliable products. Incoming materials are subjected to careful inspections. Quality monitors, or inspections, are performed throughout the manufacturing flow.

IDT military grade monolithic hermetic products are designed to meet or exceed the demanding Class B reliability levels of MIL-STD-883 and MIL-M-38510, as dèfined by Paragraph 1.2.1 of MIL-STD-883.

Product flow and test procedures for all monolithic hermetic military grade products are in accordance with the latest revisionandnotice of MIL-STD-883. State-of-the-artproduction techniques and computer-based test procedures are coupled with tight controls and inspections to ensure that products meet the requirements for $100 \%$ screening. Routine quality conformance lot testing is performed as defined in MIL-STD883, Methods 5004 and 5005.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that commercial, industrial and military grade products consistently meet customer requirements for quality, reliability and performance.

## SPECIAL PROGRAMS

Class S. IDT also has all manufacturing, screening and test capabilities in-house (except X-ray and some Group D tests) to perform complete Class $S$ processing per MIL-STD883 on all IDT products and has supplied Class Sproducts on several programs.

Radiation Hardened. IDT has developed and supplied several levels of radiation hardened products for military/ aerospace applications to perform at various levels of dose rate, total dose, single event upset (SEU), upset and latchup. IDT products maintain nearly their same high-performance levels built to these special process requirements. The company has in-house radiation testing capability used both in process development and testing of deliverable product. IDT also has a separate group within the company dedicated to supplying products for radiation hardened applications and to continue research and development of process and products to further improve radiation hardening capabilities.

## QUALITY AND RELIABILITY

## QSP-QUALITY, SERVICE AND PERFORMANCE

Quality from the beginning, is the foundation for IDT's commitment to supply consistently high-quality products to our customers. IDT's quality commitment is embodied in its all pervasive Constant Quality Improvement (CQI) program. Everyone who influences the quality of the product-from the designer to the shipping clerk-is committed to constantly improving the product quality.

## LOGIC PRODUCTS DIVISION'S FOCUS

"To make quantitative constant improvement in the quality of our actions that result in the supply of leadership products in conformance to the requirements of our customers."

IDT's Logic Products Division has dedicated its efforts to constant quantitative improvements in quality. The result, a supply of leadership products that conform to the requirements of our customers.

## LOGIC PRODUCTS DIVISION'S PRODUCT ASSURANCE STRATEGY FOR CQI

Measurable standards are essential to the success of CQI. All the processes contributing to the final quality of the product need to be monitored, measured and improved upon through the use of statistical tools.


PRODUCT FLOW

Ourcustomers receive the benefit of our optimized systems. Installed to enhance quality and reliability, these systems provide accurate and timely reporting on the effectiveness of manufacturing controls and the reliability and quality performance of IDT logic products and services.


These systems and controls concentrate on CQlby focusing on the following key elements:

## Statistical Techniques

Using statisticaltechniques, including Statistical Process Control (SPC) to determine whether the product/ processes are under control.

## Standardization

Implementing policies, procedures and measurement techniques that are common across different operational areas.

## Documentation

Documenting and training in policies, procedures, measurement techniques and updating through characterization/ capability studies.

## Productivity Improvement

Using constant improvement teams made up from employees at all levels of the organization.

## Leadership

Focusing on quality as a key business parameter and strategic strength.

## Total Employee Participation

Incorporating the CQI program into the IDT Corporate Culture.

## Customer Service

Supporting the customer, as a partner, through performance review and pro-active problem solving.

## People Excellence

Committing to growing, motivating and retaining people throughtraining, goal setting, performance measurement and review.

## PRODUCT FLOW

Product quality starts here. IDT has mechanisms and procedures in place that monitor and control the quality of our development activities. From the calibration of design capture libraries through process technology and product characterization that establish whether the performance, ratings and reliability criteria have been met. This includes failure analysis of parts that will improve the prototype product.

At the pre-production stage once again in-house qualification tests assure the quality and reliability of the product. All specifications and manufacturing flows are established and personnel trained before the product is placed into production.

## Manufacturing

To makeCQl during the manufacturing stage, control items are determined for major manufacturing conditions. Data is gathered and statisticaltechniques are used to control specific manufacturing processes that affect the quality of the product.

In-process and final inspections are fed back to earlier processes to improve product quality. All product is burnedin (where applicable) before $100 \%$ inspection of electrical characteristics takes place.

Products which pass final inspection are then subject to Quality Assurance and Reliability Tests. This data is used to improve manufacturing processes and provide reliability predictions of field applications.

## Inventory and Shipping

Controls in shipping focus on ensuring parts are identified and packaged correctly. Care is also taken to see that the correct paperwork is present and the product being shipped was processed correctly.

## SERVICE FLOW

Quality not only applies to the product but to the quality -of -service we give our customers. Services is also constantly improved.

## Order Procedures

Checks are made at the order entry stage to ensure the correct processing of the Customer's product. After verification and data entry the Acknowledgements (sent to Customers) are again checked to ensure details are correct. As part of the CQI program, the results of these verifications are analyzed using statistical techniques and corrective actions are taken.

## Production Control

Production Control (P.C.) is responsible for the flow and logistics of material as it moves through the manufacturing processes. The quality of the actions taken by P.C. greatly impinges on the quality of service the customer receives. Because many of our customers have implemented Just-inTime (JIT) manufacturing practices, IDT as a supplier also has
to adopt these same disciplines. As a result, employees receive extensive training and the performance level of key actions are kept under constant review. These key actions include:

Quotation response and accuracy.
Scheduling response and accuracy.
Response and accuracy of Expedites.
Inventory, management, and effectiveness.
On time delivery.

## Customer Support

IDT has a worldwide network of sales offices and Technical Development Centers. These provide local customer support on business transactions, and in addition, support customers on applications information, technical services, benchmarking of hardware solutions, and demonstration of various Development Workstations.

The key to CQI is the timely resolution of defects and implementation of the corrective actions. This is no more important than when product failures are found by a customer. When failures are found at the customer's incoming inspection, in the production line, or the field application, the Logic Products Division Quality Assurance group is the focal point for the investigation of the cause of failure and implementation of the corrective action. IDT constantly improves the level of support we give our customers by monitoring the response time to customers that have detected a product failure. Providing the customer with an analysis of the failure, including corrective actions and the statistical analysis of defects, brings CQI full circle-full support of our customers and their designs with high-quality products.

## SUMMARY

In 1990, IDT made the commitment to "Leadership through Quality, Service, and Performance Products".

We believe by following that credo IDT and our cusotmers will be successful in the coming decade. With the implementation of the CQl strategy within the Logic Products Division, we will satisfy our goal...
"Leadership through Quality, Service and Performance Products".

## IDT QUALITY CONFORMANCE PROGRAM

## A COMMITMENT TO QUALITY

Integrated Device Technology's monolithic and modular assembly products are designed, manufactured and tested in accordance with the strict controls and procedures required by Military Standards. The documentation, design and manufacturing criteria of the Quality and Reliability Assurance Program were developed and are being maintained to the most current revisions of MIL-38510 as defined by paragraph 1.2.1 of MIL-STD-883 and MIL-STD-883 requirements.

Product flow and test procedures for all Class B monolithic hermetic Military Grade microcircuits are in full compliance with paragraph 1.2.1 of MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with stringent controls and inspections to ensure that products meet the requirements for $100 \%$ screening and quality conformance tests as defined inMIL-STD-883, Methods 5004 and 5005.

Product flow and test procedures for all plastic and commercial hermetic products are in accordance with industry practices for producing highly reliable microcircuits to ensure that products meet the IDT requirements for $100 \%$ screening and quality conformance tests.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that our products consistently meet customer requirements for quality, reliability and performance.

## SUMMARY

## Monolithic Hermetic Package Processing Flow ${ }^{(1)}$

Refer to the Monolithic Hermetic Package Processing Flow diagram. All test methods refer to MIL-STD-883 unless otherwise stated.

1. Wafer Fabrication: Humidity, temperature and particulate contamination levels are controlled and maintained according to criteria patterned after Federal Standard 209, Clean Room and Workstation Requirements. Allcriticalworkstations are maintained at Class 100 levels or better.

Wafers fromeachwaferfabrication area are subjected to Scanning Electron Microscope analysis on aperiodic basis.
2. Die-Sort Visual Inspection: Wafers are cut and separated and the individual die are $100 \%$ visually inspected to strict IDT-defined internal criteria.
3. Die Shear Monitor: To ensure die attach integrity, product samples are routinely subjected to a shear strength test per Method 2019.
4. Wire Bond Monitor: Product samples are routinely subjected to a strengthtestper Method2011, Condition $D$, to ensure the integrity of the lead bond process.
5. Pre-Cap Visual: Before the completed package is sealed, $100 \%$ of the product is visually inspected to Method 2010, Condition B criteria.
6. Environmental Conditioning: $100 \%$ of the sealed product is subjected to environmental stress tests. These thermal and mechanical tests are designed to eliminate units with marginal seal, die attach or lead bond integrity.
7. Hermetic Testing: $100 \%$ of the hermetic packages are subjected to fine and gross leak seal tests to eliminate marginally sealed units or units whose seals may have become defective as a result of environmental conditioning tests.
8. Pre-Burn-In Electrical Test: Each product is $100 \%$ electrically tested at an ambient temperature of $+25^{\circ} \mathrm{C}$ to IDT data sheet or the customer specification.
9. Burn-In: $100 \%$ of the Military Grade product is burned-in under dynamic electrical conditions to the time and temperature requirements of Method 1015, Condition D. Except for the time, Commercial Grade product is burned-in as applicable to the same conditions as Military Grade devices.
10. Post-Burn-In Electrical: After burn-in, $100 \%$ of the Class B Military Grade product is electrically tested to IDT data sheet or customer specifications over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range. Commercial Grade products are sample tested to the applicable temperature extremes.
11. Mark: All product is marked with product type and lot code identifiers. MIL-STD-883 compliant Military Grade products are identified with the required compliant code letter.
12. Quality Conformance Tests: Samples of the Military Grade product which have been processed to the $100 \%$ screening tests of Method 5004 are routinely subjected to the quality conformance requirements of Method 5005.

## NOTE:

[^0]

2502 dw 01

## SUMMARY

Monolithic Plastic Package Processing Flow
Refer to the Monolithic Plastic Package Processing Flow diagram. All test methods refer to MIL-STD-883 unless otherwise stated.

1. Wafer Fabrication: Humidity, temperature and particulate contamination levels are controlled and maintained according to criteria patterned after Federal Standard 209, Clean Room and Workstation Requirements. All criticalworkstations are maintained at Class 100 levels or better.

Topside silicon nitride passivation is all applied to all wafers for better moisture barrier characteristics.

Wafers from eachwaferfabrication area are subjected to Scanning ElectronMicroscope analysisonaperiodic basis.
2. Die-Sort Visual Inspection: Wafers are $100 \%$ visually inspected to strict IDT defined internal criteria.
3. Die Push Test: To ensure die attach integrity, product samples are routinely subjected to die push tests.
4. Wire Bond Monitor: Product samples are routinely subjected to wire bond pull tests to ensure the integrity of the lead bond process.
5. Pre-Cap Visual: Before the package is molded, $100 \%$ of the product is visually inspected to criteria patterned after MIL-STD-883, Method 2010, Condition B.
6. Post Mold Cure: Plastic encapsulated devices are baked to ensure an optimum plastic seal so as to enhance moisture barrier characteristics.
7. Pre-Burn-In Electrical: Each product is $100 \%$ electrically tested at an ambient temperature of $+25^{\circ} \mathrm{C}$ to IDT data sheet or the customer specification.
8. Burn-In: Except for MSI Logic family devices where it may be obtained as an option, all Commercial Grade plastic package products are burned-in 16 hours at $+125^{\circ} \mathrm{C}$ (or equivalent), utilizing the same burn-in conditions as the Military Grade product.
9. Post-Burn-In Electrical: After burn-in, $100 \%$ of the plastic product is electrically tested to IDT data sheet or customer specifications at the maximum temperature extreme. The minimum temperature
10. Mark: All product is marked with product type and lot code identifiers.
11. Quality Conformance Inspection: Samples of the plastic product which have been processed to the $100 \%$ screening requirements are subjected to the Periodic Quality Conformance Inspection Program. Where indicated, the test methods are patterned after MIL-STD-883 criteria.

## Monolithic Plastic Package Processing Flow



## NOTE:

1. All screens are $100 \%$ unless otherwise noted.
2. All electrical test programs are per the applicable IDT test specification.
3. IDT performs a $100 \%$ electrical test at $+25^{\circ} \mathrm{C}$ with a $5 \%$ PDA limit at this point.
4. $Q=$ Quality sample inspection.

Monolithic Hermetic Package Final Processing Flow

| Operation | MIL-STD-883 <br> Test Method | Military Compliant Class B | Commercial |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Military Temp. Range | Commercial Temp. Range |
| Burn-In | $1015 / \mathrm{D}$ at $+125^{\circ} \mathrm{C}$ Min. or Equivalent | $\begin{aligned} & 100 \% \\ & 160 \text { Hours } \end{aligned}$ | $\begin{gathered} 100 \% \\ 16 \text { to } 160 \text { Hours } \end{gathered}$ | $\begin{gathered} 100 \% \\ \text { 16to160 Hours } \end{gathered}$ |
| Post Burn-In Electrical: Static (DC), Functional and Switching (AC) ${ }^{(2)}$ | IDT Spec. | $\begin{aligned} & 100 \% \\ & +25,-55 \text { and } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 100 \% \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 100 \% \\ & +70^{\circ} \mathrm{C} \end{aligned}$ |
| Percent Defective Allowed (PDA) ${ }^{(4)}$ | 5004 or IDT Spec. | 5\% | 10\% | 10\% |
| Group A Electrical: Static (DC), Functional and Switching (AC) ${ }^{(2)}$ | 5005 and IDT Spec. | $\begin{aligned} & \text { Sample } \\ & -55 \text { and }+125^{\circ} \mathrm{C} \end{aligned}$ | Sample $+125^{\circ} \mathrm{C}$ | Sample $+70^{\circ} \mathrm{C}$ |
| Mark/Lead Straighten | IDT Spec. | 100\% | 100\% | 100\% |
| $+25^{\circ} \mathrm{C}$ Electrical ${ }^{(2)}$ | IDT Spec. | 100\% ${ }^{(5)}$ | 100\% | 100\% |
| Final Visual/Pack | IDT Spec. | 100\% | 100\% | 100\% |
| Quality Conformance Inspection | 5005 (Group B, C, D) | Yes | - | - |
| Quality Shipping Inspection (Visual/Plant Clearance) | IDT Spec. | Sample | Sample | Sample |

## NOTES:

1. All screens are $100 \%$ unless otherwise noted.
2. All electrical test programs are per the applicable IDT test specification.
3. This hermeticity sample is performed after all lead finish operations.
4. If a lot fails the $5 \%$ PDA but is $\leq 10 \%$, the lot may be resubmitted to burn-in one time only to the same time and temperature conditions as first submission. The subsequent post burn-in electrical test at $+25^{\circ} \mathrm{C}$ will be performed to a PDA of $3 \%$.
5. IDT performs a $100 \%$ electrical test at $+25^{\circ} \mathrm{C}$ with a $2 \%$ PDA limit at this point to satisfy group A requirements, and considers this to be equivalent to the group A requirement of an LTPD of 2 , with an accept number of 0 . If a lot fails the $2 \%$ PDA limit, it may be rescreened one time only to a tightened PDA limit of $1.5 \%$.
6. (Q) = Quality sample inspection.

## RADIATION TOLERANT/ENHANCED/HARDENED PRODUCTS FOR RADIATION ENVIRONMENTS

## INTRODUCTION

The need for high-performance CMOS integrated circuits in military and space systems is more critical today than ever before. The low power dissipation that is achieved using CMOS technology, along with the high complexity and density levels, makes CMOS the nearly ideal component for all types of applications.

Systems designed for military or space applications are intended for environments where high levels of radiation may be encountered. The implication of a device failure within a military or space system clearly is critical. IDT has made a significant contribution toward providing reliable radiationtolerant systems by offering integrated circuits with enhanced radiation tolerance. Radiation environments, IDT process enhancements and device tolerance levels achieved are described below.

## THE RADIATION ENVIRONMENT

There are four different types of radiation environments that are of concern to builders of military and space systems. These environments and their effects on the device operation, summarized in Figure 1, are as follows:

Total Dose Accumulation refers to the total amount of accumulated gamma rays experienced by the devices in the system, and is measured in RADS (SI) for radiation units experienced at the silicon level. The physical effect of gamma rays on semiconductor devices is to cause threshold shifts (Vt shifts) of both the active transistors as well as the parasitic field transistors. Threshold voltages decrease as total dose is accumulated; at some point, the device will begin to exhibit parametric failures as the input/output and supply currents increase. At higher radiation accumulation levels, functional failures occur. Inmemory circuits, however, functional failures due to memory cell failure often occur first.

Burst Radiation or Dose Rate refers to the amount of radiation, usually photons or electrons, experienced by the devices in the system due to a pulse event, and is measured in RADS (SI) per second. The effect of a high dose rate or burst of radiation on CMOS integrated circuits is to cause temporary upset of logic states and/or CMOS latch-up. Latchup can cause permanent damage to the device.

Single Event Upset (SEU) is a transient logic state change caused by high-energy ions, such as energetic cosmic rays, striking the integrated circuits. As the ion passes through the silicon, charge is either created through ionization or direct nuclear collision. If collected by a circuit node, this excess charge can cause a change in logic state of the circuit. Dynamic nodes that are not actively held at a particular logic state (dynamic RAM cells for example) are the most susceptible. These upsets are transient, but can cause system failures known as "soft errors."

Neutron Irradiation will cause structural damage to the siliconlattice which may lead to device leakage and, ultimately, functional failure.

| Radlation <br> Category | Primary <br> Particle | Source | Effect |
| :--- | :--- | :--- | :--- |
| Total Dose | Gamma | Space or <br> Nuclear <br> Event | Permanent |
| Dose Rate | Photons | Nuclear <br> Event | Temporary <br> Upset of Logic <br> State or <br> Latch-up |
| SEU | Cosmic <br> Rays | Space | Temporary <br> Upset of <br> Logic State |
| Neutron | Neutrons | Nuclear <br> Event | Device Leakage <br> Due to Silicon <br> Lattice Damage |

Figure 1.

## DEVICE ENHANCEMENTS

Of the four radiation environments above, IDT has taken considerable data on the first two, Total Dose Accumulation and Dose Rate. IDT has developed a process that significantly improves the radiation tolerance of its devices within these environments. Prevention of SEU failures is usually accomplished by system-level considerations, such as Error Detection and Correction (EDC) circuitry, since the occurrence of SEUs is not particularly dependent on process technology. Through IDT's customer contracts, SEU has been gathered on some devices. Little is yet known about the effects of neutron-induced damage. For more information on SEU testing, contact IDT's Radiation Hardened Product Group.

Enhancements to IDT's standard process are used to create radiation enhanced and tolerant processes. Field and gate oxides are "hardened" to make the device less susceptible to radiation damage by modifying the process architecture to allow lowe remperature processing. Device implants and Vts adjustments allow more Vt margin. In addition to process changes, IDT's radiation enhanced process utilizes epitaxial substrate material. The use of epi substrate material provides a lower substrate resistance environment to create latch-up free CMOS structures.

## RADIATION HARDNESS CATEGORIES

Radiation Enhanced ('RE) or Radiation Tolerant ('RT) versions of IDT products follow IDT's military product data sheets whenever possible (consult factory). IDT's Total Dose Test plan exposes a sample of die on a wafer to a particular Total Dose level via ARACOR X-Ray radiation. This Total Dose Test plan qualifies each 'RE or 'RT wafer to a Total Dose level. Only wafers with sampled die that pass Total Dose level tests are assembled and used for orders (consult factory for more details on Total Dose sample testing). With regard to Total Dose testing, clarifications/exceptions to MIL-STD-883, Methods 5005 and 1019 are required. Consult factory for more details.

The 'RE and 'RT process enhancements enable IDT to offer integrated circuits with varying grades of radiation tolerance or radiation "hardness".

- Radiation Enhanced process uses Epi wafers and is able to provide Logic devices that can be Total Dose qualified to 10K RADs (Si) or greater by IDT's ARACOR X-Ray Total Dose sample die test plan (Total Dose levels require negotiation, consult factory for more details).
- Radiation Tolerant Logic product uses standard wafer/ process material that is qualified to 10K RADs (Si) Total Dose by IDT's ARACOR X-Ray Total Dose sample die test plan.

Integrated Device Technology can provide Radiation Tolerant/Enhanced versions of all Logic product types (some speed grades may not be available as 'RE).

Please contact your IDT sales representative or factory marketing to determine availability and price of any IDT product processed in accordance with one of these levels of radiation hardness.

## CONCLUSION

There has been widespread interest within the military and space community in IDT's CMOS product line for its radiation hardness levels, as well as its high-performance and low power dissipation. To serve this growing need for CMOS circuits that must operate in a radiation environment, IDT has created a separate group within the company to concentrate on supplying products for these applications.Continuing research and development of process and products, including the use of in-house radiation testing capability, will allow Integrated Device Technology to offer continuously increasing levels of radiation-tolerant solutions.

## THERMAL PERFORMANCE CALCULATIONS FOR IDT'S PACKAGES

Since most of the electrical energy consumed by microelectronic devices eventually appears as heat, poor thermal performance of the device or lack of management of this thermal energy can cause a variety of deleterious effects. This device temperature increase can exhibit itself as one of the key variables in establishing device performance and long term reliability; on the other hand, effective dissipation of internally generated thermal energy can, if properly managed, reduce the deleterious effects and improve component reliability.

A few key benefits of IDT's enhanced CEMOS ${ }^{\text {™ }}$ process are: low power dissipation, high speed, increased levels of integration, wider operating temperature ranges and lower quiescent power dissipation. Because the reliability of an integrated circuit is largely dependent on the maximum temperature the device attains during operation, and as the junction stability declines with increases in junction temperature (TJ), it becomes increasingly important to maintain a low (TJ).

CMOS devices stabilize more quickly and at greatly lower temperature than bipolar devices under normal operation. The accelerated aging of an integrated circuit canbe expressed as an exponential function of the junction temperature as:

$$
t \mathrm{~A}=\text { to } \exp \left[\frac{\mathrm{Ea}}{\mathrm{k}}\left(\frac{1}{\mathrm{To}}-\frac{1}{\mathrm{TJ}}\right)\right]
$$

where
tA $=$ lifetime at elevated junction (TJ) temperature
to $=$ normal lifetime at normal junction (TO) temperature
$\mathrm{Ea}=$ activation energy (ev)
$\mathrm{k}=$ Boltzmann's constant ( $8.617 \times 10^{-5} \mathrm{ev} / \mathrm{k}$ )
i.e. the lifetime of a device could be decreased by a factor of 2 for every $10^{\circ} \mathrm{C}$ increase temperature.

To minimize the deleterious effects associated with this potential increase, IDT has:

1. Optimized our proprietary low-power CEMOS fabrication process to ensure the active junction temperature rise is minimal.
2. Selected only packaging materials that optimize heat dissipation, which encourages a cooler running device.
3. Physically designed all package components to enhance the inherent material properties and to take full advantage of heat transfer and radiation due to case geometries.
4. Tightly controlled the assembly procedures to meet or exceed the stringent criteria of MIL-STD-883 to ensure maximum heat transfer between die and packaging materials.
The following figures graphically illustrate the thermal values of IDT's current package families. Each envelop (shaded area) depicts a typical spread of values due to the influence of a number of factors which include: circuit size, package cavity size and die attach integrity. The following range of values are to be used as a comprehensive characterization of the major variables rather than single point of reference.

When calculating junction temperature (TJ), it is necessary to know the thermal resistance of the package ( $\theta \mathrm{JA}$ ) as measured in "degree celsius per watt". Withthe accompanying data, the following equation can be used to establish thermal performance, enhance device reliability and ultimately provide you, the user, with a continuing series of high-speed, lowpower CMOS solutions to your system design needs.

$$
\begin{aligned}
& \theta J A=[T J-T A] / P \\
& T J=T A+P[\theta J A]=T A+P[\theta J C+\theta C A]
\end{aligned}
$$

where

$\theta=$ Thermal resistance
$J=$ Junction
$\mathrm{P}=$ Operational power of device (dissipated)
$\mathrm{TA}=$ Ambient temperature in degree celsius
$\mathrm{T} J=$ Temperature of the junction
Tc = Temperature of case/package
$\theta C A=$ Case to Ambient, thermal resistance-usually a measure of the heat dissipation due to natural or forced convection, radiation and mounting techniques.
$\theta \mathrm{JC}=$ Junction to Case, thermal resistance-usually measured with reference to the temperature at a specific point on the package (case) surface. (Dependent on the package material properties and package geometry.)
$\theta J A=$ Junction to Ambient, thermal resistance-usually measured with respect to the temperature of a specified volume of still air. (Dependent on $\theta \mathrm{Jc}+$ $\theta$ JA which includes the influence of area and environmental condition.)


## PACKAGE DIAGRAM OUTLINE INDEX

PKG. DESCRIPTION PAGE
P16-1 16-Pin Plastic DIP (300 mil) ..... 29
P18-1 18-Pin Plastic DIP (300 mil) ..... 30
P20-1 20-Pin Plastic DIP ( 300 mil ) ..... 30
P22-1 22-Pin Plastic DIP (300 mil) ..... 29P24-1
24-Pin Plastic DIP ( 300 mil ) ..... 30
P24-2 24-Pin Plastic DIP ( 600 mil ) ..... 31
P28-1 28-Pin Plastic DIP ( 600 mil ) ..... 31
P28-2 28-Pin Plastic DIP ( 300 mil ) ..... 29
P32-1 32-Pin Plastic DIP ( 600 mil ) ..... 31
P32-2 32-Pin Plastic DIP ( 300 mil ) ..... 29
P40-1 40-Pin Plastic DIP ( 600 mil ) ..... 31
P48-1 48 -Pin Plastic DIP ( 600 mil) ..... 31
P64-1 64-Pin Plastic DIP (900 mil) ..... 31
D16-1 16-Pin CERDIP (300 mil) ..... 1
D18-1 $18-\mathrm{Pin}$ CERDIP ( 300 mil ) ..... 1D20-1D22-1
D24-1
20-Pin CERDIP (300 mil) ..... 1
22-Pin CERDIP ( 300 mil ) ..... 1
24-Pin CERDIP ( 300 mil )D24-21
24-Pin CERDIP ( 600 mil ) ..... 2
D28-1 28-Pin CERDIP ( 600 mil ) ..... 2
D28-2 28-Pin CERDIP (wide body) ..... 2D28-3
D32-1
28-Pin CERDIP ( 300 mil ) ..... 1
32-Pin CERDIP (wide body) ..... 2
D40-1 40-Pin CERDIP ( 600 mil ) ..... 2
D40-2 40-Pin CERDIP (wide body) ..... 2
C20-1 20-Pin Sidebraze DIP ( 300 mil ) ..... 3
C22-1 22-Pin Sidebraze DIP ( 300 mil )C24-1
C24-2
3
3
24-Pin Sidebraze DIP ( 300 mil ) ..... 3
24-Pin Sidebraze DIP ( 600 mil ) ..... 5
C28-1 28-Pin Sidebraze DIP ( 300 mil ) ..... 3
C28-2 28-Pin Sidebraze DIP ( 400 mil ) ..... 4
C28-3 28-Pin Sidebraze DIP ( 600 mil ) ..... 5
C32-1 ..... C32-2 ..... 5
32-Pin Sidebraze DIP ( 400 mil ) ..... 4
C32-3
C40-1
32-Pin Sidebraze DIP ( 300 mil ) ..... 3
40-Pin Sidebraze DIP ( 600 mil ) .....
C48-1 48-Pin Sidebraze DIP ( 400 mil ) ..... 4
C48-2 48-Pin Sidebraze DIP ( 600 mil ) ..... 5
C64-1 64-Pin Sidebraze DIP ( 900 mil ) ..... 6
C64-2 64-Pin Topbraze DIP ( 900 mil ) ..... 7
C68-1 68-Pin Sidebraze DIP (600 mil) ..... 5
PG68-2 68-Lead Plastic Pin Grid Array (cavity up) ..... 43
PG84-2 84-Lead Plastic Pin Grid Array (cavity up) ..... 43
PG208-2 208-Lead Plastic Pin Grid Array (cavity up) ..... 43
G68-1 68-Lead Pin Grid Array (cavity up) ..... 19
G68-2 68-Lead Pin Grid Array (cavity down) ..... 25
G84-1 G84-1 84 -Lead Pin Grid Array (cavity up $-12 \times 12$ grid) ..... 20
G84-2 84-Lead Pin Grid Array (cavity down) ..... 26
G84-3 84-Lead Pin Grip Array (cavity up - $11 \times 11$ grid) ..... 21
PKG. DESCRIPTION ..... PAGEG84-484-Lead Pin Grid Array (cavity down - MIPS)27
G108-1 108-Lead Pin Grid Array (cavity up) ..... 22
G144-1 144-Lead Pin Grid Array (cavity down) ..... 28
144-Lead Pin Grid Array (cavity up) G144-2 ..... 23
208-Lead Pin Grid Array (cavity up) G208-1
16-Pin Small Outline IC (gull wing) ..... 32
SO16-1
35
SO16-2 16-Pin Small Outline IC (J-bend)
34
SO16-5 16-Pin Small Outline IC (EIAJ - . 0315 pitch)34
SO16-6 ..... 32
18-Pin Small Outline IC (gull wing)16-Pin Small Outline IC (EIAJ - . 050 pitch)
SO18-6 ..... 34
18-Pin Small Outline IC (EIAJ - . 050 pitch)
SO20-1 ..... 35
20-Pin Small Outline IC (J-bend)
SO20-2 ..... 32
20-Pin Small Outline IC (gull wing)
SO20-5 ..... 34
20-Pin Small Outline IC (EIAJ - . 0315 pitch)
SO20-6 ..... 34
SO24-2 24-Pin Small Outline IC (gull wing) ..... 32
SO24-3 24-Pin Small Outline IC (gull wing) ..... 32
SO24-4 24-Pin Small Outline IC (J-bend) ..... 35
SO24-5 24-Pin Small Outline IC (EIAJ - . 0315 pitch) ..... 34
SO24-6 24-Pin Small Outline IC (EIAJ - . 050 pitch) ..... 34
SO28-2 28-Pin Small Outline IC (gull wing) ..... 33
SO28-3 28-Pin Small Outline IC (gull wing) ..... 33
SO28-4 28-Pin Small Outline IC (J-bend - 350 mil) ..... 36
SO28-5 28-Pin Small Outline IC (J-bend - 300 mil) ..... 36
SO28-6 28-Pin Small Outline IC (EIAJ - . 050 pitch) ..... 34
SO32-2 32-Pin Small Outline IC (J-bend) ..... 36
SO48-1 48-Pin Small Outline IC (SSOP - gull wing) ..... 37
SO56-1 56-Pin Small Outline IC (SSOP - gull wing) ..... 37
J18-1 18-Pin Plastic Leaded Chip Carrier (rectangular) ..... 42
J20-1 20-Pin Plastic Leaded Chip Carrier (square) ..... 41
J28-1 28-Pin Plastic Leaded Chip Carrier (square) ..... 41
J32-1
32-Pin Plastic Leaded Chip Carrier (rectangular) ..... 42
J44-1 44-Pin Plastic Leaded Chip Carrier (square) ..... 41
J52-1 52-Pin Plastic Leaded Chip Carrier (square) ..... 41
J68-1 68-Pin Plastic Leaded Chip Carrier (square) ..... 41
J84-1 84-Pin Plastic Leaded Chip Carrier (square) ..... 41
L.20-1 20-Pin Leadless Chip Carrier (rectangular) ..... 18
L20-2 20-Pin Leadless Chip Carrier (square) ..... 16
L22-1 22-Pin Leadless Chip Carrier (rectangular) ..... 18
L24-1 24-Pin Leadless Chip Carrier (rectangular) ..... 18
L28-1 28-Pin Leadless Chip Carrier (square) ..... 16
L28-2 28-Pin Leadless Chip Carrier (rectangular) ..... 18
L32-1 32-Pin Leadless Chip Carrier (rectangular) ..... 18
L44-1 44-Pin Leadless Chip Carrier (square) ..... 16
L48-1 48-Pin Leadless Chip Carrier (square) ..... 16
L52-1 52-Pin Leadless Chip Carrier (square) ..... 17
L52-2 52-Pin Leadless Chip Carrier (square) ..... 17
L68-1 68-Pin Leadless Chip Carrier (square) ..... 17
L68-2 68 -Pin Leadless Chip Carrier (square) ..... 17
PKG. DESCRIPTION PAGE
E16-1 16-Lead CERPACK ..... 13
E20-1 20-Lead CERPACK ..... 13
E24-1 24-Lead CERPACK ..... 13
E28-1 28-Lead CERPACK ..... 13
E28-2 28-Lead CERPACK ..... 13
CQ68-1 68-Lead CERQUAD (straight leads) ..... 14
CQ84-1 84-Lead CERQUAD (J-bend) ..... 15
F20-1 20-Lead Flatpack ..... 8
F20-2 20-Lead Flatpack (. 295 body) ..... 8
F24-1F28-124-Lead Flatpack8
828-Lead Flatpack
F28-2
F48-1
28-Lead Flatpack .....  8
48-Lead Quad Flatpack ..... 9
F64-1 64-Lead Quad Flatpack ..... 9
F68-1 68-Lead Quad Flatpack ..... 10
F84-1 84-Lead Quad Flatpack (cavity down) ..... 11
F172-1 172-Lead Quad Flatpack (MIPS) .....  .12
PQ80-2 80-Lead Plastic Quad Flatpack (IEAH) ..... 39
PQ100-1 100-Lead Plastic Quad Flatpack (JEDEC) ..... 28
PQ100-2 100-Lead Plastic Quad Flatpack (EIAJ) ..... 39
PQ120-2 120-Lead Plastic Quad Flatpack (EIAJ) ..... 39
PQ128-2 128-Lead Plastic Quad Flatpack (EIAJ) ..... 39
PQ132-1 132-Lead Plastic Quad Flatpack (JEDEC) ..... 38
PQ144-2 144-Lead Plastic Quad Flatpack (EIAJ) ..... 40
PQ160-2 160-Lead Plastic Quad Flatpack (EIAJ) ..... 40
PQ184-2 184-Lead Plastic Quad Flatpack (EIAJ) ..... 40
PQ208-2 208-Lead Plastic Quad Flatpack (EIAJ) ..... 40

## PACKAGE DIAGRAM OUTLINES

Integrated Devioe Tochnology, Ino.

DUAL IN-LINE PACKAGES


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. THE MINIMUM LIMIT FOR DIMENSION b1 MAY BE . 023 FOR CORNER LEADS.

## 16-28 LEAD CERDIP (300 MIL)

| DWG \# | D16-1 |  | D18-1 |  | D20-1 |  | D22-1 |  | D24-1 |  | D28-3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 16 |  | 18 |  | 20 |  | 22 |  | 24 |  | 28 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .105 | .175 | .105 | .175 | .105 | .175 | .105 | .175 | .105 | .175 | .105 | .175 |
| b | .015 | .021 | .015 | .021 | .015 | .021 | .015 | .021 | .015 | .021 | .015 | .021 |
| b1 | .038 | .060 | .038 | .060 | .038 | .060 | .038 | .060 | .045 | .065 | .045 | .065 |
| C | .009 | .012 | .009 | .012 | .009 | .012 | .009 | .012 | .009 | .014 | .009 | .014 |
| D | .750 | .830 | .880 | .930 | .935 | 1.060 | 1.050 | 1.080 | 1.240 | 1.280 | 1.440 | 1.490 |
| E | .285 | .310 | .285 | .310 | .285 | .310 | .285 | .310 | .285 | .310 | .285 | .310 |
| E1 | .290 | .320 | .290 | .320 | .290 | .320 | .290 | .320 | .300 | .320 | .300 | .320 |
| e | .100 | BSC | .100 | BSC | .100 | BSC | .100 | BSC | .100 | BSC | .100 | BSC |
| L | .125 | .175 | .125 | .175 | .125 | .175 | .125 | .175 | .125 | .175 | .125 | .175 |
| L1 | .150 | - | .150 | - | .150 | - | .150 | - | .150 | - | .150 | - |
| Q | .025 | .055 | .025 | .055 | .025 | .060 | .015 | .060 | .015 | .060 | .015 | .060 |
| S | .045 | .080 | .045 | .080 | .045 | .080 | .020 | .080 | .030 | .080 | .030 | .080 |
| S1 | .005 | - | .005 | - | .005 | - | .005 | - | .005 | - | .005 | - |
| $\alpha$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |

## DUAL IN-LINE PACKAGES (Continued)

## 24-40 LEAD CERDIP ( 600 MIL )

| DWG \# | D24-2 |  | D28-1 |  | D40-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 24 |  | 28 |  | 40 |  |
| SYMBOL | MIN | MAX | MIN |  | MAX | MIN |
| MAX |  |  |  |  |  |  |
| A | .090 | .190 | .090 | .200 | .160 | .220 |
| b | .014 | .023 | .014 | .023 | .014 | .023 |
| b1 | .038 | .060 | .038 | .065 | .038 | .065 |
| C | .008 | .012 | .008 | .014 | .008 | .014 |
| D | 1.230 | 1.290 | 1.440 | 1.490 | 2.020 | 2.070 |
| E | .500 | .610 | .510 | .545 | .510 | .545 |
| E1 | .590 | .620 | .590 | .620 | .590 | .620 |
| e | .100 BSC | .100 | BSC | .100 | BSC |  |
| L | .125 | .200 | .125 | .200 | .125 | .200 |
| L1 | .150 | - | .150 | - | .150 | - |
| Q | .015 | .060 | .020 | .060 | .020 | .060 |
| S | .030 | .080 | .030 | .080 | .030 | .080 |
| S1 | .005 | - | .005 | - | .005 | - |
| $\alpha$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |

## 28-40 LEAD CERDIP (WIDE BODY)

| DWG \# | D28-2 |  | D32-1 |  | D40-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 28 |  | 32 |  | 40 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .090 | .200 | .120 | .210 | .160 | .220 |
| b | .014 | .023 | .014 | .023 | .014 | .023 |
| b1 | .038 | .065 | .038 | .065 | .038 | .065 |
| C | .008 | .014 | .008 | .014 | .008 | .014 |
| D | 1.440 | 1.490 | 1.625 | 1.675 | 2.020 | 2.070 |
| E | .570 | .600 | .570 | .600 | .570 | .600 |
| E1 | .590 | .620 | .590 | .620 | .590 | .620 |
| e | .100 | BSC | .100 | BSC | .100 | BSC |
| L | .125 | .200 | .125 | .200 | .125 | .200 |
| L1 | .150 | - | .150 | - | .150 | - |
| Q | .020 | .060 | .020 | .060 | .020 | .060 |
| S | .030 | .080 | .030 | .080 | .030 | .080 |
| S1 | .005 | - | .005 | - | .005 | - |
| $\alpha$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |

## DUAL IN-LINE PACKAGES (Continued)

20-32 LEAD SIDE BRAZE (300 MIL)


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

| DWG \# | C20-1 |  | C22-1 |  | C24-1 |  | C28-1 |  | C32-3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 20 |  | 22 |  | 24 |  | 28 |  | 32 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .090 | .200 | .100 | .200 | .090 | .200 | .090 | .200 | .090 | .200 |
| b | .014 | .023 | .014 | .023 | .015 | .023 | .014 | .023 | .014 | .023 |
| D1 | .040 | .060 | .040 | .060 | .040 | .060 | .040 | .060 | .040 | .060 |
| C | .008 | .015 | .008 | .015 | .008 | .015 | .008 | .015 | .008 | .014 |
| D | .970 | 1.060 | 1.040 | 1.120 | 1.180 | 1.230 | 1.380 | 1.420 | 1.580 | 1.640 |
| E | .220 | .310 | .260 | .310 | .220 | .310 | .220 | .310 | .280 | .310 |
| E1 | .290 | .320 | .290 | .320 | .290 | .320 | .290 | .320 | .290 | .320 |
| e | .100 | BSC | .100 | BSC | .100 | BSC | .100 | BSC | .100 | BSC |
| L | .125 | .200 | .125 | .200 | .125 | .200 | .125 | .200 | .100 | .175 |
| L1 | .150 | - | .150 | - | .150 | - | .150 | - | .150 | - |
| Q | .015 | .060 | .015 | .060 | .015 | .060 | .015 | .060 | .030 | .060 |
| S | .030 | .065 | .030 | .065 | .030 | .065 | .030 | .065 | .030 | .065 |
| S1 | .005 | - | .005 | - | .005 | - | .005 | - | .005 | - |
| S2 | .005 | - | .005 | - | .005 | - | .005 | - | .005 | - |

## DUAL IN-LINE PACKAGES (Continued)

28-48 LEAD SIDE BRAZE (400 MIL)


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

| DWG \# | C28-2 |  | C32-2 |  | C48-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 28 |  | 32 |  | 48 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .090 | .200 | .090 | .200 | .085 | .190 |
| b | .014 | .023 | .014 | .023 | .014 | .023 |
| b1 | .040 | .060 | .040 | .060 | .040 | .060 |
| C | .008 | .014 | .008 | .014 | .008 | .014 |
| D | 1.380 | 1.420 | 1.580 | 1.640 | 1.690 | 1.730 |
| E | .380 | .420 | .380 | .410 | .380 | .410 |
| E1 | .390 | .420 | .390 | .420 | .390 | .420 |
| e | .100 | BSC | .100 | BSC | .070 BSC |  |
| L | .100 | .175 | .100 | .175 | .125 | .175 |
| L1 | .150 | - | .150 | - | .150 | - |
| Q | .030 | .060 | .030 | .060 | .020 | .070 |
| S | .030 | .065 | .030 | .065 | .030 | .065 |
| S1 | .005 | - | .005 | - | .005 | - |
| S2 | .005 | - | .005 | - | .005 | - |

## DUAL IN-LINE PACKAGES (Continued)

## 24-68 LEAD SIDE BRAZE (600 MIL)



## NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

| DWG \# | C24-2 |  | C28-3 |  | C32-1 |  | C40-1 |  | C48-2 |  | C68-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 24 |  | 28 |  | 32 |  | 40 |  | 48 |  | 68 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .090 | .190 | .085 | .190 | .100 | .190 | .085 | .190 | .100 | .190 | .085 | .190 |
| b | .015 | .023 | .015 | .022 | .015 | .023 | .015 | .023 | .015 | .023 | .015 | .023 |
| b1 | .040 | .060 | .038 | .060 | .040 | .060 | .038 | .060 | .040 | .060 | .040 | .060 |
| C | .008 | .012 | .008 | .012 | .008 | .012 | .008 | .012 | .008 | .012 | .008 | .012 |
| D | 1.180 | 1.220 | 1.380 | 1.430 | 1.580 | 1.640 | 1.980 | 2.030 | 2.370 | 2.430 | 2.380 | 2.440 |
| E | .575 | .610 | .580 | .610 | .580 | .610 | .580 | .610 | .550 | .610 | .580 | .610 |
| E1 | .595 | .620 | .595 | .620 | .590 | .620 | .595 | .620 | .590 | .620 | .590 | .620 |
| E | .100 | BSC | .100 | BSC | .100 | BSC | .100 | BSC | .100 | BSC | .070 BSC |  |
| L | .125 | .175 | .125 | .175 | .125 | .175 | .125 | .175 | .125 | .175 | .125 | .175 |
| L1 | .150 | - | .150 | - | .150 | - | .150 | - | .150 | - | .150 | - |
| Q | .020 | .060 | .020 | .065 | .020 | .060 | .020 | .060 | .020 | .060 | .020 | .070 |
| S | .030 | .065 | .030 | .065 | .030 | .065 | .030 | .065 | .030 | .065 | .030 | .065 |
| S1 | .005 | - | .005 | - | .005 | - | .005 | - | .005 | - | .005 | - |
| S2 | .010 | - | .010 | - | .005 | - | .010 | - | .005 | - | .005 | - |

## DUAL IN-LINE PACKAGES (Continued)

64 LEAD SIDE BRAZE ( 900 MIL)


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - basic lead spacing between centers.

| DWG \# | C64-1 |  |
| :---: | :---: | :---: |
| \# OF LDS (N) | 64 |  |
| SYMBOL | MIN | MAX |
| A | .110 | .190 |
| b | .014 | .023 |
| b1 | .040 | .060 |
| C | .008 | .015 |
| D | 3.160 | 3.240 |
| E | .884 | .915 |
| E1 | .890 | .920 |
| e | .100 | BSC |
| L | .125 | .200 |
| L1 | .150 | - |
| Q | .015 | .070 |
| S | .030 | .065 |
| S1 | .005 | - |
| S2 | .005 | - |



NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - bASIC LEAD SPACING between Centers.

| DWG \# | C64-2 |  |
| :---: | :---: | :---: |
| \# OF LDS (N) | 64 |  |
| SYMBOL | MIN | MAX |
| A | .120 | .180 |
| b | .015 | .021 |
| b1 | .040 | .060 |
| C | .009 | .012 |
| D | 3.170 | 3.240 |
| E | .790 | .810 |
| E1 | .880 | .815 |
| E2 | .640 | .660 |
| e | .100 | BSC |
| L | .125 | .160 |
| L1 | .150 | - |
| Q | .020 | .100 |
| S | .030 | .065 |
| S2 | .005 | - |

## FLATPACKS

## 20-28 LEAD FLATPACK



## NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

| DWG \# | F20-1 |  | F20-2 |  | F24-1 |  | F28-1 |  | F28-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 20 |  | $20(.295$ BODY |  | 24 |  | 28 |  | 28 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .045 | .092 | .045 | .092 | .045 | .090 | .045 | .090 | .045 | .115 |
| b | .015 | .019 | .015 | .019 | .015 | .019 | .015 | .019 | .015 | .019 |
| C | .003 | .006 | .003 | .006 | .003 | .006 | .004 | .007 | .003 | .007 |
| D | - | .540 | - | .540 | - | .640 | .710 | .740 | .710 | .740 |
| E | .340 | .360 | .245 | .303 | .360 | .420 | .480 | .520 | .460 | .520 |
| E2 | .130 | - | .130 | - | .180 | - | .180 | - | .180 | - |
| E3 | .030 | - | .030 | - | .030 | - | .040 | - | .040 | - |
| e | .050 BSC | .050 BSC | .050 BSC | .050 | BSC | .050 BSC |  |  |  |  |
| K | .008 | .015 | .008 | .015 | .008 | .015 | .008 | .015 | .008 | .015 |
| L | .250 | .370 | .250 | .370 | .250 | .370 | .250 | .370 | .250 | .370 |
| Q | .010 | .040 | .010 | .040 | .010 | .040 | .010 | .045 | .010 | .045 |
| S | - | .045 | - | .045 | - | .045 | - | .045 | - | .045 |
| S1 | .005 | - | .005 | - | .005 | - | .005 | - | .005 | - |

## FLATPACKS (Continued)

48-64 LEAD QUAD FLATPACK


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

| DWG \# | F48-1 |  | F64-1 |  |
| :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 48 |  | 64 |  |
| SYMBOL | MIN | MAX | MIN | MAX |
| A | .089 | .108 | .070 | .090 |
| A1 | .079 | .096 | .060 | .078 |
| A2 | .058 | .073 | .030 | .045 |
| b | .018 | .022 | .016 | .020 |
| C | .008 | .010 | .009 | .012 |
| D/E | - | .750 | .885 | .915 |
| D1/E1 | .100 REF |  | .075 REF |  |
| D2/E2 | .550 BSC | .750 BSC |  |  |
| e | $.050 ~ B S C ~$ |  | .050 BSC |  |
| L | .350 | .450 | .350 | .450 |
| ND/NE | 12 |  | 16 |  |

## FLATPACKS (Continued)

68 LEAD QUAD FLATPACK


1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

| DWG \# | F68-1 |  |
| :---: | :---: | :---: |
| \# OF LDS (N) | 68 |  |
| SYMBOL | MIN | MAX |
| A | .080 | .145 |
| A1 | .070 | .090 |
| b | .014 | .021 |
| C | .008 | .012 |
| D/E | 1.640 | 1.870 |
| D1/E1 | .926 | .970 |
| D2/E2 | .800 BSC |  |
| $e$ | .050 |  |
| LSC |  |  |
| LD/NE | .350 | .450 |
| 17 |  |  |

## FLATPACKS (Continued)

84 LEAD QUAD FLATPACK (CAVITY DOWN)


| DWG\# |  | F84-1 |  |
| :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 84 |  |  |
| SYMBOL | MIN | MAX |  |
| A | - | .140 |  |
| A1 | - | .105 |  |
| b | .014 | .020 |  |
| C | .007 | .013 |  |
| D/E | 1.485 | 1.615 |  |
| D1/E1 | 1.130 | 1.170 |  |
| D2/E2 | 1.000 BSC |  |  |
| D3/E3 | .500 BSC |  |  |
| e | .050 BSC |  |  |
| L | .350 | .450 |  |
| ND $/$ NE | 21 |  |  |

## NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. CROSS HATCHED AREA INDICATES INTEGRAL METALLIC HEAT SINK.


FLATPACKS (Continued)
172 LEAD QUAD FLATPACK (MIPS)


| DWG \# |  | F172-1 |  |
| :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 172 |  |  |
| SYMBOL | MIN | MAX |  |
| A | - | .130 |  |
| A1 | - | .105 |  |
| b | .006 | .010 |  |
| C | .004 | .008 |  |
| D/E | 1.580 | 1.620 |  |
| D1/E1 | 1.135 | 1.165 |  |
| D2/E2 | 1.050 BSC |  |  |
| D3/E3 | .525 |  |  |
| BSC |  |  |  |
| L | .025 |  |  |
| BSC |  |  |  |
| L | .220 | .230 |  |
| ND/NE | 43 |  |  |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.


## CERPACKS

16-28 LEAD CERPACK


## NOTES:

1. ALL DIMENSION ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

| DWG \# | E16-1 |  | E20-1 |  | E24-1 |  | E28-1 |  | E28-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 16 |  | 20 |  | 24 |  | 28 |  | 28 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .055 | .085 | .045 | .092 | .045 | .090 | .045 | .115 | .045 | .090 |
| b | .015 | .019 | .015 | .019 | .015 | .019 | .015 | .019 | .015 | .019 |
| C | .0045 | .006 | .0045 | .006 | .0045 | .006 | .0045 | .009 | .0045 | .006 |
| D | .370 | .430 | - | .540 | - | .640 | - | .740 | - | .740 |
| E | .245 | .285 | .245 | .300 | .300 | .420 | .460 | .520 | .340 | .380 |
| E1 | - | .305 | - | .305 | - | .440 | - | .550 | - | .400 |
| e | .050 | BSC | .050 BSC | .050 | BSC | .050 | BSC | .050 BSC |  |  |
| K | .008 | .015 | .008 | .015 | .008 | .015 | .008 | .015 | .008 | .015 |
| L | .250 | .370 | .250 | .370 | .250 | .370 | .250 | .370 | .250 | .370 |
| Q | .026 | .040 | .026 | .040 | .026 | .040 | .026 | .045 | .026 | .045 |
| S | - | .045 | - | .045 | - | .045 | - | .045 | - | .045 |
| S1 | .005 | - | .005 | - | .005 | - | .005 | - | .005 | - |

## CERQUADS

## 68 LEAD CERQUAD (STRAIGHT LEADS)



NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERMSE SPECIFIED.
2. BSC - bASIC LEAD SPACING BETWEEN CENTERS.

| DWG \# | CQ68-1 |  |
| :---: | :---: | :---: |
| \# OF LDS (N) | 68 |  |
| SYMBOL | MIN | MAX |
| A | .115 | .165 |
| b | .008 | .013 |
| C | .0045 | .008 |
| D/E | .860 | 1.100 |
| D1/E1 | .460 | .500 |
| D3/E3 | .400 REF |  |
| e | .025 BSC |  |
| L | .200 | .300 |
| ND/NE | 17 |  |

## CERQUADS (Continued)

84 LEAD CERQUAD (J-BEND)


| DWG \# | CQ84-1 |  |
| :---: | :---: | :---: |
| \# OF LDS (N) | 84 |  |
| SYMBOL | MIN | MAX |
| A | .155 | .200 |
| A1 | .090 | .120 |
| b1 | .022 | .032 |
| $b$ | .013 | .023 |
| C | .006 | .013 |
| D/E | 1.170 | 1.190 |
| $D 1 / E 1$ | 1.138 | 1.162 |
| $D 2 / E 2$ | 1.100 | .1 .150 |
| $D 3 / . E 3$ | 1.000 BSC |  |
| $e$ | .050 BSC |  |
| ND/NE | 21 |  |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

## LEADLESS CHIP CARRIERS



## NOTES:

1. ALI DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.


20-48 LEAD LCC (SQUARE)

| DWG \# | L20-2 |  | L28-1 |  | L44-1 |  | L48-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 20 |  | 28 |  | 44 |  | 48 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 064 | . 100 | . 064 | . 100 | . 064 | . 120 | . 055 | . 120 |
| A1 | . 054 | . 066 | . 050 | . 088 | . 054 | . 088 | . 045 | . 090 |
| B1 | . 022 | . 028 | . 022 | . 028 | . 022 | . 028 | . 017 | . 023 |
| B2 | . 072 REF |  | . 072 REF |  | . 072 REF |  | . 072 REF |  |
| B3 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 |
| D/E | . 342 | . 358 | . 442 | . 460 | . 640 | . 660 | . 554 | . 572 |
| D1/E1 | . 200 BSC |  | . 300 BSC |  | . 500 BSC |  | . 440 BSC |  |
| D2/E2 | . 100 BSC |  | . 150 BSC |  | . 250 BSC |  | . 220 BSC |  |
| D3/E3 | - | . 358 | - | . 460 | - | . 560 | . 500 | . 535 |
| e | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 040 BSC |  |
| e1 | . 015 | - | . 015 | - | . 015 | - | . 015 | - |
| h | . 040 REF |  | . 040 REF |  | . 040 REF |  | . 012 RADIUS |  |
| $J$ | . 020 REF |  | . 020 REF |  | . 020 REF |  | . 020 REF |  |
| L | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 033 | . 047 |
| L1 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 033 | . 047 |
| L2 | . 077 | . 093 | . 077 | . 093 | . 077 | . 093 | . 077 | . 093 |
| L3 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 |
| ND/NE | 5 |  | 7 |  | 11 |  | 12 |  |

## LEADLESS CHIP CARRIERS (Continued)

52-68 LEAD LCC (SQUARE)

| DWG \# | L52-1 |  | L52-2 |  | L68-2 |  | L68-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 52 |  | 52 |  | 68 |  | 68 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 061 | . 087 | . 082 | . 120 | . 082 | . 120 | . 065 | . 120 |
| A1 | . 051 | . 077 | . 072 | . 088 | . 072 | . 088 | . 055 | . 075 |
| B1 | . 022 | . 028 | . 022 | . 028 | . 022 | . 028 | . 008 | . 014 |
| B2 | . 072 REF |  | . 072 REF |  | . 072 REF |  | . 072 REF |  |
| B3 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 |
| D/E | . 739 | . 761 | . 739 | . 761 | . 938 | . 962 | . 554 | . 566 |
| D1/E1 | . 600 BSC |  | . 600 BSC |  | . 800 BSC |  | . 400 BSC |  |
| D2/E2 | . 300 BSC |  | . 300 BSC |  | . 400 BSC |  | . 200 BSC |  |
| D3/E3 | - | . 661 | - | . 661 | - | . 862 | - | . 535 |
| e | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 025 BSC |  |
| e1 | . 015 | - | . 015 | - | . 015 | - | . 015 | - |
| h | . 040 REF |  | . 040 REF |  | . 040 REF |  | . 040 REF |  |
| $J$ | . 020 REF |  | . 020 REF |  | . 020 REF |  | . 020 REF |  |
| L | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 |
| L1 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 |
| L2 | . 077 | . 093 | . 075 | . 093 | . 077 | . 093 | . 077 | . 093 |
| L3 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 |
| ND/NE | 13 |  | 13 |  | 17 |  | 17 |  |

LEADLESS CHIP CARRIERS (Continued)


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERW
3. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

20-32 LEAD LCC (RECTANGULAR)


| DWG \# | L20-1 |  | L22-1 |  | L24-1 |  | L28-2 |  | L32-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H OF LDS (N) | 20 |  | 22 |  | 24 |  | 28 |  | 32 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 060 | . 075 | . 064 | . 100 | . 064 | . 120 | . 060 | . 120 | . 060 | . 120 |
| A1 | . 050 | . 065 | . 054 | . 063 | . 054 | . 066 | . 050 | . 088 | . 050 | . 088 |
| B1 | . 022 | . 028 | . 022 | . 028 | . 022 | . 028 | . 022 | . 028 | . 022 | . 028 |
| B2 | . 072 REF |  | . 072 REF |  | . 072 REF |  | . 072 REF |  | . 072 REF |  |
| B3 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 |
| D | . 284 | . 296 | . 284 | . 296 | . 292 | . 308 | . 342 | . 358 | . 442 | . 458 |
| D1 | .150 BSC |  | . 150 BSC |  | . 200 BSC |  | . 200 BSC |  | . 300 BSC |  |
| D2 | . 075 BSC |  | . 075 BSC |  | . 100 BSC |  | . 100 BSC |  | . 150 BSC |  |
| D3 | - | . 280 | - | . 280 | - | . 308 | - | . 358 | - | . 458 |
| E | . 420 | . 435 | . 480 | . 496 | . 392 | . 408 | . 540 | . 560 | . 540 | . 560 |
| E1 | . 250 BSC |  | . 300 BSC |  | . 300 BSC |  | . 400 BSC |  | . 400 BSC |  |
| E2 | . 125 BSC |  | . 150 BSC |  | . 150 BSC |  | . 200 BSC |  | . 200 BSC |  |
| E3 | - | . 410 | - | . 480 | - | . 408 | - | . 558 | - | . 558 |
| e | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  |
| e1 | . 015 | - | . 015 | - | . 015 | - | . 015 | - | . 015 | - |
| h | . 040 REF |  | . 012 RADIUS |  | . 025 REF |  | . 040 REF |  | . 040 REF |  |
| $J$ | . 020 REF |  | . 012 RADIUS |  | . 015 REF |  | . 020 REF |  | . 020 REF |  |
| L | . 045 | . 055 | . 039 | . 051 | . 040 | . 050 | . 045 | . 055 | . 045 | . 055 |
| L1 | . 045 | . 055 | . 039 | . 051 | . 040 | . 050 | . 045 | . 055 | . 045 | . 055 |
| L2 | . 080 | . 095 | . 083 | . 097 | . 077 | . 093 | . 077 | . 093 | . 077 | . 093 |
| L3 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 |
| ND | 4 |  | 4 |  | 5 |  | 5 |  | 7 |  |
| NE | 6 |  | 7 |  | 7 |  | 9 |  | 9 |  |

## PIN GRID ARRAYS

68 PIN PGA (CAVITY UP)


| DWG \# | G68-1 |  |
| :---: | :---: | :---: |
| \# OF PINS (N) | 68 |  |
| SYMBOL | MIN | MAX |
| A | .070 | .145 |
| ФB | .016 | .020 |
| ФB1 | - | .080 |
| ФB2 | .040 | .060 |
| D/E | 1.140 | 1.180 |
| D1/E1 | 1.000 BSC |  |
| C | .100 BSC |  |
| L | .120 | .140 |
| M | 11 |  |
| Q | .040 | .060 |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL " $N$ " REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.

## PIN GRID ARRAYS (Continued)

84 PIN PGA (CAVITY UP - $12 \times 12$ GRID)


| DWG \# |  | G84-1 |  |
| :---: | :---: | :---: | :---: |
| \# OF PINS (N) | 84 |  |  |
| SYMBOL | MIN | MAX |  |
| A | .077 | .145 |  |
| QB | .016 | .020 |  |
| QB1 | .040 | .080 |  |
| बB2 | .040 | .060 |  |
| D/E | 1.180 | 1.235 |  |
| D1/E1 | 1.100 |  |  |
| BSC |  |  |  |
| E | .100 BSC |  |  |
| L | .120 | .140 |  |
| M | 12 |  |  |
| Q | .040 | .060 |  |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SMMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL " $N$ " REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.

## PIN GRID ARRAYS (Continued)

84 PIN PGA (CAVITY UP - 11 X 11 GRID)


| DWG \# |  | G84-3 |  |
| :---: | :---: | :---: | :---: |
| \# OF PINS (N) | 84 |  |  |
| SYMBOL | MIN | MAX |  |
| A | .070 | .145 |  |
| QB | .016 | .020 |  |
| $\phi$ B1 | - | .080 |  |
| $\phi B 2$ | .040 | .060 |  |
| D/E | 1.080 | 1.120 |  |
| D1/E1 | 1.000 BSC |  |  |
| $e$ | .100 BSC |  |  |
| L | .120 | .140 |  |
| $M$ | 11 |  |  |
| $Q$ | .040 | .060 |  |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.

## PIN GRID ARRAYS (Continued)

108 PIN PGA (CAVITY UP)


| DWG \#, | G108-1 |  |
| :---: | :---: | :---: |
| \# OF PINS (N) | 108 |  |
| SYMBOL | MIN | MAX |
| A | . 070 | . 145 |
| ¢ B | . 016 | . 020 |
| ¢B1 | - | . 080 |
| ¢ B2 | . 040 | . 060 |
| D/E | 1.188 | 1.212 |
| D1/E1 | 1.100 BSC |  |
| e | . 100 BSC |  |
| L | . 120 | . 140 |
| M | 12 |  |
| Q | . 040 | . 060 |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.

## PIN GRID ARRAYS (Continued)

## 144 PIN PGA (CAVITY UP)



| DWG \# | G144-2 |  |
| :---: | :---: | :---: |
| $\#$ OF PINS (N) | 145 |  |
| SYMBOL | MIN | MAX |
| A | .082 | .125 |
| कB | .016 | .020 |
| ¢B1 | .060 | .080 |
| कB2 | .040 | .060 |
| D/E | 1.559 | 1.590 |
| D1/E1 | 1.400 BSC |  |
| $e$ | .100 |  |
| BSC |  |  |
| L | .120 | .140 |
| M | 15 |  |
| $Q$ | .040 | .060 |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.
6. EXTRA PIN (D-4) ELECTRICALLY CONNECTED TO D-3.

## PIN GRID ARRAYS (Continued)

## 208 PIN PGA (CAVITY UP)



| DWG \# | G208-1 |  |
| :---: | :---: | :---: |
| \# OF PINS (N) | 208 |  |
| SYMBOL | MIN | MAX |
| A | .070 | .145 |
| 申B | .016 | .020 |
| कB1 | - | .080 |
| $\phi$ B2 | .040 | .060 |
| D/E | 1.732 | 1.780 |
| D1/E1 | 1.600 BSC |  |
| Q | .100 BSC |  |
| L | .125 | .140 |
| M | 17 |  |
| $Q$ | .040 | .060 |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL " $N$ " REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.

## PIN GRID ARRAYS (Continued)

68 PIN PGA (CAVITY DOWN)


| DWG \# |  | GU68-2 |  |
| :---: | :---: | :---: | :---: |
| \# OF PINS (N) | 68 |  |  |
| SYMBOL | MIN | MAX |  |
| A | .077 | .095 |  |
| ¢B | .016 | .020 |  |
| ¢B1 | .060 | .080 |  |
| $\phi$ B2 | .040 | .060 |  |
| D/E | 1.098 | 1.122 |  |
| D1/E1 | 1.000 BSC |  |  |
| e | .100 BSC |  |  |
| L | .120 | .140 |  |
| M | 11 |  |  |
| Q1 | .025 | .060 |  |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL " $M$ " REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.

## PIN GRID ARRAYS (Continued)

84 PIN PGA (CAVITY DOWN)


| DWG \# | G84-2 |  |
| :---: | :---: | :---: |
| $\#$ OF PINS N) | 84 |  |
| SYMBOL | MIN | MAX |
| A | .077 | .145 |
| ¢B | .016 | .020 |
| ¢B1 | .060 | .080 |
| 申B2 | .040 | .060 |
| D/E | 1.180 | 1.235 |
| D1/E1 | 1.100 | BSC |
| e | .100 |  |
| BSC |  |  |
| L | .100 | .120 |
| Q1 | 12 |  |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.

## PIN GRID ARRAYS (Continued)

84 PIN PGA (CAVITY DOWN - MIPS)


| DWG \# |  | G84-4 |  |
| :---: | :---: | :---: | :---: |
| \# OF PINS (N) | 84 |  |  |
| SYMBOL | MIN | MAX |  |
| A | .077 | .145 |  |
| ФB | .016 | .020 |  |
| QB1 | .060 | .080 |  |
| ФB2 | .040 | .060 |  |
| D/E | 1.180 | 1.235 |  |
| D1/E1 | 1.100 |  |  |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.
6. CROSS HATCHED AREA INDICATES INTEGRALL METALLIC HEAT SINK.

## PIN GRID ARRAYS (Continued)

144 PIN PGA (CAVITY DOHN)


| DWG \# | G144-1 |  |
| :---: | :---: | :---: |
| \# OF PINS (N) | 144 |  |
| SYMBOL | MIN | MAX |
| A | .082 | .100 |
| $\phi B$ | .016 | .020 |
| $\phi B 1$ | .060 | .080 |
| $\phi$ B2 | .040 | .060 |
| D/E | 1.559 | 1.590 |
| D1/E1 | 1.400 | BSC |
| $e$ | .100 |  |
| BSC |  |  |
| L | .120 | .140 |
| M | 15 |  |
| Q1 | .025 | .060 |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL " $M$ " REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.

## PLASTIC DUAL IN-LINE PACKAGES

16-32 LEAD PLASTIC DIP (300 MIL)


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. D \& E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

| DWG \# | P16-1 |  | P22-1 |  | P28-2 |  | P32-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 16 |  | 22 |  | 28 |  | 32 |  |
| SYMBOLS | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 140 | . 165 | . 145 | . 165 | . 145 | . 180 | . 145 | . 180 |
| A1 | . 015 | . 035 | . 015 | . 035 | . 015 | . 030 | . 015 | . 030 |
| b | . 015 | . 022 | . 015 | . 022 | . 015 | . 022 | . 016 | . 022 |
| b1 | . 050 | . 070 | . 050 | . 065 | . 045 | . 065 | . 045 | . 060 |
| C | . 008 | . 012 | . 008 | . 012 | . 008 | . 015 | . 008 | . 015 |
| D | . 745 | . 760 | 1.050 | 1.060 | 1.345 | 1.375 | 1.545 | 1.585 |
| E | . 300 | . 325 | . 300 | . 320 | . 300 | . 325 | . 300 | . 325 |
| E1 | . 247 | . 260 | . 240 | . 270 | . 270 | . 295 | . 275 | . 295 |
| e | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 |
| eA | . 310 | . 370 | . 310 | . 370 | . 310 | . 400 | . 310 | . 400 |
| L | . 120 | . 150 | . 120 | . 150 | . 120 | . 150 | . 120 | . 150 |
| $\alpha$ | $0^{\circ}$ | $15^{\circ}$ | $0 \times$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0{ }^{\circ}$ | $15^{\circ}$ |
| S | . 015 | . 035 | . 020 | . 040 | . 020 | 042 | . 020 | . 060 |
| Q1 | . 050 | . 070 | . 055 | . 075 | . 055 | . 065 | . 055 | . 065 |

PLASTIC DUAL IN-LINE PACKAGES (Continued)


## NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. $D \& E 1$ DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
18-24 LEAD PLASTIC DIP (300 MIL - FULL LEAD)

| DWG \# | P18-1 |  | P20-1 |  | P24-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 18 |  | 20 |  | 24 |  |
| SYMBOLS | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .140 | .165 | .145 | .165 | .145 | .165 |
| A1 | .015 | .035 | .015 | .035 | .015 | .035 |
| b | .015 | .020 | .015 | .020 | .015 | .020 |
| b1 | .050 | .070 | .050 | .070 | .050 | .065 |
| C | .008 | .012 | .008 | .012 | .008 | .012 |
| D | .885 | .910 | 1.022 | 1.040 | 1.240 | 1.255 |
| E | .300 | .325 | .300 | .325 | .300 | .320 |
| E | .247 | .260 | .240 | .280 | .250 | .275 |
| e | .090 | .110 | .090 | .110 | .090 | .110 |
| A A | .310 | .370 | .310 | .370 | .310 | .370 |
| L | .120 | .150 | .120 | .150 | .120 | .150 |
| $\alpha$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |
| S | .040 | .060 | .025 | .070 | .055 | .075 |
| O1 | .050 | .070 | 055 | 075 | .055 | .070 |

PLASTIC DUAL IN-LINE PACKAGES (Continued)

24-48 LEAD PLASTIC DIP (600 MIL)

| DWG + | P24-2 |  | P28-1 |  | P32-1 |  | P40-1 |  | P48-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LEADS (N) | 24 |  | 28 |  | 32 |  | 40 |  | 48 |  |
| SYMBOLS | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | 160 | . 185 | 160 | . 185 | 170 | . 190 | 160 | . 185 | . 170 | 200 |
| A1 | . 015 | . 035 | . 015 | . 035 | . 015 | . 050 | . 015 | . 035 | . 015 | . 035 |
| b | . 015 | . 020 | . 015 | . 020 | . 016 | . 020 | . 015 | . 020 | . 015 | . 020 |
| b1 | . 050 | . 065 | . 050 | . 065 | . 045 | . 055 | . 050 | . 065 | . 050 | . 065 |
| C | . 008 | . 012 | . 008 | . 012 | 008 | 012 | . 008 | 012 | . 008 | 012 |
| D | 1.240 | 1.260 | 1.420 | 1.460 | 1.645 | 1.655 | 2.050 | 2.070 | 2.420 | 2.450 |
| E | . 600 | . 620 | . 600 | . 620 | . 600 | . 625 | . 600 | . 620 | 600 | 620 |
| E1 | . 530 | . 550 | . 530 | . 550 | . 530 | . 550 | . 530 | . 550 | . 530 | . 560 |
| e | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 | . 090 | . 110 |
| eA | . 610 | . 670 | . 610 | . 670 | . 610 | . 670 | . 610 | . 670 | 610 | . 670 |
| L | . 120 | . 150 | . 120 | . 150 | . 125 | . 135 | . 120 | . 150 | . 120 | . 150 |
| $\alpha$ | $0^{\circ}$ | $15^{\circ}$ | 0 | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |
| S | . 060 | . 080 | . 055 | . 080 | . 070 | . 080 | . 070 | . 085 | . 060 | . 075 |
| 01 | . 060 | 080 | 060 | 080 | . 065 | 075 | . 060 | 080 | 060 | 080 |

## 64 LEAD PLASTIC DIP (900 MIL)

| DWG \# | P64-1 |  |
| :---: | :---: | :---: |
| \# OF LEADS (N) | 64 |  |
| SYMBOLS | MIN | MAX |
| $A$ | .180 | .230 |
| A1 | .015 | .040 |
| $b$ | .015 | .020 |
| b1 | .050 | .065 |
| C | .008 | .012 |
| D | 3.200 | 3.220 |
| E | .900 | .925 |
| E1 | .790 | .810 |
| eA | .090 | .110 |
| L | .120 | 1.000 |
| $\alpha$ | 0 | .150 |
| S | .045 | $15^{\circ}$ |
| $Q 1$ | .080 | .065 |

SMALL OUTLINE IC


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, ULESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. $D$ \& E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF PKG.
4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.


16-24 LEAD SMALL OUTLINE (GULL WING)

| DWG \# | S016-1 |  | S018-1 |  | SO20-2 |  | SO24-2 |  | SO24-3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 16 (.300) |  | 18 (.300) |  | 20 (.300") |  | 24 (.300") |  | 24 (.300") |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 095 | . 1043 | . 095 | . 1043 | . 095 | . 1043 | . 095 | . 1043 | . 110 | . 120 |
| A1 | . 005 | . 0118 | . 005 | . 0118 | . 005 | . 0118 | . 005 | . 0118 | . 005 | . 0118 |
| B | . 014 | . 020 | . 014 | . 020 | . 014 | . 020 | . 014 | . 020 | . 014 | . 020 |
| C | . 0091 | . 0125 | . 0091 | . 0125 | . 0091 | 0125 | . 0091 | . 0125 | . 007 | . 011 |
| D | . 403 | . 413 | . 447 | . 462 | . 497 | . 511 | . 600 | . 614 | . 620 | . 630 |
| e | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  |
| E | . 292 | . 2992 | . 292 | . 2992 | . 292 | . 2992 | . 292 | . 2992 | . 295 | . 305 |
| h | . 010 | . 020 | . 010 | . 020 | . 010 | . 020 | . 010 | . 020 | . 012 | . 020 |
| H | . 400 | . 419 | . 400 | . 419 | . 400 | . 419 | . 400 | . 419 | . 406 | . 419 |
| L | . 018 | . 045 | . 018 | . 045 | . 018 | . 045 | . 018 | . 045 | . 028 | . 045 |
| $\alpha$ | $0 \cdot$ | $8 \cdot$ | $0 \cdot$ | $8 \cdot$ | $0 \cdot$ | $8{ }^{\circ}$ | $0 \cdot$ | $8{ }^{\circ}$ | $0 \cdot$ | $8 \cdot$ |
| S | . 023 | . 035 | . 023 | . 035 | . 023 | . 035 | . 023 | . 035 | . 032 | . 043 |

## SMALL OUTLINE IC (Continued)



NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. D \& E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF THE PKG.
4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.


28 LEAD SMALL OUTLINE (GULL WING)

| DWG \# | SO28-2 |  | SO28-3 |  |
| :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | $28\left(.300^{n}\right)$ |  | $28\left(.330^{n}\right)$ |  |
| SYMBOL | MIN | MAX | MIN | MAX |
| A | .095 | .1043 | .110 | .120 |
| A1 | .005 | .0118 | .005 | .014 |
| B | .014 | .020 | .014 | .019 |
| C | .0091 | .0125 | .006 | .010 |
| D | .700 | .712 | .718 | .728 |
| e | .050 | BSC | .050 | BSC |
| E | .292 | .2992 | .340 | .350 |
| h | .010 | .020 | .012 | .020 |
| H | .400 | .419 | .462 | .478 |
| L | .018 | .045 | .028 | .045 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |
| S | .023 | .035 | .023 | .035 |

## SMALL OUTLINE IC (Continued)

## 16-24 LEAD SMALL OUTLINE (EIAJ - . 0315 PITCH)

| DWG \# | SO16-5 |  | SO20-5 |  | SO24-5 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 16 |  | 20 |  | 24 |  |  |  |  |
| SYMBOLS | MIN |  | MAX | MIN |  | MAX | MIN |  | MAX |
| A | .057 | .071 | .069 | .083 | .069 | .083 |  |  |  |
| A1 | .002 TYP |  | .002 | TYP | .002 TYP |  |  |  |  |
| B | .012 | .020 | .012 | .020 | .012 | .020 |  |  |  |
| C | .006 | .010 | .006 | .010 | .006 | .010 |  |  |  |
| D | .248 | .271 | .331 | .354 | .382 | .405 |  |  |  |
| E | .165 | .180 | .205 | .220 | .205 | .220 |  |  |  |
| E | .0315 | BSC | .0315 | BSC | .0315 BSC |  |  |  |  |
| H | .232 | .256 | .295 | .319 | .295 | .319 |  |  |  |
| L | .010 | - | .010 | - | .010 | - |  |  |  |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |  |  |  |

16-28 LEAD SMALL OUTLINE (EIAJ - . 050 PITCH)

| DWG \# | SO16-6 |  | SO18-6 |  | SO20-6 |  | SO24-6 |  | SO28-6 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 16 |  | 18 |  | 20 |  | 24 |  | 28 |  |  |
| SYMBOLS | MIN | MAX | MIN |  | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .057 | .071 | .069 | .083 | .069 | .083 | .069 | .083 | .083 | .098 |  |
| A1 | .002 | TYP | 002 |  | TYP | .002 | TYP | $.002 ~ T Y P ~$ | $.002 ~ T Y P ~$ |  |  |
| B | .012 | .020 | .012 | .020 | .012 | .020 | .012 | .020 | .012 | .020 |  |
| C | .006 | .010 | .006 | .010 | .006 | .010 | .006 | .010 | .006 | .010 |  |
| D | .382 | .406 | .437 | .453 | .480 | .504 | .580 | .603 | .720 | .740 |  |
| E | .165 | .180 | .205 | .220 | .205 | .220 | .205 | .220 | .290 | .300 |  |
| e | .050 | BSC | .050 | BSC | .050 | BSC | .050 | BSC | .050 | BSC |  |
| H | .232 | .256 | .295 | .319 | .295 | .319 | .295 | .319 | .378 | .402 |  |
| L | .010 | - | .010 | - | .010 | - | .010 | - | .010 | - |  |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |  |

## SMALL OUTLINE IC (Continued)



16-24 LEAD SMALL OUTLINE (J-BEND)

| DWG F | SO16-2 |  | SO20-1 |  | SO24-4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 16 LD $\left(.300^{*}\right)$ | 20 LD $\left(.300^{*}\right)$ |  | 24 LD (.300 $)$ |  |  |
| SYMBOLS | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .120 | .140 | .120 | .140 | .130 | .148 |
| A1 | .078 | .095 | .078 | .095 | .082 | .095 |
| B | .020 | .024 | .020 | .024 | .026 | .032 |
| B1 | .014 | .020 | .014 | .020 | .015 | .020 |
| C | .008 | .013 | .008 | .013 | .007 | .011 |
| D1 | .400 | .412 | .500 | .512 | .620 | .630 |
| E | .335 | .347 | .335 | .347 | .335 | .345 |
| E1 | .292 | .300 | .292 | .300 | .295 | .305 |
| E2 | .262 | .272 | .262 | .272 | .260 | .280 |
| e | .050 | BSC | .050 | BSC | .050 | BSC |
| h | .010 | .020 | .010 | .020 | .010 | .020 |
| S | .023 | .035 | .023 | .035 | .032 | .043 |



28-32 LEAD SMALL OUTLINE (J-BEND)

| DWG \# |  | SO28-5 |  | SO28-4 |  | SO32-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 28 LD (.300") |  | 28 LD (.350) |  | 32 LD (.300") |  |  |
| SMMBOLS | MIN | MAX | MIN | MAX | MIN | MAX |  |
| A | .120 | .140 | .130 | .148 | .130 | .148 |  |
| A1 | .078 | .095 | .082 | .095 | .082 | .095 |  |
| B | .020 | .024 | .026 | .032 | .026 | .032 |  |
| B1 | .014 | .020 | .016 | .020 | .016 | .020 |  |
| C | .008 | .013 | .007 | .011 | .008 | .013 |  |
| D1 | .700 | .712 | .720 | .730 | .820 | .830 |  |
| E | .335 | .347 | .380 | .390 | .330 | .340 |  |
| E1 | .292 | .300 | .345 | .355 | .295 | .305 |  |
| E2 | .262 | .272 | .310 | .330 | .260 | .275 |  |
| e | .050 | BSC | .050 | BSC | .050 | BSC |  |
| h | .012 | .020 | .012 | .020 | .012 | .020 |  |
| S | .023 | .035 | .023 | .035 | .032 | .043 |  |

## SMALL OUTLINE IC (Continued)

48 \& 56 LEAD SMALL OUTLINE (SSOP - GULL WING)


| DWG \# | SO48-1 |  | SO56-1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | $48\left(.300^{n}\right)$ |  | $56\left(.300^{n}\right)$ |  |  |  |
| SYMBOL | MIN | MAX | MIN | MAX |  |  |
| A | .095 | .110 | .095 | .110 |  |  |
| A1 | .008 | .016 | .008 | .016 |  |  |
| b | .008 | .012 | .008 | .012 |  |  |
| C | .005 | .009 | .005 | .009 |  |  |
| D | .620 | .630 | .720 | .730 |  |  |
| E | .291 | .299 | .291 | .299 |  |  |
| e | .025 |  | BSC | .025 |  | BSC |
| H | .395 | .420 | .395 | .420 |  |  |
| h | .015 | .025 | .015 | .025 |  |  |
| L | .020 | .040 | .020 | .040 |  |  |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | 0 | $0^{\circ}$ |  |  |

## PLASTIC QUAD FLATPACKS

## 100-132 LEAD PLASTIC QUAD FLATPACK (JEDEC)




| DWG \# | PO100-1 |  | PO132-1 |  |
| :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 100 |  | 132 |  |
| SYMBOLS | MIN | MAX | MIN | MAX |
| A | .160 | .180 | .160 | .180 |
| A1 | .020 | .040 | .020 | .040 |
| B | .008 | .016 | .008 | .016 |
| b1 | .008 | .012 | .008 | .012 |
| C | .0055 | .008 | .0055 | .008 |
| D | .875 | .885 | 1.075 | 1.085 |
| D1 | .747 | .753 | .947 | .953 |
| D2 | .897 | .903 | 1.097 | 1.103 |
| D3 | .600 | REF | .800 | REF |
| e | .025 | BSC | .025 | BSC |
| E | .875 | .885 | 1.075 | 1.085 |
| E1 | .747 | .753 | .947 | .953 |
| E2 | .897 | .903 | 1.097 | 1.103 |
| E3 | .600 | REF | .800 | REF |
| L | .020 | .030 | .020 | .030 |
| $\alpha$ | $0^{\circ}$ |  | $88^{\circ}$ | 0 |
| ND/NE | $25 / 25$ |  | $33 / 33$ |  |

PLASTIC QUAD FLATPACKS (Continued)

## 80-128 LEAD PLASTIC QUAD FLATPACK (EIAJ)



NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. D1 \& E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS . 010 PER SIDE.
4. ND \& NE REPRESENT NUMBERS OF LEADS IN D \& E DIRECTIONS RESPECTIVELY.

| DWG \# | PQ80-2 |  | PQ100-2 |  | PQ120-2 |  | PQ128-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 80 |  | 100 |  | 120 |  | 128 |  |
| SYMBOLS | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 110 | . 124 | . 110 | . 124 | . 136 | . 156 | . 136 | . 156 |
| A1 | . 010 | - | . 010 | - | . 010 | - | . 010 | - |
| A2 | . 100 | . 120 | . 100 | . 120 | . 125 | . 144 | . 125 | . 144 |
| C | . 005 | . 008 | . 005 | . 008 | 005 | . 008 | . 005 | . 008 |
| D | . 909 | . 917 | . 909 | . 917 | 1.224 | 1.232 | 1.224 | 1.232 |
| D1 | 783 | 791 | . 783 | 791 | 1.098 | 1.106 | 1.098 | 1.106 |
| D3 | . 724 REF |  | 742 REF |  | . 913 REF |  | . 976 REF |  |
| E | . 673 | . 681 | . 673 | . 681 | 1.224 | 1.232 | 1.224 | 1.232 |
| E1 | . 547 | . 555 | . 547 | . 555 | 1.098 | 1.106 | 1.098 | 1.106 |
| E3 | 472 REF |  | 486 REF |  | . 913 REF |  | . 976 REF |  |
| L | . 026 | . 037 | . 026 | . 037 | . 026 | . 037 | . 026 | . 037 |
| ND/NE | 16/24 |  | 20/30 |  | 30/30 |  | 32/32 |  |
| P | . 0315 BSC |  | . 026 BSC |  | . 026 BSC |  | . 0315 BSC |  |
| W | . 010 | . 018 | . 012 | 018 | . 012 | . 018 | . 012 | . 018 |
| ZD | . 032 |  | . 023 |  | . 094 |  | . 063 |  |
| ZE | 039 |  | . 032 |  | . 094 |  | . 063 |  |

PLASTIC QUAD FLATPACKS (Continued)
144-208 LEAD PLASTIC QUAD FLATPACK (EIAJ)

| DWG \# | PQ144-2 |  | PQ160-2 |  | PQ184-2 |  | PQ208-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 144 |  | 160 |  | 184 |  | 208 |  |
| SYMBOLS | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 136 | . 156 | . 136 | . 156 | . 136 | . 156 | . 136 | . 156 |
| A1 | . 010 | - | . 010 | - | . 010 | - | . 010 | - |
| A2 | . 125 | . 144 | . 125 | . 144 | . 125 | . 144 | . 125 | . 144 |
| C | . 005 | . 008 | . 005 | . 008 | . 005 | . 008 | . 005 | . 008 |
| D | 1.224 | 1.232 | 1.224 | 1.232 | 1.224 | 1.232 | 1.224 | 1.232 |
| D1 | 1.098 | 1.106 | 1.098 | 1.106 | 1.098 | 1.106 | 1.098 | 1.106 |
| D3 | . 896 RF |  | . 998 REF |  | . 886 REF |  | 1.004 REF |  |
| E | 1.224 | 1.232 | 1.224 | 1.232 | 1.224 | 1.232 | 1.224 | 1.232 |
| E1 | 1.098 | 1.106 | 1.098 | 1.106 | 1.098 | 1.106 | 1.098 | 1.106 |
| E3 | . 896 REF |  | . 998 REF |  | . 886 REF |  | 1.004 REF |  |
| L | . 026 | . 037 | . 026 | . 037 | . 026 | . 037 | . 026 | . 037 |
| ND/NE | 36/36 |  | 40/40 |  | 46/46 |  | 52/52 |  |
| P | . 026 BSC |  | . 026 BSC |  | . 020 BSC |  | . 020 BSC |  |
| W | . 009 | . 014 | . 009 | . 014 | . 009 | . 014 | . 009 | . 014 |
| ZD | . 103 |  | . 052 |  | . 108 |  | . 049 |  |
| ZE | . 103 |  | . 052 |  | . 108 |  | . 049 |  |

## PLASTIC LEADED CHIP CARRIERS

## 20-84 LEAD PLCC (SQUARE)



NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWSE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS
3. D \& E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.
5. ND \& NE REPRESENT NUMBER OF LEADS IN D \& E DIRECTIONS RESPECTIVELY.
6. D1 \& E1 SHOULD BE MEASURED FROM THE BOTTOM OF THE PKG.

| DWG \# | J20-1 |  | J28-1 |  | J44-1 |  | J52-1 |  | J68-1 |  | J84-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS | 20 |  | 28 |  | 44 |  | 52 |  | 68 |  | 84 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 165 | . 180 | . 165 | . 180 | . 165 | . 180 | . 165 | . 180 | . 165 | . 180 | . 165 | . 180 |
| A1 | . 095 | . 115 | . 095 | . 115 | . 095 | . 115 | . 095 | . 115 | . 095 | . 115 | . 095 | . 115 |
| B | . 026 | . 032 | . 026 | . 032 | . 026 | . 032 | . 026 | . 032 | . 026 | . 032 | . 026 | . 032 |
| b1 | . 013 | . 021 | . 013 | . 021 | . 013 | . 021 | . 013 | . 021 | . 013 | . 021 | . 013 | . 021 |
| C | . 020 | . 040 | . 020 | . 040 | . 020 | . 040 | . 020 | . 040 | 020 | . 040 | . 020 | . 040 |
| C1 | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 |
| D | . 385 | . 395 | . 485 | . 495 | . 685 | . 695 | . 785 | . 795 | . 985 | . 995 | 1.185 | 1.195 |
| D1 | . 350 | . 356 | . 450 | . 456 | . 650 | . 656 | . 750 | . 756 | . 950 | . 956 | 1.150 | 1.156 |
| D2/E2 | . 290 | . 330 | . 390 | . 430 | . 590 | . 630 | . 690 | . 730 | . 890 | . 930 | 1.090 | 1.130 |
| D3/E3 | . 200 | REF | . 300 | REF | . 500 | REF | . 600 | REF | . 800 | REF | 1.000 | REF |
| E | . 385 | . 395 | . 485 | . 495 | . 685 | . 695 | . 785 | . 795 | . 985 | . 995 | 1.185 | 1.195 |
| E1 | . 350 | . 356 | . 450 | . 456 | . 650 | . 656 | . 750 | . 756 | . 950 | . 956 | 1.150 | 1.156 |
| e | . 050 | BSC | . 050 | BSC | . 050 | BSC | . 050 | BSC | . 050 | BSC | . 050 | BSC |
| ND/NE |  | 5 |  | 7 | 1 | 1 |  | 3 |  | 17 |  | 21 |

## PLASTIC LEADED CHIP CARRIERS (Continued)

## 18-32 LEAD PLCC (RECTANGULAR)



| DWG \# | J18-1 |  | J32-1 |  |
| :---: | :---: | :---: | :---: | :---: |
| \# OF LDS | 18 |  | 32 |  |
| SYMBOL | MIN | MAX | MIN | MAX |
| A | .120 | .140 | .120 | .140 |
| A1 | .075 | .095 | .075 | .095 |
| B | .026 | .032 | .026 | .032 |
| b1 | .013 | .021 | .013 | .021 |
| C | .015 | .040 | .015 | .040 |
| C1 | .008 | .012 | .008 | .012 |
| D | .320 | .335 | .485 | .495 |
| D1 | .289 | .293 | .449 | .453 |
| D2 | .225 | .265 | .390 | .430 |
| D3 | .150 | REF | .300 | REF |
| E | .520 | .535 | .585 | .595 |
| E1 | .489 | .493 | .549 | .553 |
| E2 | .422 | .465 | .490 | .530 |
| E3 | .200 | REF | .400 | REF |
| e | .050 | BSC | .050 | BSC |
| ND/NE | 4 |  | $/ 5$ | 7 |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. $D$ \& $E$ DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
4. FORMED LEADS SHALL BE PLANAR WTH RESPECT TO ONE ANOTHER WITHIN .004" at THE SEATING PLANE.
5. ND \& NE REPRESENT NUMBERS OF LEADS $\mathbb{N}$ D \& E DIRECTIONS RESPECTIVELY.
6. D1 \& E1 SHOULD BE MEASURED MEASURED FROM THE BOTTOM OF THE PACKAGE.

## PLASTIC PIN GRID ARRAYS

## 68-208 PIN PGA (CAVITY UP)



NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC PIN SPACING BETWEEN CENTERS.
3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL " $N$ " REPRESENTS THE NUMBER OF PINS.
5. DIM. "A" INCLUDES BOTH THE PKG BODY \& THE LID. IT DOES NOT INCLUDE HEATSINK OR OTHER ATTACHED FEATURES.
6. PIN DIAMETER "C" EXCLUDES SOLDER DIP OR OTHER LEAD FINISH.
7. PIN TIPS MAY HAVE RADIUS OR CHAMFER.

| DWG No. | PG | 8-2 |  | 4-2 | PG | 8-2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF PINS (N) | 68 | IN |  | IN | 208 | PIN |
| SYMBOLS | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 115 | . 160 | . 115 | . 160 | . 115 | . 160 |
| C | . 016 | . 020 | . 016 | . 020 | . 016 | . 020 |
| D | 1.140 1.000 BSC |  | 1.140 | 1.180 | 1.740 1.780 |  |
| D1 | 1.000 BSC |  | 1.000 BSC |  | 1.600 BSC |  |
| E | 1.140 | 1.180 | 1.140 | 1.180 | 1.740 | 1.780 |
| E1 | 1.000 BSC |  | 1.000 BSC |  | 1.600 BSC |  |
| e | . 100 BSC |  | . 100 BSC |  | . 100 BSC |  |
| L | . 100 | . 160 | . 100 | . 160 | . 100 | . 160 |
| M | 11 |  | 11 |  | 17 |  |
| Q | . 040 | . 070 | . 040 | . 070 | . 040 | . 070 |

## CEHEAAL MHEONMATOA

## VELHMOLOOT AHD GABABNATES



BACKAGE DIACPAM OUTLNES

## COMPLEX LOGIC PRODUCTS

STANDARD LOGIOPRODUC

APPMOMTION AND TEOHNIOA NOTES

## COMPLEX LOGIC PRODUCTS

The need for high performance building blocks of ever increasing complexity is the basis for many of today's innovative design solutions. IDT's Complex Logic product line addresses this need by combining IDT's sub-micron CEMOS process with highly sophisticated design tools to produce VLSI building blocks that satisfy the most demanding system requirements. IDT's Complex Logic products are divided into four functional areas:

Error Detection and Correction<br>Graphics<br>Read-Write Buffers<br>DSP and Microslice

## Error Detection and Correction (EDC)

Today's high performance systems are becoming increasingly DRAM intensive. IDT has developed a range of high performance CEMOS EDC devices that eliminate the performance penalties once associated with these circuits while assuring the designer of the continuous, error free operation necessary in such systems. IDT's family of EDC products offers the designer a choice of 16,32 , or 64 bit devices with either single bus or flow through operation. These devices are capable of detecting and correcting errors in as little as 20 ns.

## Graphics

The demand for performance intensive graphics in applications like 3D modelling, high performance workstations, XWindows terminals, and multimedia screens requires designs using high performance graphics building blocks. IDT offers a range of products inthis area from PaletteDAC's running at up to 165 MHz for true and pseudo-color displays to video speed flash A/D converters. IDT intends to release future building blocks that will enable a designer to easily implement all the functions necessary to gain a competitive edge in graphics systems.

## Read-Write Buffers

The current generation of RISC and CISC microprocessors depend on secondary cache memory for their best performance. IDT's newly released 73200 family of write buffers provide the designer with a flexible approach to meeting these requirements in his system.

## DSP and Microslice Processors

Digital signal processing applications have always demanded extremely high performance building blocks. IDT continues to offer a selection of the world's fastest fixed point DSP elements including multipliers, multiplier/accumulators, ALU's and microslice processors. These components enable the construction of customized, high performance architectures and instruction sets.

## Quality

All IDT Complex Logic products are manufactured on a MIL-STD-883, Class B compliant manufacturing line. IDT military products offer: a number of DESC qualified product options; radiation tolerant and radiation enhanced versions; package options including hermetic DIP, LCC and flatpack.

All IDT commercial products are manufactured using the same military qualified production line and adhere to strict quality requirements developed during IDT's long history of supply to military customers. IDT commercial products are available in a variety of packages including through hole and surface mount configurations.

## The Future

IDT's Complex Logic product line will continue to upgrade the performance of existing products while at the same time developing the products and architectural enhancements that will facilitate the design of the systems of the future. Our goal is to provide the designer with components of the highest performance, integration level, and functionality possible.

## TABLE OF CONTENTS

COMPLEX LOGIC PRODUCTS ..... PAGEDSP AND MICROSLICE ${ }^{\text {tM }}$ PRODUCTS
IDT39C01 4-Bit Microprocessor Slice ..... 5.1
IDT39C10 12-Bit Sequencer ..... 5.2
IDT49C402 16-Bit Microprocessor Slice ..... 5.3
IDT49C410 16-Bit Sequencer ..... 5.4
IDT7210L $16 \times 16$ Parallel Multiplier-Accumulator ..... 5.5
IDT7216L $16 \times 16$ Parallel Multiplier ..... 5.6
IDT7217L $16 \times 16$ Parallel Multiplier (32 Bit Output) .....  5.6
IDT7381L 16-Bit CMOS Cascadable ALU ..... 5.7
IDT7383L 16-Bit CMOS Cascadable ALU ..... 5.7
READ/WRITE BUFFER PRODUCTS
IDT73200L 16-Bit CMOS Multilevel Pipeline Register .....  5.8
IDT73201L 16-Bit CMOS Multilevel Pipeline Register .....  5.8
IDT73210 Fast Octal Register Transceiver w/Parity ..... 5.9
IDT73211 Fast Octal Register Transceiver w/Parity ..... 5.9
ERROR DETECTION AND CORRECTION PRODUCTS
IDT39C60 16-Bit Cascadable EDC ..... 5.10
IDT49C460 32-Bit Cascadable EDC ..... 5.11
IDT49C465 32-Bit CMOS Flow-ThruEDC Unit ..... 5.12
IDT49C466 64-BIT CMOS Flow-ThruEDC Unit ..... 5.13
GRAPHICS PRODUCTS
IDT75C457 CMOS Single 8-Bit PaletteDACTM for True Color Applications ..... 5.14
IDT75C458 Triple 8-Bit PaletteDAC ${ }^{\text {rm }}$ ..... 5.15
IDT75C48 8-Bit Flash ADC ..... 5.16
IDT75C58 8-Bit Flash ADC with Overflow Output ..... 5.17

## 4-BIT CMOS

IDT39C01C MICROPROCESSOR IDT39C01D SLICE IDT39C01E

## FEATURES:

- Low-power CEMOS${ }^{\text {¹ }}$
- ICC (max.)

Military: 35mA
Commercial: 30 mA
Fast

- IDT39C01C - meets 2901C speeds
- IDT39C01D - 20\% speed upgrade
- IDT39C01E - 40\% speed upgrade
- Eight-function ALU
- Performs addition, two subtraction operations and five logic functions on two source operands
- Expandable
- Longer word lengths achieved through cascading any number of IDT39C01s
- Four status flags
- Carry, overflow, negative and zero
- Pin-compatible and functionally equivalent to all versions of the 2901
- Available in 40-pin DIP and 44-pin LCC
- Military product available compliant to MIL-STD-883 and

DESC Standard Military Drawing (SMD) 5962-88535

## DESCRIPTION:

The IDT39C01s are high-speed, cascadable ALUs which can be used to implement CPUs, peripheral controllers and programmable microprocessors. The IDT39C01's microinstruction flexibility allows for easy emulation of most digital computers.

This extremely low-power yet high-speed ALU consists of a 16-word-by-4-bit dual-port RAM, a high-speed ALU and the required shifting, decoding and multiplexing logic. It is expandable in 4 -bit increments, contains a flag output along with three-state data outputs, and can easily use either a ripple carry or full lookahead carry. The nine-bit microinstruction word is organized into three groups of three bits each and selects the ALU destination register, ALU source operands and the ALU function.

The IDT39C01 is fabricated using CEMOS™, a CMOS technology designed for high-performance and highreliability. It is a pin-compatible, performance-enhanced, functional replacement for all versions of the 2901.

Military grade product is manufactured in compliance with the latest version of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATION




## PIN DESCRIPTIONS

| Pin Name | I/O | Description |
| :---: | :---: | :---: |
| A0-A3 | 1 | Four address inputs to the register file which select one register and displays its contents through the A port. |
| $\mathrm{B} 0-\mathrm{B} 3$ | 1 | Four address inputs to the register file which select one of the registers in the file, the contents of which is displayed through the B port. They also select the location into which new data can be written when the clock goes LOW. |
| 10-18 | 1 | Nine instruction control lines which determine what data source will be applied to the ALU $\boldsymbol{I}_{(0,1,2) \text {, what function }}$ the ALU will perform $I(3,4,5)$ and what data is to be deposited in the Q Register or the register file $I(6,7,8)$. |
| Do - D3 | 1 | Four-bit direct data inputs which are the data source for entering external data into the device. Do is the LSB. |
| Y0-Y3 | 0 | Four three-state output lines which, when enabled, display either the four outputs of the ALU or the data on the A port of the register stack. This is determined by the destination code $l(6,7,8)$. |
| F3 | 0 | Most significant ALU output bit (sign-bit). |
| $F=0$ | 0 | Open drain output which goes HIGH if the FO - F3 ALU outputs are all LOW. This indicates that the result of an ALU operation is zero (positive logic). |
| Cn | 1 | Carry-in to the internal ALU. |
| $\mathrm{C}_{n+4}$ | 0 | Carry-out of the internal ALU. |
| Q3 RAM3 | I/O | Bidirectional lines controlled by $I_{(6,7,8)}$. Both are three-state output drivers connected to the TTL-compatible CMOS inputs. When the destination code on $l(6,7,8)$ indicates an up shift, the three-state outputs are enabled, the MSB of the Q Register is available on the Q3 pin and the MSB of the ALU output is available on the RAM3 pin. When the destination code indicates a down shift, the pins are the data inputs to the MSB of the Q Register and the MSB of the RAM. |
| Qo RAM0 | I/O | Both bidirectional lines function identically to Q3 and RAM3 lines except they are the LSB of the Q Register and RAM. |
| $\overline{\overline{O E}}$ | 1 | Output enable on which, when pulled HIGH, the Y outputs are OFF (high impedance). When pulled LOW, the Y outputs are enabled. |
| $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ | 0 | Carry generate and carry propagate output of the ALU. These are used to perform a carry lookahead operation. |
| OVR | 0 | Overflow. This pin is logically the Exclusive-OR of the carry-in and carry-out of the MSB of the ALU. At the most significant end of the word, this pin indicates that the result of an arithmetic two's complement operation has overlowed into the sign-bit. |
| CP | 1 | Clock input. LOW-to-HIGH clock transitions will change the Q Register and the register file outputs. Clock LOW time is internally the write enable time for the $16 \times 4$ RAM which comprises the master latches of the register file. While the clock is LOW, the slave latches on the RAM outputs are closed, storing the data previously on the RAM outputs. Synchronous MASTER-SLAVE operation of the register file is achieved by this. |

ALU SOURCE OPERAND CONTROL

| Mnemonic | Microcode |  |  |  | ALU Source Operands |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 12 | 11 | 10 | Octal Code | R | S |
| AQ | L | L | L | 0 | A | Q |
| AB | L | L | H | 1 | A | B |
| ZQ | L | H | L | 2 | 0 | Q |
| ZB | L | H | H | 3 | 0 | B |
| ZA | H | L | L | 4 | 0 | A |
| DA | H | L | H | 5 | D | A |
| DQ | H | H | L | 6 | D | Q |
| DZ | H | H | H | 7 | D | 0 |

2590 t 02

## DEVICE ARCHITECTURE:

The IDT39C01 CMOS bit-slice microprocessor is configured four bits wide and is cascadable to any number of bits $(4,8,12,16$, etc.). Key elements which make up this fourbit microprocessor slice are: 1) the register file ( $16 \times 4$ dualport RAM) with shifter; 2) ALU and 3) Q Register and shifter.

REGISTER FILE - RAM data is read from the A port as controlled by the 4-bit A address field input. Data, as defined by the $B$ address field input, can be simultaneously read from the B port of the RAM. This same code can be applied to the $A$ select and $B$ select field with the identical data appearing at both the RAM A port and B port outputs, simultaneously. New data is written into the file (word) defined by the B address field of the RAM when activated by the RAM write enable. The RAM data input field is driven by a 3-input multiplexer that is used to shift the ALU output data (F). It is capable of shifting the data up one position, down one position or not shifting at all. The other inputs to the multiplexer are from the RAM 3 and RAMo I/O pins. For a shift up operation, the RAM3 output buffer is enabled and the RAM0 multiplexer input is enabled. During a shift down operation, the RAMo output buffer is enabled and the RAM3 multiplexer input is enabled. Four-bit latches hold the RAM data while the clock is LOW, with the A port output and B port output each driving separate latches. The data to be written into the RAM is applied from the ALU F output.

ALU - The ALU can perform three binary arithmetic and five logic operations on the two 4-bit input words S and R. The Sinput field is driven from a 3-input multiplexer and the R input field is driven from a 2-input multiplexer, with both having an inhibit capability. Both multiplexers are controlled by the 10,11 , I2 inputs. This multiplexer configuration enables the user to select various pairs of the $A, B, D, Q$ and " 0 " inputs as source operands to the ALU. Microinstruction inputs ( $13,14,15$ ) are

## ALU FUNCTION CONTROL

| Mnemonic | Microcode |  |  |  | ALU <br> Function | Symbol |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 15 | 14 | 13 | Octal Code |  |  |
| ADD | L | L | L | 0 | R Plus S | R+S |
| SUBR | L | L | H | 1 | $S$ Minus R | $S-R$ |
| SUBS | L | H | L | 2 | R Minus S | R-S |
| OR | L | H | H | 3 | RORS | $\mathrm{R} \vee \mathrm{S}$ |
| AND | H | L | L | 4 | R AND S | $R \wedge S$ |
| NOTRS | H | L | H | 5 | $\overline{\mathrm{R}}$ AND S | $\bar{R} \wedge S$ |
| EXOR | H | H | L | 6 | REX-OR S | $R \nabla \mathrm{~S}$ |
| EXNOR | H | H | H | 7 | R EX-NOR S | $\overline{\mathrm{R} \nabla \text { S }}$ |

2590 th 03
used to select the ALU function. This high-speed ALU also incorporates a carry-in (Cn) input, carry propagate ( $\overline{\mathrm{P}}$ ) output, carry generate ( $\bar{G}$ ) output and carry-out ( $(\mathrm{n}+4$ ) all aimed at accelerating arithmetic operations by the use of carry look ahead logic. The overflow output pin (OVR) will be HIGH when arithmetic operations exceed the two's complement number range. The ALU data outputs (F0, F1, F2, F3) are routed to the RAM, Q Register inputs and the Y outputs under control of the I6, I7, I8 control signal inputs. The MSB of the ALU is output as F3 so the user can examine the sign-bit without enabling the three-state outputs. An open drain output, $\mathrm{F}=0$, is HIGH when $\mathrm{Fo}=\mathrm{F}_{1}=\mathrm{F}_{2}=\mathrm{F}_{3}=0$ so the user can determine when the ALU output is zero by wire-ORing these outputs together.

Q REGISTER - The Q Register is a separate 4-bit file intended for multiplication and division routines and can also be used as an accumulator or holding register for other types of applications. It is driven from a 3-input multiplexer. In the no-shift mode, the multiplexer enters the ALU data into the $Q$ Register. In either the shift-up or shift-down mode, the multiplexer selects the Q Register data appropriately shifted up or down. The Q shifter has two ports, Qo and Q3, which operate comparably to the RAM shifter. They are controlled by the I , I 7 , 18 inputs.

The clock input of the IDT39C01 controls the RAM, Q Register and $A$ and $B$ data latches. When enabled, the data is clocked into the Q Register on the LOW-to-HIGH transition. When the clock is HIGH, the A and B latches are open and pass data that is present at the RAM outputs. When the clock is LOW, the latches are closed and retain the last data entered. Whenthe clock is LOW and RAM EN is enabled, new data will be written into the RAM file defined by the $B$ address field.

## ALU DESTINATION CONTROL ${ }^{(1)}$

| Mnemonic | Microcode |  |  |  | RAM Function |  | Q Register Function |  | $\begin{gathered} \mathbf{Y} \\ \text { Output } \end{gathered}$ | RAM Shifter |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 18 | 17 | I6 | Octal Code | Shift | Load | Shift | Load |  | RAMo | RAM3 | Qo | Q3 |
| QREG | L | L | L | 0 | X | NONE | NONE | $\mathrm{F} \rightarrow \mathrm{Q}$ | $F$ | X | X | X | X |
| NOP | L | L | H | 1 | X | NONE | X | NONE | F | X | X | X | X |
| RAMA | L | H | L | 2 | NONE | $F \rightarrow B$ | X | NONE | A | X | X | X | X |
| RAMF | L | H | H | 3 | NONE | $F \rightarrow B$ | X | NONE | F | X | X | X | X |
| RAMQD | H | L | L | 4 | DOWN | $\mathrm{F} / 2 \rightarrow \mathrm{~B}$ | DOWN | $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | F | Fo | $\mathrm{IN}_{3}$ | Qo | IN3 |
| RAMD | H | L | H | 5 | DOWN | F/2 $\rightarrow$ B | $X$ | NONE | F | Fo | $\mathrm{IN}_{3}$ | Qo | X |
| RAMQU | H | H | L | 6 | UP | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | UP | $2 \mathrm{Q} \rightarrow \mathrm{Q}$ | F | INo | F3 | INo | Q3 |
| RAMU | H | H | H | 7 | UP | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | X | NONE | F | INo | F3 | X | Q3 |

NOTE:

1. $X=$ Don't care. Electrically, the shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state.
$\mathrm{B}=$ Register Addressed by B inputs.
UP is toward MSB; DOWN is toward LSB.

## SOURCE OPERAND AND ALU FUNCTION MATRIX ${ }^{(1)}$

| $\begin{aligned} & \text { Octal } \\ & 15,4,3 \\ & \hline \end{aligned}$ | ALU <br> Function | I2, 1, 0 Octal |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|  |  | ALU Source |  |  |  |  |  |  |  |
|  |  | A, Q | A, B | 0, Q | 0, B | 0, A | D, A | D, Q | D, 0 |
| 0 | $C_{n}=L$ <br> R Plus $S$ $\mathrm{C}_{n}=\mathrm{H}$ | $\begin{gathered} A+Q \\ A+Q+1 \end{gathered}$ | $\begin{gathered} A+B \\ A+B+1 \\ \hline \end{gathered}$ | $\begin{gathered} Q \\ Q+1 \\ \hline \end{gathered}$ | $\begin{gathered} B \\ B+1 \end{gathered}$ | $\begin{gathered} A \\ A+1 \\ \hline \end{gathered}$ | $\begin{gathered} D+A \\ D+A+1 \end{gathered}$ | $\begin{gathered} D+Q \\ D+Q+1 \end{gathered}$ | $\begin{gathered} D \\ D+1 \end{gathered}$ |
| 1 | $\begin{gathered} C_{n}=L \\ S \text { Minus } R \\ C_{n}=H \end{gathered}$ | $\begin{gathered} Q-A-1 \\ Q-A \end{gathered}$ | $\begin{gathered} B-A-1 \\ B-A \end{gathered}$ | $\overline{Q-1}$ <br> Q | $\begin{gathered} B-1 \\ B \end{gathered}$ | $\overline{A-1}$ <br> A | $\begin{gathered} A-D-1 \\ A-D \end{gathered}$ | $\begin{gathered} Q-D-1 \\ Q-D \end{gathered}$ | $\begin{gathered} \hline-D-1 \\ -D \end{gathered}$ |
| 2 | $\mathrm{C}_{\mathrm{n}}=\mathrm{L}$ <br> R Minus S $\mathrm{C}_{n}=\mathrm{H}$ | $\begin{gathered} A-Q-1 \\ A-Q \end{gathered}$ | $\begin{gathered} A-B-1 \\ A-B \end{gathered}$ | $\begin{gathered} -Q-1 \\ -Q \\ \hline \end{gathered}$ | $\begin{gathered} -\mathrm{B}-1 \\ -\mathrm{B} \end{gathered}$ | $\begin{gathered} -A-1 \\ -A \end{gathered}$ | $\begin{gathered} D-A-1 \\ D-A \end{gathered}$ | $\begin{gathered} D-Q-1 \\ D-Q \end{gathered}$ | $\begin{gathered} \hline D-1 \\ D \end{gathered}$ |
| 3 | RORS | $A \vee Q$ | $A \vee B$ | Q | B | A | $D \vee A$ | D V Q | D |
| 4 | R AND S | $A \wedge Q$ | $A \wedge B$ | 0 | 0 | 0 | $D \wedge A$ | D $\wedge$ Q | 0 |
| 5 | $\overline{\mathrm{R}}$ AND S | $\overline{\mathrm{A}} \wedge \mathrm{Q}$ | $\overline{\mathrm{A}} \wedge \mathrm{B}$ | Q | B | A | $\overline{\mathrm{D}} \wedge \mathrm{A}$ | $\overline{\mathrm{D}} \wedge \mathrm{Q}$ | 0 |
| 6 | R EX-OR S | $A \nabla Q$ | $A \nabla B$ | Q | B | A | D $\nabla$ A | D $\nabla$ Q | D |
| 7 | REX-NOR S | $\overline{\mathrm{A} \nabla \mathrm{Q}}$ | $\overline{\mathrm{A} \nabla \mathrm{B}}$ | $\overline{\mathrm{Q}}$ | $\bar{B}$ | $\bar{A}$ | $\overline{\mathrm{D} \nabla \mathrm{A}}$ | $\overline{\mathrm{DVQ}}$ | $\overline{\mathrm{D}}$ |

## NOTE:

1. $+=$ Plus $;-$ Minus; $\Lambda=A N D ; \nabla=E X-O R ; V=O R$.

## ALU LOGIC MODE FUNCTIONS

| Octal |  | Group | Function |
| :---: | :---: | :---: | :---: |
| 15, 4, 3 | I2, 1, 0 |  |  |
| $\begin{aligned} & 4 \\ & 4 \\ & 4 \\ & 4 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 5 \\ & 6 \end{aligned}$ | AND | $\begin{aligned} & A \wedge Q \\ & A \wedge B \\ & D \wedge A \\ & D \wedge Q \end{aligned}$ |
| $\begin{aligned} & 3 \\ & 3 \\ & 3 \\ & 3 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 5 \\ & 6 \end{aligned}$ | OR | $A \vee Q$ <br> $A \vee B$ <br> D V A <br> D V Q |
| $\begin{aligned} & 6 \\ & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 5 \\ & 6 \end{aligned}$ | EX-OR | $\begin{array}{lll} A & \nabla & Q \\ A & \nabla & B \\ D & \nabla & A \\ D & \nabla & Q \end{array}$ |
| $\begin{aligned} & 7 \\ & 7 \\ & 7 \\ & 7 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 5 \\ & 6 \end{aligned}$ | EX-NOR | $\bar{A} \nabla Q$ <br> $A \nabla B$ <br> $D \nabla A$ <br> $D \nabla Q$ |
| 7 7 7 7 | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \end{aligned}$ | INVERT | $\begin{aligned} & \overline{\mathrm{Q}} \\ & \overline{\mathrm{~B}} \\ & \overline{\mathrm{~A}} \\ & \overline{\mathrm{D}} \end{aligned}$ |
| 6 6 6 6 | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \end{aligned}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ |
| $\begin{aligned} & 3 \\ & 3 \\ & 3 \\ & 3 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \end{aligned}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ |
| $\begin{aligned} & 4 \\ & 4 \\ & 4 \\ & 4 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \end{aligned}$ | "ZERO" | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |
| 5 5 5 5 | $\begin{aligned} & 0 \\ & 1 \\ & 5 \\ & 6 \end{aligned}$ | MASK | $\begin{aligned} & \bar{A} \wedge Q \\ & \bar{A} \wedge B \\ & \bar{D} \wedge A \\ & \bar{D} \wedge Q \end{aligned}$ |

## ALU ARITHMETIC MODE FUNCTIONS

| Octal |  | $\mathrm{C}_{\mathrm{n}}=\mathrm{L}$ |  | $\mathrm{Cn}=\mathrm{H}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 15, 4, 3 | 12, 1, 0 | Group | Function | Group | Function |
| $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 5 \\ & 6 \end{aligned}$ | ADD | $\begin{aligned} & A+Q \\ & A+B \\ & D+A \\ & D+Q \end{aligned}$ | ADD plus one | $\begin{aligned} & A+Q+1 \\ & A+B+1 \\ & D+A+1 \\ & D+Q+1 \end{aligned}$ |
| $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \end{aligned}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ | Increment | $\begin{aligned} & Q+1 \\ & B+1 \\ & A+1 \\ & D+1 \end{aligned}$ |
| $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \end{aligned}$ | Decrement | $\begin{aligned} & Q-1 \\ & B-1 \\ & A-1 \\ & D-1 \end{aligned}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ |
| $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & 1 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \end{aligned}$ | 1's Comp. | $\begin{aligned} & -Q-1 \\ & -B-1 \\ & -A-1 \\ & -D-1 \end{aligned}$ | 2's Comp. (Negate) | $\begin{aligned} & -Q \\ & -B \\ & -A \\ & -D \end{aligned}$ |
| $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 5 \\ & 6 \\ & 0 \\ & 1 \\ & 5 \\ & 6 \end{aligned}$ | Subtract (1's Comp) | $\begin{aligned} & Q-A-1 \\ & B-A-1 \\ & A-D-1 \\ & Q-D-1 \\ & A-Q-1 \\ & A-B-1 \\ & D-A-1 \\ & D-Q-1 \end{aligned}$ | Subtract (2's Comp) | $\begin{aligned} & Q-A \\ & B-A \\ & A-D \\ & Q-D \\ & A-Q \\ & A-B \\ & D-A \\ & D-Q \end{aligned}$ |

DEFINITIONS ${ }^{(1)}$

```
\(\mathrm{P}_{0}=\mathrm{R}_{0}+\mathrm{S}_{0}\)
\(P_{1}=R_{1}+S_{1}\)
\(P_{2}=R_{2}+S_{2}\)
\(\mathrm{P}_{3}=\mathrm{R} 3+\mathrm{S}_{3}\)
\(\mathrm{Go}=\mathrm{RoS} 0\)
\(\mathrm{G}_{1}=\mathrm{R}_{1} \mathrm{~S}_{1}\)
\(\mathrm{G}_{2}=\mathrm{R} 2 \mathrm{~S}_{2}\)
\(\mathrm{G} 3=\mathrm{R}_{3} \mathrm{~S}_{3}\)
\(\mathrm{C}_{4}=\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{3} P_{2} P_{1} \mathrm{G}_{0}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0} \mathrm{C}_{n}\)
\(\mathrm{C}_{3}=\mathrm{G}_{2}+\mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{G}_{0}+\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0} \mathrm{Cn}_{n}\)
```

NOTE:
2590 tbl 08

1. $+=\mathrm{OR}$

LOGIC FUNCTIONS FOR $\bar{G}, \bar{P}, C n+4$ AND OVR
(1)

| 15, 4, 3 | Function | $\overline{\mathbf{P}}$ | $\bar{G}$ | C $n+4$ | OVR |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | R + S | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}}$ | $\overline{\mathrm{G}} 3+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{G}_{0}$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{3} \nabla \mathrm{C}_{4}$ |
| 1 | $S-R$ | Same as R + S equations, but substitute $\overline{\mathrm{Ri}}$ for Ri in definitions |  |  |  |
| 2 | R-S | Same as R + S equations, but substitute $\overline{\bar{S}}$ i for $\mathrm{Si}_{\mathrm{i}}$ in definitions |  |  |  |
| 3 | RVS | LOW | $\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{4} \mathrm{P}_{0}$ | $\overline{\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{PO}_{0}+\mathrm{C}_{n}+{ }^{\text {a }} \text { ( }}$ |  |
| 4 | R^S | LOW | $\overline{\mathrm{G} 3+\mathrm{G} 2+\mathrm{G} 1+\mathrm{G} 0}$ | $\mathrm{G} 3+\mathrm{G} 2+\mathrm{G} 1+\mathrm{G} 0+\mathrm{C}_{n}$ | $\mathrm{G} 3+\mathrm{G} 2+\mathrm{G} 1+\mathrm{G} 0+\mathrm{C}$ |
| 5 | $\overline{\mathrm{R}} \wedge \mathrm{S}$ | LOW | Same as RV S equations, but substitute $\overline{\mathrm{R}} \mathrm{i}$ for $\mathrm{Ri} i$ in definitions |  |  |
| 6 | R $\nabla$ S | Same as $\overline{\mathrm{RV} \text { S }}$ equations, but substitute $\overline{\mathrm{Ri}}$ for Ri in definitions |  |  |  |
| 7 | $\overline{\mathrm{RQS}}$ | $\mathrm{G}_{3}+\mathrm{G}_{2}+\mathrm{G}_{1}+\mathrm{G}_{0}$ | $\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}$ | $\frac{\overline{\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}}}{+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}\left(\mathrm{G}_{0}+\mathrm{C}_{n}\right)}$ | (2) |

## NOTES:

1. $+=O R$.
2. $\left[\overline{\mathrm{P}}_{2}+\overline{\mathrm{G}}_{2} \overline{\mathrm{P}}_{1}+\overline{\mathrm{G}}_{2} \overline{\mathrm{G}}_{1} \overline{\mathrm{P}}_{0}+\overline{\mathrm{G}}_{2} \overline{\mathrm{G}}_{1} \overline{\mathrm{G}}_{0} \mathrm{C}_{n}\right] \nabla\left[\overline{\mathrm{P}}_{3}+\overline{\mathrm{G}}_{3} \overline{\mathrm{P}}_{2}+\overline{\mathrm{G}}_{3} \overline{\mathrm{G}}_{2} \overline{\mathrm{P}}_{1}+\overline{\mathrm{G}}_{3} \overline{\mathrm{G}}_{2} \overline{\mathrm{G}}_{1} \overline{\mathrm{P}}_{0}+\overline{\mathrm{G}}_{3} \overline{\mathrm{G}}_{2} \overline{\mathrm{G}}_{1} \overline{\mathrm{C}}_{n}\right]$

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| Vcc | Power Supply <br> Voltage | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM | Terminal Voltage <br> with Respect <br> to Ground | -0.5 to <br> Vcc +0.5 | -0.5 to <br> Vcc +0.5 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 1.0 | 1.0 | W |
| IOUT | DC Output Current | 30 | 30 | mA |

NOTE:
2590 tol to

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Typ. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 5 | pF |
| Cout | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 7 | pF |

NOTE:
2590 tbl 26

1. This parameter is sampled and not $100 \%$ tested.

DC ELECTRICAL CHARACTERISTICS
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions |  | Min. | Typ. ${ }^{(3)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 IH | Input HIGH Current (All Inputs) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=\mathrm{Vcc} \end{aligned}$ |  | - | 0.1 | 5 | $\mu \mathrm{A}$ |
| 1 IL | Input LOW Current (All Inputs) | $\begin{aligned} & V C C=M a x . \\ & V I N=G N D \end{aligned}$ |  | - | -0.1 | -5 | $\mu \mathrm{A}$ |
| VOH | Output High Voltage | $\begin{aligned} & V C C=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $1 \mathrm{OH}=-1.0 \mathrm{~mA}$ (MIL.) | 2.4 | 4.3 | - | V |
|  |  |  | $1 \mathrm{lOH}=-1.6 \mathrm{~mA}$ (COM'L.) | 2.4 | 4.3 | - |  |
| VoL | Output Low Voltage | $\begin{aligned} & V C C=M i n . \\ & V I N=V_{I H} \text { or } V_{I L} \end{aligned}$ | $1 \mathrm{LL}=16 \mathrm{~mA}$ (MIL.) | - | 0.3 | 0.5 | V |
|  |  |  | $\mathrm{IOL}=20 \mathrm{~mA}$ (COM'L.) | - | 0.3 | 0.5 |  |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level ${ }^{(1)}$ |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level( ${ }^{(1)}$ |  | - | - | 0.8 | V |
| loz | Output Leakage Current | $V C C=$ Max | Vout $=0 \mathrm{~V}$ | - | -0.1 | -10 | $\mu \mathrm{A}$ |
|  |  |  | Vout = Vcc (Max.) | - | 0.1 | 10 |  |
| los | Output Short Circuit Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \text { VoUT }=0 \mathrm{~V}^{(2)} \end{aligned}$ |  | -30 | - | - | mA |

## NOTES:

1. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.
2. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
3. $\mathrm{VCC}=5.0 \mathrm{~V}$ at $\mathrm{TA}+25^{\circ} \mathrm{C}$.

## DC ELECTRICAL CHARACTERISTICS (Cont'd.)

Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$ $\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  |  | Min. | Typ. ${ }^{(3)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICCOH | Quiescent Power Supply Current CP $=\mathrm{H}$ (CMOS Inputs) | $\begin{aligned} & \text { VCC }=\text { Max. } \\ & V H C \leq V I H, V I L \leq V L C \\ & \mathrm{fCP}=0, C P=H \end{aligned}$ |  |  | - | 0.5 | 5.0 | mA |
| ICCOL | Quiescent Power Supply Current $C P=L$ (CMOS Inputs) | $\begin{aligned} & V C C=M a x . \\ & V H C \leq V I H, V I L \leq V L C \\ & f C P=0, C P=L \end{aligned}$ |  |  | - | 0.5 | 5.0 | mA |
| ICCT | Quiescent Input Power Supply(4) Current (per Input @ TTL High) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} ., \mathrm{VIH}=3.4 \mathrm{~V} \\ & \mathrm{fCP}=0 \end{aligned}$ |  |  | - | 0.3 | 0.5 | $\mathrm{mA} /$ <br> Input |
| ICCD | Dynamic Power Supply Current | $\begin{aligned} & \text { VCC }=\text { Max. } \\ & \text { VHC } \leq \mathrm{VIH}, \text { VIL } \leq \text { VLC } \\ & \text { Outputs Open, } \overline{\mathrm{OE}}=\mathrm{L} \end{aligned}$ |  | MIL. COM'L. | - | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | mA <br> MHz |
| ICC | Total Power Supply Current ${ }^{(5)}$ | Vcc = Max.. <br> Outputs Open, $\overline{\mathrm{OE}}=\mathrm{L}$ CP $=50 \%$ Duty cycle VHC $\leq$ VIH, $^{\text {VIL }} \leq$ VLC 50\% Data Duty Cycle | $\begin{aligned} & \text { IDT39C01C } \\ & \text { fcP }=10 \mathrm{MHz} \end{aligned}$ | MIL. COM'L. | - | - | $\begin{aligned} & 30 \\ & 25 \end{aligned}$ | mA |
|  |  |  | IDT39C01D $\mathrm{fcP}=15 \mathrm{MHz}$ | MIL. COM'L. | - | - | $\begin{aligned} & 35 \\ & 30 \end{aligned}$ |  |
|  |  |  | $\begin{aligned} & \text { IDT39C01E } \\ & \mathrm{fCP}=17.5 \mathrm{MHz} \end{aligned}$ | MIL. COM'L. | - | - | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ |  |
|  |  | Vcc = Max.. <br> Outputs Open, $\overline{\mathrm{OE}}=\mathrm{L}$ <br> CP $=50$ \% Duty Cycle <br> $\mathrm{VIH}=3.4 \mathrm{~V}, \mathrm{VIL}=0.4 \mathrm{~V}$ <br> 50\% Data Duty Cycle | IDT39C01C <br> $\mathrm{fCP}=10 \mathrm{MHz}$ | MIL. COM'L. | - | - | $\begin{aligned} & 35 \\ & 30 \\ & \hline \end{aligned}$ |  |
|  |  |  | IDT39C01D $\mathrm{fcP}=15 \mathrm{MHz}$ | MIL. COM'L. | - | - | $\begin{aligned} & 40 \\ & 35 \\ & \hline \end{aligned}$ |  |
|  |  |  | IDT39C01E $\mathrm{fCP}=17.5 \mathrm{MHz}$ | MIL. COM'L. | - | - | $\begin{aligned} & 45 \\ & 40 \end{aligned}$ |  |

## NOTES:

1. These input levels should only be static tested in a noise-free environment.
2. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
3. $\mathrm{VcC}=5.0 \mathrm{~V}$ at $\mathrm{T}_{\mathrm{A}}+25^{\circ} \mathrm{C}$.
4. ICCT is derived by measuring the total current with all the inputs tied together at 3.4 V , subtracting out Iccor, then dividing by the total number of inputs.
5. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
$\mathrm{ICC}=\operatorname{ICCOH}(\mathrm{CDH})+\mathrm{ICCOL}(1-\mathrm{CDH})+\operatorname{ICCT}(\mathrm{NT} \times \mathrm{DH})+\mathrm{ICCD}$ (fCP)
CDH $=$ Clock duty cycle high period
$\mathrm{DH}=$ Data duty cycle $T \mathrm{TL}$ high period $(\mathrm{V} I \mathrm{~N}=3.4 \mathrm{~V})$
$N T=$ Number of dynamic inputs driven at TTL levels
fCP = Clock input frequency

## CMOS TESTING CONSIDERATIONS

There are certain testing considerations which must be taken into account when testing high-speed CMOS devices in an automatic environment. These are:

1) Proper decoupling at the test head is necessary. Placement of the capacitor set and the value of capacitors used is critical in reducing the potential erroneous failures resulting from large Vcc current changes. Capacitor lead length must be short and as close to the DUT power pins as possible.
2) All input pins should be connected to a voltage potential during testing. If left floating, the device may begin to oscillate causing improper device operation and possible latchup.
3) Definition of input levels is very important. Since many inputs may change coincidentally, significant noise at the device pins may cause the VIL and VIH levels not to be met until the noise has settled. To allow for this testing/board induced noise, IDT recommends using VIL $\leq 0 \mathrm{~V}$ and $\mathrm{VIH}^{2} \geq$ $3 V$ for $A C$ tests.
4) Device grounding is extremely important for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is required. The ground plane must be sustained from the performance board to the DUTinterface board. Allunused interconnect pins must be properly connected to the ground pin. Heavy gauge stranded wire should be used for power wiring and twisted pairs are recommended to minimize inductance.

## AC ELECTRICAL CHARACTERISTICS

## IDT39C01C

(Military and Commercial Temperature Ranges)
The tables below specify the guaranteed performance of the IDT39C01C over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature ranges. VCC is specified at $5 \mathrm{~V} \pm 10 \%$ for military temperature range and $5 \mathrm{~V} \pm 5 \%$ for commercial temperature range. Alltimes are in nanoseconds and are measured at the 1.5 V signal level. The inputs switch between $O \mathrm{~V}$ and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads.

## CYCLE TIME AND CLOCK CHARACTERISTICS

|  | Mil. | Com'l. | Unit |
| :--- | :---: | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to end <br> of cycle) | 32 | 31 | ns |
| Maximum Clock Frequency to <br> shift Q (50\% duty cycle, <br> I=432 or 632) | 31 | 32 | MHz |
| Minimum Clock LOW Time | 15 | 15 | ns |
| Minimum Clock HIGH Time | 15 | 15 | ns |
| Minimum Clock Period | 32 | 31 | ns |

COMBINATIONAL PROPAGATION DELAYS ${ }^{(1)} \mathrm{CL}=50 \mathrm{pF}$

| From Input | To Output |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y |  | F3 |  | $C_{n+4}$ |  | $\overline{\mathbf{G}, \mathbf{P}}$ |  | $\mathrm{F}=0$ |  | OVR |  | RAMo RAM3 |  | $\begin{aligned} & \mathbf{Q}_{0} \\ & \mathbf{Q}_{3} \end{aligned}$ |  | Unit |
|  | Mil. | Com'l. | Mil. | Com'l. | Mil. | Com't. | Mil. | Com'ı. | Mil. | Com'l. | Mil. | Com'l. | MiI. | Com'l. | Mil. | Com'l. |  |
| A, B Address | 48 | 40 | 48 | 40 | 48 | 40 | 44 | 37 | 48 | 40 | 48 | 40 | 48 | 40 | - | - | ns |
| D | 37 | 30 | 37 | 30 | 37 | 30 | 34 | 30 | 40 | 38 | 37 | 30 | 37 | 30 | - | - | ns |
| $\mathrm{C}_{n}$ | 25 | 22 | 25 | 22 | 21 | 20 | - | - | 28 | 25 | 25 | 22 | 28 | 25 | - | - | ns |
| 10, 1, 2 | 40 | 35 | 40 | 35 | 40 | 35 | 44 | 37 | 44 | 37 | 40 | 35 | 40 | 35 | - | - | ns |
| 13,4,5 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 38 | 40 | 35 | 40 | 35 | - | - | ns |
| 16,7,8 | 29 | 25 | - | - | - | - | - | - | - | - | - | - | 29 | 26 | 29 | 26 | ns |
| A Bypass ALU ( $1=2 X X)$ | 40 | 35 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| Clock $S$ | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 40 | 35 | 33 | 28 | ns |

SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

| Input |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Set-up Time Before $\mathbf{H} \rightarrow \mathbf{L}$ |  | Hold Time After $\mathrm{H} \rightarrow \mathrm{L}$ |  | Set-up Time Before L $\rightarrow$ H |  | Hold Time <br> After L $\rightarrow \mathbf{H}$ |  | Unit |
|  | MII. | Com'l. | MII. | Com'l. | MII. | Com'l. | Mil. | Com'l. |  |
| A, B Source Address | 15 | 15 | 2 | $1{ }^{(3)}$ | 30,1 | WL (4) | 2 | 1 | ns |
| B Destination Address | 15 | 15 | Do not change ${ }^{(2)}$ |  |  |  | 2 | 1 | ns |
| D | - ${ }^{1}$ | - | - | - | 25 | 25 | 0 | 0 | ns |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | - | - | 20 | 20 | 0 | 0 | ns |
| 10, 1, 2 | - | - | - | - | 30 | 30 | 0 | 0 | ns |
| 13,4,5 | - | - | - | - | 30 | 30 | 0 | 0 | ns |
| 16,7,8 | 10 | 10 |  | Do not | $\mathrm{ge}^{(2)}$ |  | 0 | 0 | ns |
| RAM0,3, Q0,3 | - | - | - | - | 12 | 12 | 0 | 0 | ns |

NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the $H \rightarrow L$ transition to allow time to access the source data before the latches close. The $A$ address may then be changed. The $B$ address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally $A$ and $B$ are not changed during the clock LOW time.
4. The set-up time prior to the clock $L \rightarrow H$ transition is to allow time for data to be accessed, passed through the ALU and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the $H \rightarrow L$ transition occurs.

## OUTPUT ENABLE/DISABLE TIMES

(CL $=5 \mathrm{pF}$, measured to 0.5 V
change of Vout in nanoseconds)

| Input | Output | Enable |  | Disable |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Com'l. | Mil. | Com'I. |  |
| $\overline{\mathrm{OE}}$ | Y | 25 | 23 | 25 | 23 |

## AC ELECTRICAL CHARACTERISTICS

## IDT39C01D

## (Military and Commercial Temperature Ranges)

The tables below specify the guaranteed performance of the IDT39C01D over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature ranges. VCC is specified at $5 \mathrm{~V} \pm 10 \%$ for military temperature range and $5 \mathrm{~V} \pm 5 \%$ for commercial temperature range. Alltimes are in nanoseconds and are measured at the 1.5 V signal level. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads.

## CYCLE TIME AND CLOCK

 CHARACTERISTICS|  | Mil. | Com'l. | Unit |
| :--- | :---: | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to end <br> of cycle) | 27 | 23 | ns |
| Maximum Clock Frequency to <br> shift Q (50\% duty cycle, <br> l=432 or 632) | 37 | 43 | MHz |
| Minimum Clock LOW Time | 13 | 11 | ns |
| Minimum Clock HIGH Time | 13 | 11 | ns |
| Minimum Clock Period | 27 | 23 | ns |

COMBINATIONAL PROPAGATION DELAYS ${ }^{(1)}$
$\mathrm{CL}=50 \mathrm{pF}$

| From Input | To Output |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y |  | F3 |  | Cn+4 |  | $\overline{\mathrm{G}}, \overline{\mathbf{P}}$ |  | $\mathrm{F}=0$ |  | OVR |  | RAMo RAM3 |  | $\begin{aligned} & Q_{0} \\ & Q_{3} \end{aligned}$ |  | Unit |
|  | Mil. | Com'l. | Mil. | Com'l. | Mil. | Com'l. | Mil. | Com'l. | MiI. | Com'l. | Mil. | Com'l. | MiI. | Com't. | Mil. | Com'l. |  |
| A, B Address | 33 | 30 | 33 | 30 | 33 | 30 | 33 | 30 | 33 | 30 | 33 | 30 | 33 | 30 | - | - | ns |
| D | 24 | 21 | 23 | 20 | 23 | 20 | 21 | 20 | 25 | 24 | 24 | 21 | 25 | 22 | - | - | ns |
| C | 18 | 17 | 17 | 16 | 14 | 14 | - | - | 19 | 18 | 17 | 16 | 19 | 18 | - | - | ns |
| 10, 1, 2 | 28 | 26 | 27 | 25 | 26 | 24 | 28 | 24 | 29 | 25 | 27 | 24 | 27 | 25 | - | - | ns |
| 13,4,5 | 27 | 26 | 27 | 24 | 26 | 24 | 26 | 24 | 27 | 26 | 26 | 24 | 27 | 26 | - | - | ns |
| 16,7,8 | 18 | 16 | - | - | - | - | - | - | - | - | - | - | 21 | 21 | 21 | 21 | ns |
| A Bypass ALU $(1=2 X X)$ | 26 | 24 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| Clock $f$ | 27 | 24 | 26 | 23 | 26 | 23 | 25 | 23 | 27 | 24 | 26 | 24 | 27 | 24 | 20 | 19 | ns |

SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

| Input | CP: <br> Set-up Time <br> Before H $\rightarrow$ L |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Hold Time After $\mathrm{H} \rightarrow \mathrm{L}$ |  | Set-up Time Before L $\rightarrow \mathbf{H}$ |  | Hold Time <br> After L $\rightarrow \mathrm{H}$ |  |  |
|  | Mil. | Com'l. | Mil. | Com'l. | Mil. | Com'l. | Mil. | Com'l. |  |
| A, B Source Address | 11 | 10 | 0 | $0{ }^{(3)}$ | $24,11+$ tPWL (4) | $\begin{aligned} & 21,10+ \\ & \text { tPWL (4) } \end{aligned}$ | 2 | 1 | ns |
| B Destination Address | 11 | 10 | Do not change ${ }^{(2)}$ |  |  |  | 2 | 1 | ns |
| D | - ${ }^{(1)}$ | - | - | - | 16 | 16 | 0 | 0 | ns |
| Cn | - | - | - | - | 13 | 13 | 0 | 0 | ns |
| 10, 1, 2 | - | - | - | - | 19 | 19 | 0 | 0 | ns |
| 13,4,5 | - | - | - | - | 19 | 19 | 0 | 0 | ns |
| 16,7,8 | 7 | 7 | Do not change ${ }^{(2)}$ |  |  |  | 0 | 0 | ns |
| RAM0,3, Q0,3 | - | - | - | - | 9 | 9 | 0 | 0 | ns |

NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the $\mathrm{H} \rightarrow \mathrm{L}$ transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed ifit is not a destination; i.e., if data is not being written back into the RAM. Normally $A$ and $B$ are not changed during the clock LOW time.
4. The set-up time prior to the clock $L \rightarrow H$ transition is to allow time for data to be accessed, passed through the ALU and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the $H \rightarrow L$ transition occurs.

## OUTPUT ENABLE/DISABLE TIMES

(CL $=5 \mathrm{pF}$, measured to 0.5 V
change of Vout in nanoseconds)

| Input | Output | Enable |  | Disable |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Com'l. | Mil. | Com'l. |  |
| $\overline{\mathrm{O}} \mathrm{E}$ | Y | 16 | 14 | 18 | 16 |

## AC ELECTRICAL CHARACTERISTICS

## IDT39C01E

(Military and Commercial Temperature Ranges)
The tables below specify the guaranteed performance of the IDT39C01E over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature ranges. VCC is specified at $5 \mathrm{~V} \pm 10 \%$ for military temperature range and $5 \mathrm{~V} \pm 5 \%$ for commercial temperature range. Alltimes are in nanoseconds and are measured at the 1.5 V signal level. The inputs switch between 0 V and 3 V with signaltransition rates of 1 V per nanosecond. All outputs have maximum DC current loads.

## CYCLE TIME AND CLOCK CHARACTERISTICS

|  | Mil. | Com'I. | Unit |
| :--- | :---: | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to end <br> of cycle) | 21 | 20 | ns |
| Maximum Clock Frequency to <br> shift Q (50\% duty cycle, <br> I $=432$ or 632) | 46 | 50 | MHz |
| Minimum Clock LOW Time | 10 | 8 | ns |
| Minimum Clock HIGH Time | 10 | 8 | ns |
| Minimum Clock Period | 21 | 20 | ns |

COMBINATIONAL PROPAGATION DELAYS ${ }^{(1)}$

$$
C L=50 \mathrm{pF}
$$

| From Input | To Output |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y |  | F3 |  | $\mathrm{C}_{\mathrm{n}+4}$ |  | $\overline{\mathrm{G}}, \overline{\mathrm{P}}$ |  | $F=0$ |  | OVR |  | RAMo RAM3 |  | $\begin{aligned} & \mathbf{Q}_{0} \\ & \mathbf{Q}_{3} \end{aligned}$ |  | Unit |
|  | Mil. | Com'l. | Mil. | Com'l. | Mil. | Com'ı. | Mil. | Com'l. | Mil. | Com't. | Mil. | Com't. | Mil. | Com'l. | Mil. | Com'l. |  |
| A, B Address | 26 | 22 | 26 | 22 | 26 | 22 | 26 | 21 | 29 | 25 | 26 | 22 | 26 | 22 | - | - | ns |
| D | 18 | 16 | 17 | 15 | 17 | 15 | 16 | 15 | 22 | 20 | 18 | 16 | 19 | 16 | - | - | ns |
| Cn | 13 | 13 | 13 | 12 | 10 | 10 | - | - | 16 | 15 | 13 | 12 | 14 | 13 | - | - | ns |
| 10, 1, 2 | 21 | 20 | 20 | 19 | 19 | 18 | 21 | 18 | 25 | 21 | 20 | 18 | 20 | 19 | - | - | ns |
| 13,4.5 | 20 | 20 | 20 | 18 | 19 | 18 | 19 | 18 | 23 | 23 | 19 | 18 | 20 | 20 | - | - | ns |
| 16,7,8 | 13 | 12 | - | - | - | - | - | - | - | - | - | - | 16 | 16 | 16 | 16 | ns |
| A Bypass ALU (I = 2XX) | 26 | 24 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| Clock $S$ | 20 | 18 | 19 | 17 | 19 | 17 | 19 | 17 | 25 | 22 | 19 | 18 | 20 | 18 | 15 | 15 | ns |

SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)


## NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the $\mathrm{H} \rightarrow \mathrm{L}$ transition to ailow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally $A$ and $B$ are not changed during the clock LOW time.
4. The set-up time prior to the clock $\mathrm{L} \rightarrow \mathrm{H}$ transition is to allow time for data to be accessed, passed through the ALU and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the $H \rightarrow L$ transition occurs.

## OUTPUT ENABLE/DISABLE TIMES

( $\mathrm{CL}=5 \mathrm{pF}$, measured to 0.5 V
change of Vout in nanoseconds)

| Input | Output | Enable |  | Disable |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Com'l. | Mil. | Com'l. |  |
| $\overline{\mathrm{OE}}$ | Y | 14 | 10 | 12 | 12 |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 4 |


| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All other Tests | Open |

INPUT/OUTPUT INTERFACE CIRCUIT


Figure 1. Input Structure (All Inputs)


Figure 2. Outputs Structure (All Outputs Except $F=0$ )


Figure 3. Output Structure ( $\mathrm{F}=0$ Only)

## TEST CIRCUIT LOAD



Figure 4. Switching Test Circuits

## ORDERING INFORMATION



Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) Compliant to MIL-STD-883, Class B

Plastic DIP
CERDIP
LCC

Four-Bit Microprocessor Slice
High-Speed Four-Bit Microprocessor Slice Ultra-High-Speed Four-Bit CMOS Microprocessor Slice

## FEATURES:

- Low-power CEMOSTm
- ICC (max.)

Military: 90 mA
Commercial: 75mA

- Fast
- IDT39C10B matches 2910A speeds
- IDT39C10C 30\% speed upgrade
- 33-Deep stack
- Accommodates highly nested loops and subroutines
- 12-bit address width
- 12-bit internal loop counter
- 16 powerful microinstructions
- Three output enables control 3-way branch
- Available in 40-pin DIP and 44-pin LCC/PLCC
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-87708 is listed on this function. Refer to Section 2/page 2-4.


## DESCRIPTION:

The IDT39C10 microprogram sequencers are designed for use in high-performance microprogram state machines. These
microprogram sequencers are intended for use in controlling the sequence of microinstructions executed in the microprogram memory. The IDT39C10s provide several conditional branch instructions that allow branching to any microinstruction within the 4 K microword address space. A 33-deep last-in/first-out stack provides for a very powerful microprogram subroutine return linkage and looping capability. With this depth of a microprogram return stack, the microprogrammer has maximum flexibility in nesting subroutines and loops. The counter contained in the IDT39C10s provides for microinstruction loop counts of up to 4096, in terms of total count length.

The IDT39C10s provide a 12 -bit address to the microprogrammemory. This microprogram sequencer selects one of four sources for the address. These are (1) the microprogram address register, (2) external direct input, (3) internal register counter and (4) the 33-deep LIFO stack. The microprogram counter usually contains an address that is one greater than the microinstruction currently being executed in the microprogram pipeline register.

The IDT39C10s are fabricated using CEMOS, a CMOS technology designed for high-performance and high-reliability. The devices are pin-compatible, performance-enhanced, functional replacements for the 2910A.

FUNCTIONAL BLOCK DIAGRAM


[^1]
## PIN CONFIGURATIONS



PIN DESCRIPTIONS

| Pin Name | I/O | Description |
| :---: | :---: | :---: |
| DI | 1 | Direct input to register/counter and multiplexer Do is LSB. |
| 11 | 1 | Selects one-of-sixteen instructions. |
| $\overline{\mathrm{CC}}$ | 1 | Used as test criterion. Past test is a LOW on CC. |
| $\overline{C C E N}$ | 1 | Whenever the signal is HIGH, $\overline{\mathrm{CC}}$ is ignored and the operates as though $\overline{C C}$ were true (LOW). |
| Cl | I | Low order carry input to incrementer for microprogram counter. |
| $\overline{\mathrm{RLD}}$ | 1 | When LOW forces loading of register/ counter regardless of instruction or condition. |
| $\overline{\mathrm{OE}}$ | I | Three-state control of Yı outputs. |
| CP | 1 | Triggers all internal state changes at LOW-to-HIGH edge. |
| Yı | 0 | Address to microprogram memory. Yo is LSB, $\mathrm{Y}_{11}$ is MSB. |
| $\overline{\text { FULL }}$ | 0 | Indicates that 33 items are on the stack. |
| $\overline{\text { PL }}$ | 0 | Can select \#1 source (usually Pipeline Register) as direct input source. |
| $\overline{\text { MAP }}$ | 0 | Can select \#2 source (usually Mapping PROM or PLA) as direct input source. |
| VECT | 0 | Can select \#3 source (for example, Interrupt Starting Address) as direct input source. |

## PRODUCT DESCRIPTION

The IDT39C10s are high-performance CMOS microprogram sequencers that are intended for use in very high-speed microprogrammable microprocessor applications. The sequencers allow for direct control of up to 4 K words of microprogram.

The heart of the microprogram sequencers is a 4-input multiplexer that is used to select one of four address sources to select the next microprogram address. These address sources include the register/counter, the direct input, the microprogram counter or the stack as the source for the address of the next microinstruction.

The register/counter consists of twelve D-type flip-flops which can contain either an address or a count. These edgetriggered flip-flops are under the control of a common clock enable, as well as the four microinstruction control inputs. When the load control (RLD) is LOW, the data at the D inputs is loaded into this register on the LOW-to-HIGH transition of the clock. The output of the register/counter is available at the multiplexer as a possible next address source for the microcode. Also, the terminal count output associated with the register/counter is available at the internal instruction PLA to be used as condition code input for some of the microinstructions. The IDT39C10s contain a microprogram counter that usually contains the address of the next microinstruction compared to that currently being executed. The microprogram counter actually consists of a 12-bit incrementer followed by a 12 -bit register. The microprogram counter will increment the address coming out of the sequencer going to the microprogram memory if the carry-in input to this counter is HIGH ; otherwise, this address will be loaded into the microprogram counter. Normally, this carry-in input is set to the logic HIGH state so that the incrementer will be active. Should the carry-in input be set LOW, the same address is loaded into the microprogramcounter. This is a technique that can be used to allow execution of the same microinstruction several times.

There are twelve D-inputs on the IDT39C10s that go directly to the address multiplexer. These inputs are used to provide a branch address that can come directly from the microcode or some other external source. The fourth input available to the multiplexer for next address control is the 33deep, 12 -bit wide LIFO stack. The LIFO stack provides return address linkage for subroutines and loops. The IDT39C10s contain a built-in stack pointer that always points to the last stack location written. This allows for stack reference operations, usually called loops, to be performed without popping the stack.

The stack pointer internal to the IDT39C10s is actually an up/down counter. During the execution of microinstructions one, four and five, the PUSH operation may occur depending on the state of the condition code input. This causes the stack pointer to be incremented by one and the stack to be written with the required return linkage (the value contained in the microprogram counter). On the microprogram cycle following the PUSH, this new return linkage data that was in the microprogram counter is now at the new location pointed to by
the stack pointer. Thus, any time the multiplexer looks at the stack, it will see this data on the top of the stack.

During five different microinstructions, a pop operation associated with the stack may occur. If the pop occurs, the stack pointer is decremented at the next LOW-to-HIGH transition of the clock. A pop decrements the stack pointer which is the equivalent of removing the old information from the top of the stack.

The IDT39C10s are designed so that the stack pointer linkage allows any sequence of pushes, pops or stack references to be used. The depth of the stack can grow to a full 33 locations. After adepth of 33 is reached, the FULLoutput goes LOW. If further PUSHes are attempted when the stack is full, the stack information at the top of the stack will be destroyed but the stack pointer will not end around. It is necessary to initialize the stack pointer when power is first turned on. This is performed by executing a RESET instruction (Instruction 0). This sets the stack pointer to the stack empty position - the equivalent depth of zero. Similarly, a pop from an empty stack may place unknown data on the $Y$ outputs, but the stack pointer is designed not to end around. Thus, the stack pointer will remain at the 0 or stack empty location if a pop is executed while the stack is already empty.

The IDT39C10s' internal 12-bit register/counter is used during microinstructions eight, nine and fifteen. During these instructions, the 12-bit counter acts as a down counter and the terminal count (count $=0$ ) is used by the internal instruction PLA as an input to control the microinstruction branch test capability. The design of the internal counter is such that, if it is preloaded with a number N and then this counter is used in a microprogram loop, the actual sequence in the loop will be executed $N+1$ times. Thus, it is possible to load the counter with a count of 0 and this will result in the microcode being executed one time. The 3-way branch microinstruction, Instruction 15, uses both the loop counter and the external condition code input to control the final source address from the Y outputs of the microprogram sequencer. This 3-way branch may result in the next address coming from the D inputs, the stack or the microprogram counter.

The IDT39C10s provide a 12-bit address at the $Y$ outputs that are under control of the $\overline{\mathrm{OE}}$ input. Thus, the outputs can be put in the three-state mode, allowing the writable control store to be loaded or certain types of external diagnostics to be executed.

In summary, the IDT39C10s are the most powerful microprogram sequencers currently available. They provide the deepest stack, the highest performance and the lowest power dissipation for today's microprogrammed machine design.

## IDT39C10 OPERATION

The IDT39C10s are CMOS pin-compatible implementations of the Am2910 and 2910A microprogram sequencers. The IDT39C10's microprogram is functionally identical except that it provides a 33-deep stack to give the microprogrammer more capability in terms of microprogram subroutines and microprogram loops. The definition of each microprogram instruction is shown in the table of instructions. This table
shows the results of each instruction in terms of controlling the multiplexer, which determines the Y outputs, and in controlling the signals that can be used to enable various branch address sources ( $\overline{\mathrm{PL}}, \overline{\mathrm{MAP}}, \overline{\mathrm{VECT}}$ ). The operation of the register/ counter and the 33-deep stack after the next LOW-to-HIGH transition of the clock. The internal multiplexer is used to select which of the internal sources is used to drive the $Y$ outputs. The actual value loaded into the microprogram counter is either identical to the Y output or the Y output value is incremented by 1 and placed in the microprogram counter. This function is under the control of the carry inputs. For each of the microinstruction inputs, only one of the three outputs ( $\overline{\mathrm{PL}}, \overline{\mathrm{MAP}}$, or $\overline{\mathrm{VECT}}$ ) will be LOW. Note that this function is not determined by any of the possible condition code inputs. These outputs can be used to control the three-state selection of one of the sources for the microprogram branches.

Two inputs, $\overline{\mathrm{CC}}$ and $\overline{\mathrm{CCEN}}$, can be used to control the conditional instructions. These are fully defined in the table of instructions. The RLD input can be used to load the internal register/counter at any time. When this input is LOW, the data at the D inputs will be loaded into this register/counter on the LOW-to-HIGH transition of the clock. Thus, the $\overline{\mathrm{RLD}}$ input overrides the internal hold or decrement operations specified by the various microinstructions. The $\overline{\mathrm{OE}}$ input is normally LOW and is used as the three-state enable for the $Y$ outputs. The internal stack in the IDT39C10s is a last-in/first-out memory that is 12 -bits in width and 33 words deep. It has a stack pointer that addresses the stack and always points to the value currently on the top of the stack. When instruction 0 (RESET) is executed, the stack pointer is initialized to the top of the stack which is, by definition, the stack empty condition. Thus, the contents of the top of the stack are undefined until the forced PUSH occurs. A pop performed while the stack is empty will not change the stack pointer in any way; however, it will result in unknown data at the Y outputs.

By definition, the stack is full any time 33 more pushes than pops have occurred since the stack was last empty. When this happens, the Full Flag will go LOW. This signal first goes LOW on the microcycle after the 33 pushes occur. When this signal is LOW, no additional pushes should be attempted or the information on the top of the stack will be lost.

## THE IDT39C10 INSTRUCTION SET

This data sheet contains a block diagram of the IDT39C10 microprogram sequencers. As can be seen, the devices are controlled by a 4 -bit microinstruction word ( $13-10$ ). Normally, this word is supplied from one 4-bit field of the microinstruction word associated with the entire state machine system. These four bits provide for the selection of one of the sixteen powerful instructions associated with selecting the address of the next microinstruction. Unused $Y$ outputs can be left open; however, the corresponding most significant $D$ inputs should be tied to ground for smaller microwords. This is necessary to make sure the internal operation of the counter is proper should less than 4 K of microcode be implemented. As shown in the block diagram, the internal instruction PLA uses the four instruction inputs as well as the $\overline{\mathrm{CC}}, \overline{\mathrm{CCEN}}$ and the internal counter $=0$ line for controlling the sequencer. This internal
instruction PLA provides all of the necessary internal control signals to control each particular part of the microprogram sequencer. The next address at the Youtputs of the IDT39C10s can be from one of four sources. These include the internal microprogram counter, the last-in/first-out stack, the register/ counter and the direct inputs.

The following paragraphs will describe each instruction associated with the IDT39C10s. As a part of the discussion, an example of each instruction is shown in Figure 1. The purpose of the examples is to show microprogramflow. Thus, in each example the microinstruction currently being executed has a circle around it. That is, this microinstruction is assumed to be the contents of the pipeline register at the output of the microprogram memory. In these drawings, each of the dots refers to the time that the contents of the microprogram memory word would be in the pipeline register and is currently being executed.

## INSTRUCTION 0 - <br> JUMP 0 (JZ)

This instruction is used at power up time or at any restart sequence when the need is to reset the stack pointer and jump to the very first address in microprogram memory. The Jump 0 instruction does not change the contents of the register/ counter.

## INSTRUCTION 1 - <br> CONDITIONAL JUMP TO SUBROUTINE (CJS)

The Conditional Jump to Subroutine Instruction is the one used to call microprogram subroutines. The subroutine address will be contained in the pipeline register and presented at the $D$ inputs. If the condition code test is passed, a branch is taken to the subroutine. Referring to the flow diagram for the IDT39C10s shown in Figure 1, we see that the content of the microprogram counter is 68 . This value is pushed onto the stack and the top of stack pointer is incremented. If the test is failed, this Conditional Jump to Subroutine instruction behaves as a simple continue. That is, the content of microinstruction address 68 is executed next.

## INSTRUCTION 2 -

JUMP MAP (JMAP)
This sequencer instruction can be used to start different microprogram routines based on the machine instruction opcode. This is typically accomplished by using a mapping PROM as an input to the $D$ inputs on the microprogram sequencer. The JMAP instruction branches to the address appearing on the D inputs. In the flow diagram shown in Figure 1, we see that the branch actually will be the contents of microinstruction 85 and this instruction will be executed next.

## INSTRUCTION 3 -

## CONDITIONAL JUMP PIPELINE (CJP)

The simplest branching control available in the IDT39C10 microprogram sequencers is that of conditional jump to address. In this instruction, the jump address is usually contained in the microinstruction pipeline register and presented to the D inputs. If the test is passed, the jump is
taken. If the test fails, this instruction executes as a simple continue. In the example shown in the flow diagram of Figure 1 , we see that if the test is passed, the next microinstruction to be executed is the content of address 25. If the test is failed, the microcode simply continues to the contents of the next instruction.

## INSTRUCTION 4 PUSH/CONDITIONAL LOAD COUNTER (PUSH)

With this instruction, the counter can be conditionally loaded during the same instruction that pushes the current value of the microprogram counter on to the stack. Under any condition independent of the conditional testing, the microprogram counter is pushed on to the stack. If the conditional test is passed, the counter will be loaded with the value on the $D$ inputs to the sequencer. If the test fails, the contents of the counterwill not change. The PUSH/Conditional Load Counter instruction is used in conjunction with the loop instruction(Instruction 13), the repeat file based on the counter instruction (Instruction 9) or the 3-way branch instruction (Instruction 15).

INSTRUCTION 5 -

## CONDITIONAL JUMP TO SUBROUTINE

## R/PL (JSRP)

Subroutines may be called by a Conditional Jump Subroutine from the internal register or from the external pipeline register. In this instruction, the contents of the microprogram counter are pushed on the stack and the branch address for the subroutine call will taken from either the internal register/ counter or the external pipeline register presented to the $D$ inputs. If the conditional test is passed, the subroutine address will be taken from the pipeline register. If the conditional test fails, the branch address is taken from the internal register/counter. An example of this is shown in the flow diagram of Figure 1.

## INSTRUCTION 6 - <br> CONDITIONAL JUMP VECTOR (CJV)

The Conditional Jump Vector instruction is similar to the Jump Map instruction in that it allows a branch operation to a microinstruction as defined from some external source, except that it is conditional. The Jump Map instruction is unconditional. If the conditional test is passed, the branch is taken to the new address on the Dinputs. If the conditional test is failed, no branch is taken but rather the microcode simply continues to the next sequential microinstruction. When this instruction is executed, the VECT output is LOW unconditionally. Thus, an external 12-bit field can be enabled on to the $D$ inputs of the microprogram sequencer.

## INSTRUCTION 7 - <br> CONDITIONAL JUMP R/PL (JRP)

The Conditional Jump register/counter or external pipeline register always causes a branch in microcode. This jump will be to one of two different locations in the microcode address space. If the test is passed, the jump will be to the address presented on the $D$ inputs to the microprogram sequencer. If the conditional test fails, the branch will be to the address contained in the internal register/counter.

## INSTRUCTION 8 -

REPEAT LOOP COUNTER NOT EQUAL TO 0 (RFCT)
This instruction utilizes the loop counter and the stack to implement microprogrammed loops. The start address for the loop would be initialized by using the PUSH/Conditional Load Counter instruction. Then, when the repeat loop instruction is executed, if the counter is not equal to 0 , the next microword address will be taken from the stack. This will cause a loop to be executed as shown in the Figure 1 flow diagram. Each time the microcode sequence goes around the loop, the counter is decremented. When the counter reaches 0 , the stack will be popped and the microinstruction address will be taken from the microprogram counter. This instruction performs a timed wait or allows a single sequence to be executed the desired number of times. Remember, the actual number of loops performed is equal to the value in the counter plus 1.

## INSTRUCTION 9 - <br> REPEAT PIPELINE COUNTER NOT EQUAL TO 0 (RPCT)

This instruction is another technique for implementing a loop using the counter. Here, the branch address for the loop is contained in the pipeline register. This instruction does not use the stack in any way as a part of its implementation. As long as the counter is not equal to 0 , the next microword address will be taken from the D inputs of the microprogram sequencer. When the counter reaches 0 , the internal multiplexer will select the address source from the microprogram counter, thus causing the microcode to continue on and leave the loop.

## INSTRUCTION 10 - <br> CONDITIONAL RETURN (CRTN)

The Conditional Return instruction is used for terminating subroutines. The fact that it is conditional allows the subroutine either to be ended or to continue. If the conditional test is passed, the address of the next microinstruction will be taken from the stack and it will be popped. If the conditional test fails, the next microinstruction address will come from the internal microprogram counter. This is depicted in the flow diagram of Figure 1. It is important to remember that every subroutine call must somewhere be followed by a return from subroutine call in order to have an equal number of pushes and pops on the stack.

## INSTRUCTION 11 - <br> CONDITIONAL JUMP PIPELINE AND POP (CJPP)

The Conditional Jump Pipeline and Pop instruction is a technique for exiting a loop from within the middle of the loop. This is depicted fully in the flow diagram for the IDT39C10s as shown in Figure 1. The conditional test input for this instruction results in a branch being taken if the test is passed. The address selected will be that on the D inputs to the microprogram sequencer and, since the loop is being terminated, the stack will be popped. Should the test be failed on the conditional test inputs, the microprogram will simply continue to the next address as taken from the microprogram counter. The stack will not be affected if the conditional test input is failed.

## INSTRUCTION 12 -

## LOAD COUNTER AND CONTINUE (LDCT)

The Load Counter and Continue instruction is used to place a value on the D inputs in the register/counter and continue to the next microinstruction.

## INSTRUCTION 13 -

TEST END OF LOOP (LOOP)
The Test End of Loop instruction is used as a last instruction in a loop associated with the stack. During this instruction, if the conditional test input is failed, the loop branch address will be that on the stack. Since we may go around the loop a number of times, the stack is not popped. If the conditional test input is passed, then the loop is terminated and the stack is popped. Notice that the loop instruction requires a PUSH to be performed at the instruction immediately prior to the loop return address. This is necessary so as to have the correct address on the stack before the loop operation. It is for this reason that the stack pointer always points to the last thing written on the stack.

## INSTRUCTION 14 -

## CONTINUE (CONT)

Continue is a simple instruction where the address for the microinstruction is takenfrom the microprogram counter. This instruction simply causes sequential program flow to the next microinstruction in microcode memory.

## INSTRUCTION 15 -

## THREE WAY BRANCH (TWB)

The Three-Way Branch instruction is used for looping while waiting for a conditional event to come true. If the event does not come true after some number of microinstructions, then a branch is taken to another microprogram sequence. This is
depicted in Figure 1 showing the IDT39C10's flow diagram and is also described infull detail inthe IDT39C10's instruction operational summary. Operation of the instruction is such that any time the external conditional test input is passed, the next microinstruction will be that associated with the program counter and the loop will be left. The stack is also popped. Thus, the external test input overrides the other possibilities. Should the external conditional test input not be true, the rest of the operation is controlled by the intemal counter. If the counter is not equal to 0 , the loop is taken by selecting the address on the top of the stack as the address out of the $Y$ outputs of the IDT39C10s. In addition, the counter is decremented. Should the external conditional test input be failed and the counter also have counted to 0 , this instruction "times out". The result is that the stack is popped and a branch is taken to the address presented to the D inputs of the IDT39C10 microprogram sequencers. This address is usually provided by the external pipeline register.

## CONDITIONAL TEST

Throughout this discussion we have talked about microcode passing the conditional test. There are actually two inputs associated with the conditional test input. These include the $\overline{\text { CCEN }}$ and the $\overline{\text { CC }}$ inputs. The $\overline{\text { CCEN }}$ input is a condition code enable. Whenever the $\overline{\text { CCEN }}$ input is HIGH, the $\overline{\mathrm{CC}}$ input is ignored and the device operates as though the $\overline{\mathrm{CC}}$ input were true (LOW). Thus, a fail of the external test condition can defined as $\overline{C C E N}$ equals LOW and $\overline{\mathrm{CC}}$ equals HIGH. A pass condition is defined as a $\overline{\text { CCEN }}$ equal to HIGH or a $\overline{\mathrm{CC}}$ equal to LOW. It is important to recognize the full function of the condition code enable and the condition code inputs in order to understand when the test is passed or failed.

## IDT39C10 INSTRUCTION OPERATIONAL SUMMARY

| 13-10 | Mnemonic | CC | Counter Test | Stack | Address Source | Register/ Counter | Enable Select |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | JZ | X | X | CLEAR | 0 | NC | $\overline{\text { FL }}$ |
| 1 | CJS | PASS FAlI | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | $\begin{aligned} & \text { PUSH } \\ & \text { NC } \end{aligned}$ | $\stackrel{\mathrm{D}}{\mathrm{PC}}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ | $\overline{\text { PL }}$ |
| 2 | JMAP | X | X | NC | D | NC | $\overline{\text { MAP }}$ |
| 3 | C.JP | PASS FAIL | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \hline \text { NC } \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{PC} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\overline{P L}$ |
| 4 | PUSH | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | PUSH PUSH | $\begin{aligned} & \mathrm{PC} \\ & \mathrm{PC} \end{aligned}$ | $\begin{aligned} & \text { LOAD } \\ & \text { NC } \end{aligned}$ | $\frac{\overline{P L}}{\text { PL }}$ |
| 5 | JSRP | PASS FAIL | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | PUSH <br> PUSH | $\begin{aligned} & \hline D \\ & R \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\overline{P L}$ |
| 6 | CJV | PASS FAll | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ | $\begin{gathered} \mathrm{D} \\ \mathrm{PC} \end{gathered}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ | VECT |
| 7 | JRP | PASS FAIL | $\begin{aligned} & \mathrm{X} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ | $\begin{aligned} & \hline D \\ & R \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\overline{\text { PL }}$ |
| 8 | RFCT | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{gathered} =0 \\ \mathrm{NOT}=0 \end{gathered}$ | $\begin{aligned} & \mathrm{POP} \\ & \mathrm{NC} \end{aligned}$ | $\begin{gathered} \text { PC } \\ \text { STACK } \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{DEC} \end{aligned}$ | $\frac{\overline{P L}}{P L}$ |
| 9 | RPCT | $\begin{aligned} & \hline x \\ & X \\ & \hline \end{aligned}$ | $\begin{gathered} =0 \\ \text { NOT }=0 \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{PC} \\ \mathrm{D} \end{gathered}$ | $\begin{gathered} \mathrm{NC} \\ \mathrm{DEC} \end{gathered}$ | $\overline{P L}$ |
| 10 | CRTN | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \hline x \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { POP } \\ & \text { NC } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { STACK } \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \\ & \hline \end{aligned}$ | $\overline{\overline{P L}}$ |
| 11 | CJPP | PASS FAIL | $\begin{aligned} & \hline x \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{POP} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{PC} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \\ & \hline \end{aligned}$ | $\frac{\overline{P L}}{P L}$ |
| 12 | LDCT | X | X | NC | PC | LOAD | $\overline{\text { PL }}$ |
| 13 | LOOP | PASS FAIL | $\begin{aligned} & \hline X \\ & \mathrm{X} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { POP } \\ & \text { NC } \end{aligned}$ | $\begin{gathered} \text { PC } \\ \text { STACK } \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \\ & \hline \end{aligned}$ | $\overline{\overline{P L}}$ |
| 14 | CONT | X | X | NC | PC | NC | $\overline{p L}$ |
| 15 | TWB | PASS <br> PASS <br> FAIL <br> FAIL | $\begin{gathered} =0 \\ \text { NOT }=0 \\ =0 \\ \text { NOT }=0 \end{gathered}$ | $\begin{aligned} & \text { POP } \\ & \text { POP } \\ & \text { POP } \\ & \text { NC } \end{aligned}$ | $\begin{gathered} \text { PC } \\ \text { PC } \\ D \\ \text { STACK } \\ \hline \end{gathered}$ | NC DEC NC DEC | $\frac{\overline{P L}}{\overline{P L}}$ |

NC = No Charge; DEC = Decrement

| 0 Jump Zero (JZ) | 1 Cond JSB PL (CJS) | 2 Jump Map (JMAP) |
| :---: | :---: | :---: |
| 3 Cond Jump PL (CJP) | 4 Push/Cond LD CNTR (PUSH) | 5 Cond JSB R/PL (JSRP) |
| 6 Cond Jump Vector (CJV) | 7 Cond JUMP R/PL (JRP) | $\left.\begin{array}{l}30 \\ 31 \\ 32 \\ 33 \\ 34\end{array}\right\}$ |
| 8 Repeat Loop, CNTR $\neq 0$ (RFCT) | 9 Repeat PL, CNTR $\neq 0$ (RPCT) | 10 Cond Return (CRTN) |
| 11 Cond Jump PL \& POP (CJPP) | 12 LD CNTR \& Continue (LDCT) |  |
|  |  | 13 Test End Loop (LOOP) |
| 14 Continue (CONT) | 15 Three-Way Branch (TWB) | 67 68 69 70 71 72 |

Figure 1. IDT39C10B Flow Diagrams

## IDT39C10 INSTRUCTIONS

| 13-10 | Mnemonic | Name | Reg/ Cntr Contents | FAIL.$\overline{C C E N}=\mathrm{LOW} \text { and CC }=\mathrm{HIGH}$ |  | PASS <br> $\overline{C C E N}=\mathrm{HIGH}$ and $\overline{C C}=$ LOW |  | Reg/ Cntr | Enable |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Y | Stack | Y | Stack |  |  |
| 0 | JZ | Jump Zero | X | 0 | CLEAR | 0 | CLEAR | HOLD | $\overline{\text { PL }}$ |
| 1 | CJS | Cond JSP PL | X | PC | HOLD | D | PUSH | HOLD | $\overline{\text { PL }}$ |
| 2 | JMAP | Jump Map | X | D | HOLD | D | HOLD | HOLD | $\overline{\text { MAP }}$ |
| 3 | CJP | Cond Jump PL | X | PC | HOLD | D | HOLD | HOLD | $\overline{\text { PL }}$ |
| 4 | PUSH | PUSH/Cond Ld Cntr | X | PC | PUSH | PC | PUSH | (1) | $\overline{\text { PL }}$ |
| 5 | JSRP | Cond JSB R/PL | X | R | PUSH | D | PUSH | HOLD | $\overline{\text { PL }}$ |
| 6 | CJV | Cond Jump Vector | X | PC | HOLD | D | HOLD | HOLD | VECT |
| 7 | JRP | Cond Jump R/PL | x | R | HOLD | D | HOLD | DEC | FL |
| 8 | RFCT | Repeat Loop, CNTR $\neq 0$ | $\neq 0$ | F | HOLD | F | HOLD | DEC | $\overline{\text { P }}$ |
|  |  |  | = 0 | PC | POP | PC | POP | HOLD | PL |
| 9 | RPCT | Repeat PL, CNTR $\neq 0$ | $\neq 0$ | D | HOLD | D | HOLD | DEC | $\overline{\text { PL }}$ |
|  |  |  | $=0$ | PC | HOLD | PC | HOLD | HOLD | $\overline{\text { PL }}$ |
| 10 | CRTN | Cond RTN | X | PC | HOLD | F | POP | HOLD | PL |
| 11 | CJPP | Cond Jump PL \& POP | X | PC | HOLD | D | POP | HOLD | $\stackrel{\text { PL }}{ }$ |
| 12 | LDCT | LD Contr \& Continue | X | PC | HOLD | PC | HOLD | LOAD | $\overline{\text { PL }}$ |
| 13 | LOOP | Test End Loop | X | F | HOLD | PC | POP | HOLD | $\overline{\text { PL }}$ |
| 14 | CONT | Continue | X | PC | HOLD | PC | HOLD | HOLD | $\overline{\text { PL }}$ |
| 15 | TWB | Three-Way Branch | $\neq 0$ | F | HOLD | PC | POP | DEC | PL |
|  |  |  | = 0 | D | POP | PC | POP | HOLD | FL |

NOTE:

1. If $\overline{C C E N}=$ LOW and $\overline{C C}=$ HIGH, hold; else load. $X=$ Don't Care.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| Vcc | Power Supply <br> Voltage | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | -0.5 to <br> $\mathrm{Vcc}+0.5$ | -0.5 to <br> $\mathrm{Vcc}+0.5$ | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 1.0 | 1.0 | W |
| IOUT | DC Output Current | 30 | 30 | mA |

NOTE:
2589 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter (1) | Conditions | Typ. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 5 | pF |
| COUT | Output Capacitance | Vour $=0 \mathrm{~V}$ | 7 | pF |
| NOTE: |  |  |  |  |

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{VLC}=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level ${ }^{(4)}$ |  |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level ${ }^{(4)}$ |  |  | - | - | 0.8 | V |
| 1 IH | Input HIGH Current | Vcc = Max., VIN = Vcc |  |  | - | 0.1 | 5 | $\mu \mathrm{A}$ |
| 1 L | Input LOW Current | $\mathrm{VcC}=$ Max., VIN = GND |  |  | - | -0.1 | -5 | $\mu \mathrm{A}$ |
| VOH | Output HIGH Voltage | $\begin{aligned} & \text { VcC = Min. } \\ & \text { VIN }=\text { VIH or VIL } \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA} \mathrm{Mil}$. |  | 2.4 | 4.3 | - |  |
|  |  |  | $1 \mathrm{OH}=-15 \mathrm{~mA}$ Com'l. |  | 2.4 | 4.3 | - |  |
| VoL | Output LOW Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\mathrm{lOL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  |  | $\mathrm{IOL}=20 \mathrm{~mA} \mathrm{Mil}$. |  | - | 0.3 | 0.5 |  |
|  |  |  | IOL $=24 \mathrm{~mA}$ Com'l. |  | - | 0.3 | 0.5 |  |
| loz | Off State (High Impedance) Output Current | $\mathrm{VcC}=$ Max. | $\mathrm{V}_{0}=0 \mathrm{~V}$ |  | - | -0.1 | -10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{0}=\mathrm{Vcc}^{\text {(max. }}$ ) |  | - | 0.1 | 10 |  |
| los | Output Short Circuit Current | $\mathrm{Vcc}=$ Max., Vout $=0 \mathrm{~V}^{(3)}$ |  |  | -30 | - | - | mA |
| ICCOH | Quiescent Power Supply Current $\mathrm{CP}=\mathrm{H}$ | $\begin{aligned} & V C C=\text { Max. } \\ & V H C \leq V I H, V I L \leq V L C \\ & f C P=0, C P=H \end{aligned}$ |  |  | - | 35 | 50 | mA |
| ICCQL | Quiescent Power Supply Current $C P=L$ | $\begin{aligned} & V C C=M a x . \\ & V H C \leq V I H, V_{I L} \leq V L C \\ & f C P=0, C P=L \end{aligned}$ |  |  | - | 35 | 50 | mA |
| ICCT | Quiescent Input Power Supply ${ }^{(5)}$ Current (per Input @ TTL High) | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{V} I \mathrm{H}=3.4 \mathrm{~V}, \mathrm{fCP}=0$ |  |  | - | 0.3 | 0.5 | $\begin{aligned} & \mathrm{mA} / \\ & \text { Input } \end{aligned}$ |
| ICCD | Dynamic Power Supply Current | $\begin{aligned} & \text { VcC }=\text { Max. } \\ & \text { VHC } \leq V I H, ~ V I L \leq V L C \\ & \text { Outputs Open, } \overline{O E}=1 \end{aligned}$ |  | MIL. | - | 1.0 | 3.0 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
|  |  |  |  | COM'L. | - | 1.0 | 1.5 |  |
| ICC | Total Power Supply Current ${ }^{(6)}$ | $\begin{aligned} & \text { VCC }=\text { Max., } \mathrm{fCP}=10 \mathrm{MHz} \\ & \text { Outputs Open, } \overline{\mathrm{OE}}=\mathrm{L} \\ & \mathrm{CP}=50 \% \text { Duty cycle } \\ & \text { VHC } \leq \text { VIH, VIL } \leq \text { VLC } \end{aligned}$ |  | MIL. | - | 45 | 80 | mA |
|  |  |  |  | COM'L. | - | 45 | 65 |  |
|  |  | $\begin{aligned} & \text { VCC }=\text { Max., fCP }=10 \mathrm{MHz} \\ & \text { Outputs Open, } \overline{\mathrm{OE}}=\mathrm{L} \\ & C P=50 \% \text { Duty cycle } \\ & \mathrm{VIH}=3.4 \mathrm{~V}, \mathrm{VIL}=0.4 \mathrm{~V} \end{aligned}$ |  | MIL. | - | 50 | 90 |  |
|  |  |  |  | COM'L. | - | 50 | 75 |  |

## NOTES:

1. For conditions shown as Max. or Min. use appropriate value specified under Electrical Characteristics.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading, not production tested.
3. Not more than one output should be shorted at one time. Duration of the circuit test should not exceed one second.
4. These input levels should only be static tested in a noise-free environment.
5. ICCT is derived by measuring the total current with all the inputs tied together at 3.4 V , subtracting out IccaH, then dividing by the total number of inputs.
6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTLinput levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
$\mathrm{ICC}=\mathrm{ICCOH}(\mathrm{CDH})+\mathrm{ICCOL}(1-\mathrm{CDH})+\operatorname{ICCT}(\mathrm{NT} \times \mathrm{DH})+\mathrm{ICCD}$ (fCP)
CDH $=$ Clock duty cycle high period
DH = Data duty cycle TTL high period ( V IN $=3.4 \mathrm{~V}$ )
$N T=$ Number of dynamic inputs driven at TTL levels
$\mathrm{fCP}=$ Clock input frequency

## CMOS TESTING CONSIDERATIONS

There are certain testing considerations which must be taken into account when testing high-speed CMOS devices in an automatic environment. These are:

1) Proper decoupling at the test head is necessary. Placement of the capacitor set and the value of capacitors used is critical in reducing the potential erroneous failures resulting from large Vcc current changes. Capacitor lead length must be short and as close to the DUT power pins as possible.
2) All input pins should be connected to a voltage potential during testing. If left floating, the device may begin to oscillate causing improper device operation and possible latchup.

## IDT39C10C AC ELECTRICAL CHARACTERISTICS

## I. MINIMUM SET-UP AND HOLD TIMES

| Inputs | $\mathbf{t}$ (S) |  | $\mathbf{t}(\mathrm{H})$ |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Com'l. | Mil. | Com'l. | Mil. |  |
| $\mathrm{DI} \rightarrow \mathrm{R}$ | 6 | 7 | 0 | 0 | ns |
| $\mathrm{DI} \rightarrow \mathrm{PC}$ | 13 | 15 | 0 | 0 | ns |
| $\mathrm{I}-3$ | 23 | 25 | 0 | 0 | ns |
| $\overline{\mathrm{CC}}$ | 15 | 18 | 0 | 0 | ns |
| $\overline{\mathrm{CCEN}}$ | 15 | 18 | 0 | 0 | ns |
| Cl | 6 | 7 | 0 | 0 | ns |
| $\overline{\mathrm{RLD}}$ | 11 | 12 | 0 | 0 | ns |

## II. MAXIMUM COMBINATIONAL DELAYS

| Inputs | Y |  | $\overline{\text { PL, }} \overline{\mathrm{VECT}, \overline{M A P}}$ | $\overline{\overline{F U L L}}$ |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com'l. | Mil. | Com'l. | Mil. | Com'l. | Mil. | Unit |
|  | 12 | 15 | - | - | - | - | ns |
| $10-3$ | 20 | 25 | 13 | 15 | - | - | ns |
| $\overline{\mathrm{CC}}$ | 16 | 20 | - | - | - | - | ns |
| $\overline{\mathrm{CCEN}}$ | 16 | 20 | - | - | - | - | ns |
| CP | 28 | 33 | - | - | 22 | 25 | ns |
| $\overline{\mathrm{OE}}^{(1)}$ | $10 / 10$ | $13 / 13$ | - | - | - | - | ns |

## NOTE:

1. Enable/Disable. Disable times measure to 0.5 V change on output voltage level with $C_{L}=5 p F$. Tested at $C L=50 p F$, correlated to $5 p F$.

## III. CLOCK REQUIREMENTS

|  | Com'l. | Mil. | Unit |
| :--- | :---: | :---: | :---: |
| Minimum Clock LOW Time | 18 | 20 | ns |
| Minimum Clock HIGH Time | 17 | 20 | ns |
| Minimum Clock Period | 35 | 40 | ns |

3) Definition of input levels is very important. Since many inputs may change coincidentally, significant noise at the device pins may cause the VIL and VIH levels not to be met until the noise has settled. To allow for this testing/board induced noise, IDT recommends using VIL $\leq 0 \mathrm{~V}$ and $\mathrm{VIH} \geq$ 3V for AC tests.
4) Device grounding is extremely important for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is required. The ground plane must be sustained from the performance board to the DUT interface board. All unused interconnect pins must be properly connected to the ground pin. Heavy gauge stranded wire should be used for power wiring and twisted pairs are recommended to minimize inductance.

## IDT39C10B AC ELECTRICAL CHARACTERISTICS

## I. MINIMUM SET-UP AND HOLD TIMES

| Inputs | $\mathbf{t}(\mathbf{s})$ |  | $\mathbf{t}(\mathrm{H})$ |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Com'l. | Mil. | Com'l. | Mil. |  |
| $\mathrm{DI} \rightarrow \mathrm{R}$ | 16 | 16 | 0 | 0 | ns |
| $\mathrm{Dt} \rightarrow \mathrm{PC}$ | 30 | 30 | 0 | 0 | ns |
| $\mathrm{lo}-3$ | 35 | 38 | 0 | 0 | ns |
| $\overline{\mathrm{CC}}$ | 24 | 35 | 0 | 0 | ns |
| $\overline{\mathrm{CCEN}}$ | 24 | 35 | 0 | 0 | ns |
| Cl | 18 | 18 | 0 | 0 | ns |
| $\overline{\text { RLD }}$ | 19 | 20 | 0 | 0 | ns |

## II. MAXIMUM COMBINATIONAL DELAYS

| Inputs | Y |  | $\overline{\text { PL, }} \overline{\text { VECT, }} \overline{\text { MAP }}$ | $\overline{\text { FULL }}$ |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com'l. | Mil. | Com'l. | Mil. | Com'l. | Mil. | Unit |
|  | 20 | 25 | - | - | - | - | ns |
| lo-3 | 35 | 40 | 30 | 35 | - | - | ns |
| $\overline{\mathrm{CC}}$ | 30 | 36 | - | - | - | - | ns |
| $\overline{\mathrm{CCEN}}$ | 30 | 36 | - | - | - | - | ns |
| CP | 40 | 46 | - | - | 31 | 35 | ns |
| $\overline{\mathrm{OE}}{ }^{(1)}$ | $25 / 27$ | $25 / 30$ | - | - | - | - | ns |

NOTE: 2589 tbl 11

1. Enable/Disable. Disable times measure to 0.5 V change on output voltage level with $C L=5 p F$. Tested at $C L=50 p F$, correlated to $5 p F$.

## III. CLOCK REQUIREMENTS

|  | Com'I. | Mil. | Unit |
| :--- | :---: | :---: | :---: |
| Minimum Clock LOW Time | 20 | 25 | ns |
| Minimum Clock HIGH Time | 20 | 25 | ns |
| Minimum Clock Period | 50 | 51 | ns |

## IDT39C10B INPUT/OUTPUT INTERFACE CIRCUIT



Figure 2. Input Structure

## TEST LOAD CIRCUIT



| Test | Swltch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All other Tests |  |

DEFINITIONS
2589 to 14
$C_{L}=$ Load capacitance: includes jig and probe capacitance
RT = Termination resistance: should be equal to Zout of the Pulse Generator

Figure 4. Switching Test Circuits
2589 dww 07

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 4 |
| 2589 カl 13 |  |

## ORDERING INFORMATION



16-BIT CMOS
MICROPROCESSOR SLICE

IDT49C402 IDT49C402A IDT49C402B

## FEATURES:

- Functionally equivalent to four 2901s and one 2902
- IDT49C402B is $60 \%$ faster than four 2901Cs and one 2902A
- Expanded two-address architecture with independent, simultaneous access to two $64 \times 16$ register files
- Expanded destination functions with 8 new operations allowing Direct Data to be loaded directly into the dual-port RAM and Q Register
- Clamp diodes on all inputs provide noise suppression
- Fully cascadable
- 68-pin ceramic PGA, Plastic Leaded Chip Carrier (PLCC), and Ceramic Flatpack ( 25 mil centers)
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT49C402s are high-speed, fully cascadable 16 -bit CMOS microprocessor slice units which combine the standard functions of four 2901s and a 2902 with additional control features aimed at enhancing the performance of bitslice microprocessor designs.

The IDT49C402s include all of the normal functions associated with standard 2901 bit-slice operation: a) a 3 -bit instruction field ( $10,11, I_{2}$ ) which controls the source operand selection for the ALU; b) a 3-bit microinstruction field (I3, I4, I5) used to control the eight possible functions of the ALU;c) eight destination control functions which are selected by the microcode inputs ( $16,17,18$ ); and d) a tenth microinstruction input, Is, offering eight additional destination control functions. This 19 input, in conjunction with 16,17 and 18 , allows for shifting the $Q$ Register up and down, loading the RAM or Q Register directly from the D inputs without going through the ALU, and having the RAM A data output port available at the Y output pins of the device.

Also featured is an on-chip dual-port RAM that contains 64 -words-by-16 bits - four times the number of working registers in a 2901.

The IDT49C402s are fabricated using CEMOS ${ }^{\text {TM }}$, a CMOS technology designed for high performance and high reliability. These performance-enhanced devices feature both bipolar speed and bipolar output drive capabilities, while maintaining exceptional microinstruction speeds at greatly reduced CMOS power levels.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS





## PIN DESCRIPTIONS

| Pin Name | I/O | Description |
| :---: | :---: | :---: |
| A 0 - A5 | 1 | Six address inputs to the register file which selects one register and displays its contents through the A port. |
| Bo - B5 | I | Six address inputs to the register file which selects one of the registers in the file, the contents of which is displayed through the B port. It also selects the location into which new data can be written when the clock goes LOW. |
| $10-19$ | I | Ten instruction control lines which determine what data source will be applied to the ALU I( $0,1,2$ ), what function the ALU will perform $l(3,4,5)$ and what data is to be deposited in the Q Register or the register file $\{(6,7,8,9)$. Original 2901 destinations are selected if tg is disconnected in this mode, proper tig bias is controlled by an internal pullup resistor to Vcc. |
| Do - D15 | 1 | Sixteen-bit direct data inputs which are the data source for entering external data into the device ALU, Q Register or RAM. Do is the LSB. |
| $Y_{0}-Y_{15}$ | 0 | Sixteen three-state output lines which, when enabled, display either the sixteen outputs of the ALU or the data on the A port of the register stack. This is determined by the destination code $\{6,7,8,9)$. |
| $\overline{\mathrm{G}} / \mathrm{F}_{15}$ | 0 | A multipurpose pin which indicates the carry generate $(\overline{\mathrm{G}})$ function at the least significant and intermediate slices or as F15, the most significant ALU output (sign bit). $\bar{G} / F_{15}$ selection is controlled by the MSS pin. If MSS $=$ HIGH, F15 is enabled. If MSS = LOW, $\overline{\mathrm{G}}$ is enabled. |
| $\mathrm{F}=0$ | 0 | Open drain output which goes HIGH if the F0 - F15 ALU outputs are all LOW. This indicates that the result of an ALU operation is zero (positive logic). |
| Cn | 1 | Carry-in to the internal ALU. |
| $\mathrm{C}_{\mathrm{n}+16}$ | 0 | Carry-out of the ALU. |
| Q15 <br> RAM15 | I/O | Bidirectional lines controlled by $l(6,7,8,9)$. Both are three-state output drivers connected to the TTL-compatible inputs. When the destination code on $\mathbf{l}(6,7,8,9)$ indicates an up shift, the three-state outputs are enabled, the MSB of the Q Register is available on the Q15, pin and the MSB of the ALU output is available on the RAM15 pin. When the destination code indicates a down shift, the pins are the data inputs to the MSB of the QRegister and the MSB of the RAM. |
| Qo RAMo | I/O | Both bidirectional lines function identically to Q15 and RAM15 lines except they are the LSB of the Q Register and RAM. |
| $\overline{\overline{O E}}$ | 1 | Output enable. When pulled HIGH, the Y outputs are OFF (high impedance). When pulled LOW, the Y outputs are enabled. |
| $\overline{\text { P/OVR }}$ | 0 | A multipurpose pin which indicates the carry propagate $(\overline{\mathrm{P}})$ output for performing a carry lookahead operation or overflow (OVR) the Exclusive-OR of the carry-in and carry-out of the ALU MSB. OVR, at the most significant end of the word, indicates that the result of an arithmetic two's complement operation has overflowed into the sign bit. $\bar{P} / O V R$ selection is controlled by the MSS pin. If $M S S=H I G H$, OVR is enabled. If MSS $=L O W, \bar{P}$ is enabled. |
| CP | I | The clock input LOW-to-HIGH clock transitions will change the Q Register and the register file outputs. Clock LOW time is internally the write enable time for the $64 \times 16$ RAM. While the clock is LOW, the slave latches on the RAM outputs are closed, storing the data previously on the RAM outputs. Synchronous MASTER-SLAVE operation of the register file is achieved by this. |
| MSS | 1 | When HIGH, enables OVR and F15 on the $\overline{\mathrm{P}} / \mathrm{OVR}$ and $\overline{\mathrm{G}} / \mathrm{F} 15$ pins. When LOW, enables $\overline{\mathrm{G}}$ and $\overline{\mathrm{P}}$ on these pins. If left open, internal pullup resistor to Vcc provides declaration that the device is the most significant slice. |

## DEVICE ARCHITECTURE

The IDT49C402 CMOS bit-slice microprocessor is configured sixteen bits wide and is cascadable to any number of bits (16, 32, 48, 64). Key elements which make up this 16 -bit microprocessor slice are the 1) register file ( $64 \times 16$ dual-port RAM) with shifter; 2) ALU and 3) Q Register and shifter.

REGISTER FILE - A 16-bit data word from one of the 64 RAM registers can read from the A port as selected by the 6-bit A address field. Simultaneously, the same data word, or any other word from the 64 RAM registers, can be read from the $B$ port as selected by the 6 -bit $B$ address field. New data is written into the RAM register location selected by the B address field during the clock (CP) LOW time. Two sixteenbit latches hold the RAM A port and B port during the clock (CP) LOW time, eliminating any data races. During clock HIGH, these latches are transparent, reading the data selected by the $A$ and $B$ addresses. The RAM data input field is driven from a four-input multiplexer that selects the ALU output or the D inputs. The ALU output can be shifted up one position, down one position or not shifted. Shifting data operations involves the RAM15 and RAM0 I/O pins. For a shift up operation, the RAM shifter MSB is connected to an enabled RAM15 I/O output, while the RAMO I/O input is selected as the input to the LSB. During a shift down operation, the RAM shifter LSB is connected to an enabled RAMO I/O output, while the RAM15 I/O input is selected as the input to the MSB.

ALU - The ALU can perform three binary arithmetic and five logic operations on the two 16-bit input words $S$ and $R$. The S input field is driven from a 3-input multiplexer and the $R$ input field is driven from a 2-input multiplexer, with both having a zero source operand. Both multiplexers are controlled by the $\mathrm{I}(0,1,2)$ inputs. This multiplexer configuration enables the user to select the various pairs of the $A, B, D, Q$ and " 0 " inputs as source operands to the ALU. Microinstruction inputs ${ }^{( }(3,4$, 5) are used to select the ALU function. This high-speed ALU cascades to any word length, providing carry-in (Cn), carry-out $(\mathrm{C} n+16)$ and an open-drain ( $\mathrm{F}=0$ ) output. When all bits of the

ALU are zero, the pull-down device of $F=0$ is off, allowing a wire-OR of this pin over all cascaded devices. Multipurpose pins $\bar{G} / F_{15}$ and $\overline{\mathrm{P}} /$ OVR are aimed at accelerating arithmetic operations. For intermediate and least significant slices, the MSS pin is programmed LOW, selecting the carry-generate $(\bar{G})$ and carry propagate $(\bar{P})$ output functions to be used by carry lookahead logic. For the most significant slice, MSS is programmed HIGH, selecting the sign-bit (F15) and the two's complement overflow (OVR) output functions. The sign bit (F15) allows the ALU sign bit to be monitored without enabling the three-state ALU outputs. The overflow (OVR) output is high when the two's complement arithmetic operation has overflowed into the sign bit, as logically determined from the Exclusive -OR of the carry-in and carry-out of the most significant bit of the ALU. The ALU data outputs are available at the three-state outputs $\mathrm{Y}(0-15)$ or as inputs to the RAM register file and $Q$ register under control of the $I(6,7,8,9)$ instruction inputs.

Q REGISTER - The Q Register is a separate 16-bit file intended for multiplication and division routines and can also be used as an accumulator or holding register for other types of applications. It is driven from a 4-input multiplexer. In the no-shift mode, the multiplexer enters the ALU F output or Direct Data into the Q Register. In either the shift up or shift down mode, the multiplexer selects the $Q$ Register data appropriately shifted up or down. The Q shifter has two ports, Qo and Q15, which operate comparably to the RAM shifter. They are controlled by the $I(6,7,8,9)$ inputs.

The clock input of the IDT49C402 controls the RAM, Q Register and $A$ and $B$ data latches. When enabled, the data is clocked into the Q Register on the LOW-to-HIGH transition. When the clock is HIGH, the A and B latches are open and pass data that is present at the RAM outputs. When the clock is LOW, the latches are closed and retain the last data entered. When the clock is LOW and $l(6,7,8,9)$ define the RAM as the destination, new data will be written into the RAM file defined by the B address field.

## ALU SOURCE OPERAND CONTROL

|  | Microcode |  |  |  |  | ALU Source <br> Operands |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | I2 | I1 | lo | Octal <br> Code | R | S |  |
|  | L | L | L | 0 | A | Q |  |
| AB | L | L | H | 1 | A | B |  |
| ZQ | L | H | L | 2 | 0 | Q |  |
| ZB | L | H | H | 3 | 0 | B |  |
| ZA | H | L | L | 4 | 0 | A |  |
| DA | H | L | H | 5 | D | A |  |
| DQ | H | H | L | 6 | D | Q |  |
| DZ | H | H | H | 7 | D | 0 |  |

ALU ARITHMETIC MODE FUNCTIONS

| Octal |  | $\mathrm{Cn}_{\mathrm{n}}=\mathrm{L}$ |  | $\mathrm{Cn}_{\mathrm{n}}=\mathrm{H}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 15, 4, 3 | l2, 1, 0 | Group | Function | Group | Function |
| $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 5 \\ & 6 \end{aligned}$ | ADD | $\begin{aligned} & A+Q \\ & A+B \\ & D+A \\ & D+Q \end{aligned}$ | ADD <br> plus one | $\begin{aligned} & A+Q+1 \\ & A+B+1 \\ & D+A+1 \\ & D+Q+1 \end{aligned}$ |
| $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \end{aligned}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ | Increment | $\begin{aligned} & Q+1 \\ & B+1 \\ & A+1 \\ & D+1 \end{aligned}$ |
| $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \end{aligned}$ | Decrement | $\begin{aligned} & Q-1 \\ & B-1 \\ & A-1 \\ & D-1 \end{aligned}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ |
| $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & 1 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \end{aligned}$ | 1's Comp. | $\begin{aligned} & -Q-1 \\ & -B-1 \\ & -A-1 \\ & -D-1 \end{aligned}$ | 2's Comp. (Negate) | $\begin{aligned} & -Q \\ & -B \\ & -A \\ & -D \end{aligned}$ |
| $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 5 \\ & 6 \\ & 0 \\ & 1 \\ & 5 \\ & 6 \end{aligned}$ | Subtract (1's Comp) | $\begin{aligned} & Q-A-1 \\ & B-A-1 \\ & A-D-1 \\ & Q-D-1 \\ & A-Q-1 \\ & A-B-1 \\ & D-A-1 \\ & D-Q-1 \end{aligned}$ | Subtract (2's Comp) | $\begin{aligned} & Q-A \\ & B-A \\ & A-D \\ & Q-D \\ & A-Q \\ & A-B \\ & D-A \\ & D-Q \end{aligned}$ |

ALU FUNCTION CONTROL

| Mnemonic | Microcode |  |  |  | ALU <br> Function | Symbol |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 12 | 11 | 10 | Octal Code |  |  |
| ADD | L | L | L | 0 | R Plus S | $R+S$ |
| SUBR | L | L | H | 1 | S Minus R | S-R |
| SUBS | L | H | L | 2 | R Minus S | R-S |
| OR | L | H | H | 3 | RORS | $R \vee S$ |
| AND | H | L | L | 4 | R AND S | R ^ S |
| NOTRS | H | L | H | 5 | $\overline{\mathrm{R}}$ AND S | $\bar{R} \wedge S$ |
| EXOR | H | H | L | 6 | REX-OR S | $R \nabla \mathrm{~S}$ |
| EXNOR | H | H | H | 7 | REX-NOR S | $\overline{\mathrm{R}} \nabla \overline{\mathrm{S}}$ |

2524 tol 04

## ALU LOGIC MODE FUNCTIONS

| Octal |  | Group | Function |
| :---: | :---: | :---: | :---: |
| I5, 4, 3 | 12, 1, 0 |  |  |
| $\begin{aligned} & 4 \\ & 4 \\ & 4 \\ & 4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 5 \\ & 6 \\ & \hline \end{aligned}$ | AND | $\begin{array}{lll} A & \wedge \\ A & Q \\ D & B & A \\ D & \wedge & Q \end{array}$ |
| $\begin{aligned} & 3 \\ & 3 \\ & 3 \\ & 3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 5 \\ & 6 \\ & \hline \end{aligned}$ | OR | $A \vee Q$ <br> $A \vee B$ <br> D V A <br> D $\vee \mathrm{Q}$ |
| $\begin{aligned} & 6 \\ & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 5 \\ & 6 \end{aligned}$ | EX-OR | $A \nabla Q$ <br> $A \nabla B$ <br> D $\nabla$ A <br> $D \nabla Q$ |
| $\begin{aligned} & 7 \\ & 7 \\ & 7 \\ & 7 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 5 \\ & 6 \end{aligned}$ | EX-NOR | $\begin{aligned} & \overline{\bar{A}} \nabla \bar{Q} \overline{\bar{A}} \\ & \bar{A} \nabla \bar{B} \\ & \bar{D} \nabla \bar{A} \\ & \bar{D} \nabla \bar{Q} \end{aligned}$ |
| $\begin{aligned} & 7 \\ & 7 \\ & 7 \\ & 7 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \end{aligned}$ | INVERT | $\begin{aligned} & \overline{\bar{Q}} \\ & \bar{B} \\ & \bar{A} \\ & \bar{D} \end{aligned}$ |
| $\begin{aligned} & 6 \\ & 6 \\ & 6 \\ & 6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \end{aligned}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ |
| $\begin{aligned} & 3 \\ & 3 \\ & 3 \\ & 3 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \end{aligned}$ | PASS | $\begin{aligned} & \mathrm{Q} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \mathrm{D} \end{aligned}$ |
| $\begin{aligned} & 4 \\ & 4 \\ & 4 \\ & 4 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 7 \end{aligned}$ | "ZERO" | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |
| $\begin{aligned} & 5 \\ & 5 \\ & 5 \\ & 5 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 5 \\ & 6 \end{aligned}$ | MASK | $\begin{aligned} & \overline{\bar{A}} \wedge Q \\ & \bar{A} \wedge B \\ & \bar{D} \wedge A \\ & \bar{D} \wedge Q \end{aligned}$ |

## SOURCE OPERAND AND ALU FUNCTION MATRIX ${ }^{(1)}$

| Octal$15,4,3$ | ALU <br> Function | \|2, 1, O Octal |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|  |  | ALU Source |  |  |  |  |  |  |  |
|  |  | A, Q | A, B | 0, Q | 0, B | 0, A | D, A | D, Q | D, 0 |
| 0 | $\begin{gathered} \mathrm{C}_{n}=\mathrm{L} \\ \text { R Plus } S \\ \mathrm{C}_{\mathrm{n}}=\mathrm{H} \end{gathered}$ | $\begin{gathered} A+Q \\ A+Q+1 \\ \hline \end{gathered}$ | $\begin{gathered} A+B \\ A+B+1 \end{gathered}$ | $\begin{gathered} Q \\ Q+1 \end{gathered}$ | $\begin{gathered} B \\ B+1 \end{gathered}$ | $\begin{gathered} A \\ A+1 \end{gathered}$ | $\begin{gathered} D+A \\ D+A+1 \end{gathered}$ | $\begin{gathered} D+Q \\ D+Q+1 \end{gathered}$ | $\begin{gathered} D \\ D+1 \end{gathered}$ |
| 1 | $\begin{gathered} C_{n}=L \\ S \text { Minus } R \\ C_{n}=H \end{gathered}$ | $\begin{gathered} Q-A-1 \\ Q-A \end{gathered}$ | $\begin{gathered} B-A-1 \\ B-A \end{gathered}$ | $Q-1$ | $\begin{gathered} B-1 \\ B \\ \hline \end{gathered}$ | $A-1$ <br> A | $\begin{gathered} A-D-1 \\ A-D \end{gathered}$ | $\begin{gathered} Q-D-1 \\ Q-D \end{gathered}$ | $\begin{gathered} -D-1 \\ -D \end{gathered}$ |
| 2 | $\mathrm{C}_{\mathrm{n}}=\mathrm{L}$ <br> R Minus S <br> $\mathrm{C}_{n}=\mathrm{H}$ | $\begin{gathered} A-Q-1 \\ A-Q \end{gathered}$ | $\begin{gathered} A-B-1 \\ A-B \end{gathered}$ | $-Q-1$ | $\begin{gathered} -B-1 \\ -B \end{gathered}$ | $\begin{gathered} -A-1 \\ -A \end{gathered}$ | $\begin{gathered} D-A-1 \\ D-A \end{gathered}$ | $\begin{gathered} D-Q-1 \\ D-Q \end{gathered}$ | $\begin{gathered} D-1 \\ D \end{gathered}$ |
| 3 | RORS | $A \vee Q$ | $A \vee B$ | Q | B | A | D $\vee 1$ | $D \vee Q$ | D |
| 4 | R AND S | $A \wedge Q$ | $A \wedge B$ | 0 | 0 | 0 | $D \wedge A$ | $\mathrm{D} \wedge \mathrm{Q}$ | 0 |
| 5 | $\overline{\mathrm{R}}$ AND S | $\overline{\mathrm{A}} \wedge \mathrm{Q}$ | $\bar{A} \wedge B$ | Q | B | A | $\overline{\mathrm{D}} \wedge \mathrm{A}$ | $\overline{\mathrm{D}} \wedge \mathrm{Q}$ | 0 |
| 6 | REX-ORS | $A \nabla Q$ | $A \nabla B$ | Q | B | A | $D \nabla A$ | D $\nabla$ Q | D |
| 7 | REX-NOR S | $\bar{A} \nabla \bar{Q}$ | $\bar{A} \nabla \bar{B}$ | $\overline{\mathrm{Q}}$ | $\bar{B}$ | $\bar{A}$ | $\overline{\mathrm{D}} \nabla \overline{\mathrm{A}}$ | $\overline{\mathrm{D}} \nabla \overline{\mathrm{Q}}$ | $\overline{\mathrm{D}}$ |

NOTE:

1. $+=$ Plus $;-=$ Minus $; \wedge=$ AND $; \nabla=E X-O R ; V=O R$.

## ALU DESTINATION CONTROL ${ }^{(1)}$

| Mnemonic | Microcode |  |  |  |  | RAM Function |  | Q Register Function |  | Y <br> Output | RAM Shifter |  | Shifter |  | Existing 2901 <br> Functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 19 | 18 | 17 | 16 | Hex Code | Shift | Load | Shift | Load |  | RAMo | RAM 15 | Co | Q15 |  |
| OREG | H | L | L | L | 8 | X | NONE | NONE | $\mathrm{F} \rightarrow \mathrm{Q}$ | F | $X$ | $X$ | $X$ | $X$ |  |
| NOP | H | L | L | H | 9 | X | NONE | $X$ | NONE | F | X | X | $X$ | X |  |
| RAMA | H | L | H | L | A | NONE | $F \rightarrow B$ | $X$ | NONE | A | $X$ | $X$ | $X$ | $X$ |  |
| RAMF | H | L | H | H | B | NONE | $F \rightarrow B$ | X | NONE | $F$ | X | X | X | X |  |
| RAMQD | H | H | L | L | C | DOWN | $\mathrm{F} / 2 \rightarrow \mathrm{~B}$ | DOWN | $\mathrm{Q} / 2 \rightarrow \mathrm{Q}$ | $F$ | Fo | $\mathrm{IN}_{15}$ | Qo | IN 15 |  |
| RAMD | H | H | L | H | D | DOWN | $F / 2 \rightarrow B$ | X | NONE | F | Fo | IN15 | Qo | X |  |
| RAMQU | H | H | H | L | E | UP | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | UP | $2 \mathrm{Q} \rightarrow \mathrm{Q}$ | F | INo | $F_{15}$ | INo | Q15 |  |
| RAMU | H | H | H | H | F | UP | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | X | NONE | F | INo | $F_{15}$ | X | Q15 |  |
| DFF | L | L | L | L | 0 | NONE | $D \rightarrow B$ | NONE | $F \rightarrow Q$ | F | X | X | X | X | New Added |
| DFA | L | L | L | H | 1 | NONE | D $\rightarrow$ B | NONE | $F \rightarrow Q$ | A | X | X | X | $\times$ | IDT49C402 |
| FDF | L | L | H | L | 2 | NONE | $F \rightarrow B$ | NONE | $\mathrm{D} \rightarrow \mathrm{Q}$ | F | $x$ | $X$ | X | X | Functions |
| FDA | L | L | H | H | 3 | NONE | $F \rightarrow B$ | NONE | $D \rightarrow Q$ | A | X | X | X | X |  |
| XQDF | L | H | L | L | 4 | X | NONE | DOWN | $Q / 2 \rightarrow Q$ | F | X | X | Qo | IN15 |  |
| DXF | L | H | L | H | 5 | NONE | $D \rightarrow B$ | X | NONE | F | X | X | Qo | X |  |
| XQUF | L | H | H | L | 6 | X | NONE | UP | $2 \mathrm{Q} \rightarrow \mathrm{Q}$ | F | X | X | INo | Q15 |  |
| XDF | L | H | H | H | 7 | X | NONE | NONE | $\mathrm{D} \rightarrow \mathrm{Q}$ | F | X | X | X | Q15 |  |

NOTE:

1. $X=$ Don't care. Electrically, the shift pin is a TTL input internally connected to a three-state output which is in the impedance state.
$B=$ Register Addressed by $B$ inputs.
UP is toward MSB; DOWN is toward LSB.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | MII. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| Vcc | Power Supply <br> Voltage | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM | Terminal Voltage <br> with Respect <br> to Ground | -0.5 to <br> Vcc +0.5 | -0.5 to <br> Vcc +0.5 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 1.5 | 1.5 | W |
| lOUT | DC Output Current | 50 | 50 | mA |

NOTE:
2524 ة) 08

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 5 | pF |
| CouT | Output Capacitance | VouT $=0 \mathrm{~V}$ | 7 | pF |

NOTE:
2524 tb 09

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic High Level ${ }^{(4)}$ |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic Low Level (4) |  | - | - | 0.8 | V |
| liH | Input HIGH Current | Vcc = Max., VIN = Vcc |  | - | 0.1 | 5 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{VCC}=$ Max., VIN = GND |  | - | -0.1 | -5 | $\mu \mathrm{A}$ |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}^{(5)}$ | - | - | - | V |
|  |  |  | $\mathrm{IOH}=-6 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}=-8 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| Vol | Output LOW Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\mathrm{IOL}=300 \mu \mathrm{~A}{ }^{(5)}$ | - | - | - | V |
|  |  |  | $\mathrm{IOL}=8 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $10 \mathrm{~L}=10 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| 102 | Off State (High Impedance) | $V C C=$ Max | $\mathrm{Vo}=0 \mathrm{~V}$ | - | -0.1 | -10 | $\mu \mathrm{A}$ |
|  | Output Current |  | $\mathrm{Vo}=\mathrm{Vcc}$ (Max.) | - | 0.1 | 10 |  |
| los | Output Short Circuit Current | $\mathrm{Vcc}=$ Max., Vout $=0 \mathrm{~V}^{(3)}$ |  | -15 | -30 | - | mA |

## NOTES:

2524 thl 10

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading, not production tested.
3. Not more than one output should be shorted at one time. Duration of the circuit test should not exceed one second.
4. These input levels should only be static tested in a noise-free environment.
5. Guaranteed by design, not production tested.

## DC ELECTRICAL CHARACTERISTICS (IDT49C402 STANDARD POWER) VERSION (Cont'd)

Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$ $\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICCOH | Quiescent Power Supply Current $C P=H$ (CMOS Inputs) | $\begin{aligned} & V C C=M a x . \\ & V H C \leq V I H, V I L \leq V L C \\ & f C P=0, C P=H \end{aligned}$ | MIL. | - | 150 | 265 | mA |
|  |  |  | COM'L. | - | 150 | 215 |  |
| ICCOL | Quiescent Power Supply Current $C P=L$ (CMOS Inputs) | $\begin{aligned} & V C C=M a x . \\ & V H C \leq V I H, V I L \leq V L C \\ & f C P=0, C P=L \end{aligned}$ | MIL. | - | 80 | 135 | mA |
|  |  |  | COM'L. | - | 80 | 110 |  |
| ICCT | Quiescent Input Power Supply ${ }^{(6)}$Current (per Input @ TLL High) | $\mathrm{VCC}=$ Max., $\mathrm{VIH}=3.4 \mathrm{~V}, \mathrm{fcP}=0$ | MIL. | - | 0.3 | 0.5 | mA <br> Input |
|  |  |  | COM'L. | - | 0.3 | 0.5 |  |
| $10 C D$ | Dynamic Power Supply Current | $\begin{aligned} & V C C=M a x . \\ & V H C \leq V I H, V I L \leq V L C \\ & \text { Outputs Open, } \overline{O E}=L \end{aligned}$ | MIL. | - | 2.0 | 3.0 | $\begin{aligned} & \hline \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
|  |  |  | COM'L. | - | 2.0 | 2.5 |  |
| ICC | Total Power Supply Current ${ }^{(7)}$ | $\begin{aligned} & \text { VCC }=\text { Max., fCP }=10 \mathrm{MHz} \\ & \text { Outputs Open, } \overline{\mathrm{OE}}=\mathrm{L} \\ & \mathrm{CP}=50 \% \text { Duty cycle } \\ & \mathrm{VHC} \leq \mathrm{VIH}, \mathrm{VIL} \leq \mathrm{VLC} \\ & \hline \end{aligned}$ | MIL. | - | 135 | 255 | mA |
|  |  |  | COM'L. | - | 135 | 190 |  |
|  |  | $\begin{aligned} & \mathrm{VcC}=\mathrm{Max} ., \mathrm{fCP}=10 \mathrm{MHz} \\ & \text { Outputs Open, } \overline{\mathrm{OE}}=\mathrm{L} \\ & C P=50 \% \text { Duty cycle } \\ & \mathrm{VIH}=3.4 \mathrm{~V}, \mathrm{VIL}=0.4 \mathrm{~V} \end{aligned}$ | MIL. | - | 145 | 265 |  |
|  |  |  | COM'L. | - | 145 | 200 |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading, not production tested.
3. Not more than one output should be shorted at one time. Duration of the circuit test should not exceed one second.
4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.
5. Guaranteed by design, not production tested.
6. ICcT is derived by measuring the total current with all the inputs tied together at 3.4 V , subtracting out lccar, then dividing by the total number of inputs.
7. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTLinput levels). For all conditions; the Total Supply Current can be calculated by using the following equation:
$\mathrm{IcC}=\mathrm{ICCOH}(\mathrm{CDH})+\operatorname{ICCOL}(1-\mathrm{CDH})+\operatorname{Icct}(\mathrm{NT} \times \mathrm{DH})+\mathrm{ICCD}(\mathrm{fCP})$
$\mathrm{CDH}=$ Clock duty cycle high period
$\mathrm{DH}=$ Data duty cycle TTL high period (VIN $=3.4 \mathrm{~V}$ )
$N T=$ Number of dynamic inputs driven at TTL levels
$\mathrm{fCP}=$ Clock input frequency

## DC ELECTRICAL CHARACTERISTICS (IDT49C402 LOW POWER) VERSION (Cont'd)

Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IcCOH | Quiescent Power Supply Current $C P=H$ (CMOS Inputs) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VHC} \leq \mathrm{VIH}, \mathrm{VIL} \leq V L C \\ & \mathrm{fCP}=0, \mathrm{CP}=\mathrm{H} \end{aligned}$ | MIL. | - | - | 10 | mA |
|  |  |  | COM'L. | - | - | 10 |  |
| ICCQL | Quiescent Power Supply Current $C P=L$ (CMOS Inputs) | $\begin{aligned} & \text { VCC }=\text { Max. } \\ & \text { VHC } \leq V \text { VH, } V \text { IL } \leq V \text { VC } \\ & \text { fCP }=0, C P=L \end{aligned}$ | MIL. | - | - | 10 | mA |
|  |  |  | COM'L. | - | - | 10 |  |
| ICCT | Quiescent Input Power Supply ${ }^{(6)}$ <br> Current (per Input @ TTL High) | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{VIH}=3.4 \mathrm{~V}, \mathrm{fCP}=0$ | MIL. | - | - | 1.2 | $\begin{array}{\|c} \mathrm{mA} \\ \text { Input } \\ \hline \end{array}$ |
|  |  |  | COM'L. | - | - | 0.85 |  |
| ICCD | Dynamic Power Supply Current | $\begin{aligned} & V \mathrm{VCC}=\text { Max. } \\ & \mathrm{VHC} \leq \mathrm{VIH}, \text { VIL } \leq \text { VLC } \\ & \text { Outputs Open, } \overline{\mathrm{OE}}=\mathrm{L} \\ & \hline \end{aligned}$ | MIL. | - | - | 7.5 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
|  |  |  | COM'L. | - | - | 4.5 |  |
| Icc | Total Power Supply Current ${ }^{(7)}$ | $\begin{aligned} & V C C=M a x . ., f C P=10 \mathrm{MHz} \\ & \text { Outputs Open, } \overline{O E}=L \\ & C P=50 \% \text { Duty cycle } \\ & V H C \leq V I H, V I L \leq V L C \end{aligned}$ | MIL. | - | - | 85 | mA |
|  |  |  | COM'L. | - | - | 55 |  |
|  |  | $\begin{aligned} & \text { VCC = Max.., fCP }=10 \mathrm{MHz} \\ & \text { Outputs Open, } \overline{O E}=L \\ & C P=50 \% \text { Duty cycle } \\ & V I H=3.4 \mathrm{~V}, \mathrm{VIL}=0.4 \mathrm{~V} \end{aligned}$ | MIL. | - | - | 130 |  |
|  |  |  | COM'L. | - | - | 95 |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading, not production tested.
3. Not more than one output should be shorted at one time. Duration of the circuit test should not exceed one second.
4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.
5. Guaranteed by design, not production tested.
6. ICCT is derived by measuring the total current with all the inputs tied together at 3.4 V , subtracting out lccon, then dividing by the total number of inputs.
7. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTLinput levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
$\mathrm{ICC}=\mathrm{ICCOH}(\mathrm{CDH})+\mathrm{ICCOL}(1-\mathrm{CDH})+\mathrm{ICCT}(\mathrm{NT} \times D \mathrm{H})+\mathrm{ICCD}(\mathrm{fCP})$
$\mathrm{CDH}=$ Clock duty cycle high period
$\mathrm{DH}=$ Data duty cycle TTL high period ( $\mathrm{V} \mathbb{N}=3.4 \mathrm{~V}$ )
$N T=$ Number of dynamic inputs driven at TTL levels
$\mathrm{fcP}=$ Clock input frequency

## CMOS TESTING CONSIDERATIONS

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic testing environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results:

1) All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
2) Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as close as possible to the DUT power pins.
3) Device grounding is extremely critical for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the pefformance board to the DUT interface board and wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.
4) To guarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for testing and hardware-induced noise, IDT recommends using VIL $\leq 0 \mathrm{~V}$ and $\mathrm{VIH} \geq 3 \mathrm{~V}$ for AC tests.

## AC ELECTRICAL CHARACTERISTICS IDT49C402 STANDARD AND LOW POWER VERSION

(Military and Commercial Temperature Ranges)
The tables below specify the guaranteed performance of the IDT49C402 over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature ranges. Vcc is specified at $5 \mathrm{~V} \pm 10 \%$ for military temperature range and $5 \mathrm{~V} \pm 5 \%$ for commercial temperature range. All times are in nanoseconds and are measured at the 1.5 V signal level. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads.

## CYCLE TIME AND CLOCK

CHARACTERISTICS

|  | Mil. ${ }^{(6)}$ | Com'l. | Unit |
| :--- | :---: | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to end <br> of cycle) | 50 | 48 | ns |
| Maximum Clock Frequency to <br> shif Q (50\% duty cycle, <br> I = C32 or E32) | 20 | 21 | MHz |
| Minimum Clock LOW Time | 30 | 30 | ns |
| Minimum Clock HIGH Time | 20 | 20 | ns |
| Minimum Clock Period | 50 | 48 | ns |

MAXIMUM COMBINATIONAL PROPAGATION DELAYS ${ }^{(1)} \mathrm{CL}=50 \mathrm{pF}$

| From Input | To Output |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y |  | $\begin{gathered} (M S S=L) \\ \bar{G}, \bar{P} \end{gathered}$ |  | (MSS $=\mathrm{H}$ )F15 |  |  |  | $\mathrm{C}_{\mathrm{n}+16}$ |  | $\mathrm{F}=0$ |  | RAMo RAM15 |  | $\begin{aligned} & Q_{0} \\ & Q_{15} \end{aligned}$ |  | Unit |
|  | Mil. | Com'l. | MiI. | Com'l. | Mil. | Com'l. | Mil. | Com'l. | Mil. | Com'l. | Mil. | Com'l. | Mil. | Com'l. | MiI. | Com'l. |  |
| A, B Address | 52 | 47 | 47 | 42 | 52 | 47 | 47 | 42 | 38 | 34 | 52 | 47 | 44 | 40 | - | - | ns |
| D | 35 | 32 | 34 | 31 | 35 | 32 | 34 | 31 | 27 | 25 | 35 | 32 | 28 | 26 | - | - | ns |
| Cn | 29 | 26 | - | - | 29 | 26 | 27 | 25 | 20 | 18 | 29 | 26 | 23 | 21 | - | - | ns |
| 10, 1, 2 | 41 | 37 | 30 | 27 | 41 | 37 | 38 | 35 | 29 | 26 | 41 | 37 | 30 | 27 | - | - | ns |
| 13, 4, 5 | 40 | 36 | 28 | 26 | 40 | 36 | 37 | 34 | 27 | 25 | 40 | 36 | 28 | 26 | - | - | ns |
| I6, 7, 8, 9 | 26 | 24 | - | - | - | - | - | - | - | - | - | - | 20 | 18 | 20 | 18 | ns |
| A Bypass ALU ( $1=A X X$, 1XX, 3XX) | 30 | 27 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| Clock $\quad$ / | 42 | 38 | 41 | 37 | 42 | 38 | 41 | 37 | 30 | 27 | 42 | 38 | 41 | 37 | 25 | 23 | ns |

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)


NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the $H \rightarrow L$ transition to allow time to access the source data before the latches close. The $A$ address may then be changed. The $B$ address could be changed if it is not a destination: i.e., if data is not being written back into the RAM. Normally $A$ and $B$ are not changed during the clock LOW time.
4. The set-up time prior to the clock $L \rightarrow H$ transition is to allow time for data to be accessed, passed through the ALU and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the $H \rightarrow L$ transition occurs.
5. First value is direct path (DATAIN $\rightarrow$ RAM/Q Register). Second value is indirect path (DATAIN $\rightarrow$ ALU $\rightarrow$ RAM/Q Register).
6. Guaranteed by design, not production tested.

## AC ELECTRICAL CHARACTERISTICS IDT49C402A STANDARD AND LOW POWER VERSION

(Military and Commercial Temperature Ranges)
The tables below specify the guaranteed performance of the IDT 49 C 402 A over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature ranges. Vcc is specified at $5 \mathrm{~V} \pm 10 \%$ for military temperature range and $5 \mathrm{~V} \pm 5 \%$ for commercial temperature range. All times are in nanoseconds and are measured at the 1.5 V signal level. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum $D C$ current loads.

CYCLE TIME AND CLOCK CHARACTERISTICS

|  | Mil.(6) | Com'l. | Unit |
| :--- | :---: | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to end <br> of cycle)(6) | 23 | 22 | ns |
| Maximum Clock Frequency to <br> shift Q (50\% duty cycle, <br> I = C32 or E32) | 35 | 41 | MHz |
| Minimum Clock LOW Time | 13 | 11 | ns |
| Minimum Clock HIGH Time | 13 | 11 | ns |
| Minimum Clock Period |  | 36 | 31 |
| ns |  |  |  |

MAXIMUM COMBINATIONAL PROPAGATION DELAYS ${ }^{(1)} \mathrm{CL}=50 \mathrm{pF}$

| From Input | To Output |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y |  | $\begin{gathered} (M S S=L) \\ \bar{G}, \bar{P} \end{gathered}$ |  | $\mathrm{F}_{15}(\mathrm{MSS}=\mathrm{H}){ }^{\text {O }}$ OVR |  |  |  | $C_{n+16}$ |  | $\mathrm{F}=0$ |  | RAMo RAM15 |  | $\begin{aligned} & \hline \mathbf{Q}_{0} \\ & \mathbf{Q}_{15} \end{aligned}$ |  | Unit |
|  | Mil. | Com'l. | Mil. | Com'l. | MiI. | Com'l. | Mil. | Com'l. | Mil. | Com'l. | Mil. | Com'l. | Mil. | Com'l. | Mil. | Com'l. |  |
| A, B Address | 41 | 37 | 39 | 35 | 41 | 37 | 41 | 37 | 37 | 34 | 41 | 37 | 40 | 36 | - | - | ns |
| D | 32 | 29 | 29 | 26 | 29 | 26 | 31 | 28 | 27 | 25 | 32 | 29 | 28 | 26 | - | - | ns |
| C | 28 | 25 | - | - | 26 | 24 | 25 | 23 | 20 | 18 | 29 | 26 | 23 | 21 | - | - | ns |
| 10, 1, 2 | 35 | 32 | 30 | 27 | 35 | 32 | 34 | 31 | 29 | 26 | 35 | 32 | 30 | 27 | - | - | ns |
| 13,4,5 | 35 | 32 | 28 | 26 | 34 | 31 | 34 | 31 | 27 | 25 | 35 | 32 | 28 | 26 | - | - | ns |
| I6, 7, 8, 9 | 25 | 23 | - | - | - | - | - | - | - | - | - | - | 20 | 18 | 20 | 18 | ns |
| A Bypass <br> ALU $(I=A X X$, <br> 1XX, 3XX) | 30 | 27 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| Clock $f$ | 34 | 31 | 31 | 28 | 33 | 30 | 34 | 31 | 30 | 27 | 34 | 31 | 34 | 31 | 25 | 23 | ns |

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

| . | CP: <br> Set-up Time <br> Before $\mathrm{H} \rightarrow \mathrm{L}$ |  |  |  |  |  |  | , |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input |  |  | Hold Time After $\mathrm{H} \rightarrow \mathrm{L}$ |  | Set-up Time Before L $\rightarrow$ H |  | Hold Time After L $\rightarrow \mathbf{H}$ |  | Unit |
|  | MII. | Com'l. | Mil. | Com'l. | Mil. | Com'l. | MII. | Com'l. |  |
| A, B Source Address | 11 | 10 | $2{ }^{(3)}$ | $1{ }^{(3)}$ | 25 | 21 | 2 | 1 | ns |
| B Destination Address | 11 | 10 | Do not change ${ }^{(2)}$. |  |  |  | 2 | 1 | ns |
| D | - ${ }^{(1)}$ | - | - | - | 12/22 ${ }^{(5)}$ | 10/20 ${ }^{(5)}$ | 2 | 1 | ns |
| $\mathrm{C}_{\mathrm{n}}$ | - | - | - | - | 17 | 15 | 0 | 0 | ns |
| 10, 1,2 | - | - | - | - | 28 | 25 | 0 | 0 | ns |
| 13,4,5 | - | - | - | - | 28 | 25 | 0 | 0 | ns |
| 16, 7, 8, 9 | 11 | 10 | Do not change ${ }^{(2)}$ |  |  |  | 0 | 0 | ns |
| RAM $0,15, Q_{0,15}$ | - | - | - | - | 12 | 11 | 0 | 0 | ns |

NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the $H \rightarrow L$ transition to allow time to access the source data before the latches close. The $A$ address may then be changed. The $B$ address could be changed if it is not a destination: i.e., if data is not being written back into the RAM. Normally $A$ and $B$ are not changed during the clock LOW time
4. The set-up time prior to the clock $L \rightarrow H$ transition is to allow time for data to be accessed, passed through the ALU and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the $H \rightarrow L$ transition occurs.
5. First value is direct path (DATAIN $\rightarrow$ RAM/Q Register). Second value is indirect path (DATAIN $\rightarrow$ ALU $\rightarrow$ RAM/Q Register).
6. Guaranteed by design, not production tested.

## AC ELECTRICAL CHARACTERISTICS IDT49C402B LOW POWER VERSION

 (Military and Commercial Temperature Ranges)The tables below specify the guaranteed performance of the IDT49C402B over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature ranges. VCC is specified at $5 \mathrm{~V} \pm 10 \%$ for military temperature range and $5 \mathrm{~V} \pm 5 \%$ for commercial temperature range. All times are in nanoseconds and are measured at the 1.5 V signal level. The inputs switch between 0 V and 3 V with signal transition rates of 1 V per nanosecond. All outputs have maximum DC current loads.

## CYCLE TIME AND CLOCK CHARACTERISTICS

|  | Mil.(6) | Com'l. | Unit |
| :--- | :---: | :---: | :---: |
| Read-Modify-Write Cycle (from <br> selection of A, B registers to end <br> of cycle)(6) | 22 | 19 | ns |
| Maximum Clock Frequency to <br> shift Q (50\% duty cycle, <br> I = C32 or E32) | 52 | 60 | MHz |
| Minimum Clock LOW Time | 11 | 9 | ns |
| Minimum Clock HIGH Time | 11 | 9 | ns |
| Minimum Clock Period ${ }^{(6)}$ | 24 | 20 | ns |

MAXIMUM COMBINATIONAL PROPAGATION DELAYS ${ }^{(1)} \mathrm{CL}=50 \mathrm{pF}$

| From Input | To Output |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y |  | $\begin{gathered} (M S S=L) \\ G, P \end{gathered}$ |  | (MSS = H) |  |  |  | Cn+16 |  | $F=0$ |  | RAMo RAM15 |  | $\begin{aligned} & Q_{0} \\ & Q_{15} \end{aligned}$ |  | Unit |
|  | MiI. | Com'l. | MiI. | Com't. | Mil. | Com'l. | MII. | Com'l. | Mil. | Com'l. | Mil. | Com't. | Mil. | Com't. | Mil. | Com'l. |  |
| A, B Address | 33 | 28 | 31 | 26 | 31 | 28 | 31 | 28 | 28 | 26 | 31 | 28 | 32 | 29 | - | - | ns |
| D | 26 | 23 | 23 | 21 | 23 | 21 | 25 | 22 | 22 | 20 | 26 | 23 | 24 | 23 | - | - | ns |
| $\mathrm{C}_{n}$ | 22 | 20 | - | - | 20 | 18 | 19 | 17 | 15 | 14 | 22 | 20 | 18 | 17 | - | - | ns |
| 10, 1, 2 | 28 | 26 | 24 | 22 | 28 | 26 | 27 | 25 | 23 | 21 | 28 | 26 | 26 | 24 | - | - | ns |
| 13, 4, 5 | 28 | 26 | 22 | 21 | 27 | 25 | 27 | 25 | 22 | 20 | 28 | 26 | 25 | 23 | - | - | ns |
| I6, 7, 8, 9 | 20 | 18 | - | - | - | - | - | - | - | - | - | - | 16 | 14 | 16 | 14 | ns |
| A Bypass ALU $(I=A X X$, 1XX, 3XX) | 24 | 22 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| Clock $f$ | 27 | 25 | 25 | 22 | 26 | 24 | 27 | 25 | - | - | 27 | 25 | 27 | 25 | - | - | ns |

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)


## NOTES:

2524 th 21

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the $H \rightarrow L$ transition to allow time to access the source data before the latches close. The $A$ address may then be changed. The $B$ address could be changed if it is not a destination: i.e., if data is not being written back into the RAM. Normally $A$ and $B$ are not changed during the clock LOW time.
4. The set-up time prior to the clock $L \rightarrow H$ transition is to allow time for data to be accessed, passed through the ALU and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the $H \rightarrow L$ transition occurs.
5. First value is direct path (DATAIN $\rightarrow$ RAM/Q Register). Second value is indirect path (DATAIN $\rightarrow$ ALU $\rightarrow$ RAM/Q Register).
6. Guaranteed by design, not production tested.

## IDT49C402B

MAX. OUTPUT ENABLE/DISABLE TIMES
( $\mathrm{CL}=5 \mathrm{pF}$, measured to 0.5 V change of Vout in nanoseconds) Tested at CL $=50 \mathrm{pF}$, correlated to 5 pF

| Input | Output | Enable |  | Disable |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Com'l. | Mil. | Com'l. |  |
| $\overline{\mathrm{OE}}$ | Y | 18 | 16 | 15 | 13 |

## IDT49C402

MAX. OUTPUT ENABLE/DISABLE TIMES
( $\mathrm{CL}=5 \mathrm{pF}$, measured to 0.5 V change of VOUT in nanoseconds)
Tested at CL $=50 \mathrm{pF}$, correlated to 5 pF

| Input | Output | Enable |  | Disable |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Com'l. | Mil. | Com'l. |  |
| $\overline{\mathrm{OE}}$ | Y | 25 | 23 | 25 | 23 |

IDT49C402A
MAX. OUTPUT ENABLE/DISABLE TIMES
( $\mathrm{CL}=5 \mathrm{pF}$, measured to 0.5 V change of Vout in nanoseconds) Tested at $\mathrm{CL}=50 \mathrm{pF}$, correlated to 5 pF

| Input | Output | Enable |  | Disable |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Com'l. | Mil. | Com'l. |  |
| $\overline{\mathrm{OE}}$ | Y | 22 | 20 | 20 | 18 |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

## CRITICAL SPEED PATH ANALYSIS

Critical speed paths are for the IDT49C402B versus the equivalent bipolar circuit implementation using four 2901Cs and one 2902A is shown below.

The IDT49C402B operates faster than the theoretically achievable values of the discrete bipolar implementation. Actual speed values for the discrete bipolar circuit will increase due to on-chip/off-chip circuit board delays.

TIMING COMPARISION: IDT49C402B vs 2901C w/2902A

| 16-Bit <br> $\mu$ P System | Data Path <br> (Com'l.) |  | Data Path <br> (Mil.) |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | AB ADDR $\rightarrow F=0$ | AB ADDR $\rightarrow$ RAM0, 15 | AB ADDR $\rightarrow F=0$ | AB ADDR $\rightarrow$ RAM0, 15 | Unit |
| Four 2901Cs +2902A | $\geq 71$ | $\geq 71$ | $\geq 83.5$ | $\geq 83.5$ | ns |
| IDT49C402B | 28 | 23 | 31 | 25 | ns |
| Speed Savings | 43 | 48 | 52 | 55 | ns |

TIMING COMPARISION: IDT49C402A vs 2901C w/2902A

| $\begin{gathered} 16-\text { Bit } \\ \mu \mathrm{P} \text { System } \end{gathered}$ | Data Path (Com'l.) |  | Data Path (Mil.) |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | AB ADDR $\rightarrow$ F $=0$ | AB ADDR $\rightarrow$ RAM0, 15 | AB ADDR $\rightarrow$ F $=0$ | AB ADDR $\rightarrow$ RAM0, 15 |  |
| Four 2901Cs + 2902A | $\geq 71$ | $\geq 71$ | $\geq 83.5$ | $\geq 83.5$ | ns |
| IDT49C402A | 37 | 36 | 41 | 25 | ns |
| Speed Savings | 34 | 35 | 42.5 | 43.5 | ns |

TIMING COMPARISION: IDT49C402 vs 2901C w/2902A

| 16-Bit <br> $\mu$ P System | Data Path <br> (Com'I.) |  | Data Path <br> (MII.) |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | AB ADDR $\rightarrow$ RAM0, 15 | AB ADDR $\rightarrow F=0$ | AB ADDR $\rightarrow$ RAM0, 15 | Unit |  |
| Four 2901Cs + 2902A | $\geq 71$ | $\geq 71$ | $\geq 83.5$ | $\geq 83.5$ | ns |
| IDT49C402A | 47 | 40 | 52 | 44 | ns |
| Speed Savings | 24 | 31 | 31.5 | 39.5 | ns |

TEST CIRCUIT LOAD

## DEFINITIONS:


$C_{L}=$ Load capacitance: includes jig and probe capacitance
$R L=$ Termination resistance: should be equal to Zout of the Pulse Generator
Figure 1. Switching Test Circuit (All Outputs)

## INPUT/OUTPUT INTERFACE CIRCUIT



Figure 2. Input Structure (All Inputs)


Figure 3. Outputs Structure (All Outputs Except $\mathrm{F}=\mathbf{0}$ )


Figure 4. Outputs Structure ( $\mathbf{F}=\mathbf{0}$ )

## ORDERING INFORMATION




## FEATURES:

- 16-bit wide address path
- Address up to 65,536 words of microprogram memory
- 16-bit loop counter
- Pre-settable down-counter for counting loop iterations and repeating instructions
- Low-power CEMOSm
- ICC (max.) Military: 90mA Commercial: 75 mA
- Fast
- IDT49C410 meets 2910A speeds
- IDT49C410A is a $30 \%$ speed upgrade
- 33-deep stack
- Accommodates highly nested microcode
- 16 powerful microinstructions
- Available in 48 -pin, 600 mil plastic and sidebraze DIP, 52-pin PLCC and 48 -pin Flatpack
- Three enables control branch address sources
- Four address sources
- 2910A instruction compatibility
- Military product available compliant to MIL-STD-883, Class B
- Standard Military Drawing \#5962-88643 is listed for this function


## DESCRIPTION:

The IDT49C410s are architecture and function code compatible to the 2910A with an expanded 16 -bit address path, thus allowing for programs up to 65,536 words in length. They are microprogram address sequencers intended for controlling the sequence of execution of microinstructions stored in the microprogram memory. Besides the capability of sequential access, they provide conditional branching to any microinstruction within their 65,536 microword range.

The 33 -deep stack provides microsubroutine return linkage and looping capability. The deep stack can be used for highly nested microcode applications. Microinstruction loop count control is provided with a count capability of 65,536 .

During each microinstruction, the microprogram controller provides a 16-bit address from one of four sources: 1) the microprogram address register ( $\mu \mathrm{PC}$ ), which usually contains an address one greater than the previous address; 2) an external (direct) input (D); 3) a register/counter (R) retaining data loaded during a previous microinstruction; or 4) a last-in/ first-out stack (F).

The IDT49C10s are fabricated using CEMOS, a CMOS technology designed for high-performance and highreliability.

The IDT49C410s are pin-compatible, performanceenhanced, easily upgradable versions of the 2910A.

The IDT49C410s are available in 48 -pin DIP ( 600 milx 100 mil centers), 52-pin PLCC and 48-pin flatpack.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS

| $Y_{13}$ | 1 |  | 48 | D12 |
| :---: | :---: | :---: | :---: | :---: |
| D13 | 2 |  | 47 | Y 12 |
| $Y_{4}$ | 3 |  | 46 | D3 |
| D4 | 4 |  | 45 | $Y_{3}$ |
| Y5 | 5 |  | 44 | D2 |
| D5 | 6 |  | 43 | Y2 ${ }^{\text {' }}$ |
| VECT | 7 |  | 42 | D1 |
| P[ | 8 |  | 41 | Y1 |
| MAP | 9 |  | 40 | Do |
| 13 | 10 |  | 39 | Yo |
| 12 | 11 | P48-1 | 38 | Cl |
| Vcc | 12 | \& | 37 | CP |
| 11 | 13 | C48-2 | 36 | GND |
| 10 | 14 |  | 35 | OE |
| CCEN | 15 |  | 34 | Y 11 |
| $\overline{\text { CC }}$ | 16 |  | 33 | D11 |
| RLD | 17 |  | 32 | Y10 |
| FULL | 18 |  | 31 | D10 |
| D6 | 19 |  | 30 | Ys |
| Y6 | 20 |  | 29 | D9 |
| D7 | 21 |  | 28 | Y8 |
| Y7 | 22 |  | 27 | D8 |
| D14 | 23 |  | 26 | $\mathrm{Y}_{15}$ |
| Y 14 | 24 |  | 25 | D15 |

DIP TOP VIEW


FLATPACK
TOP VIEW


IDT49C410 PIN DESCRIPTIONS

| Pin Name | I/O | Description |
| :---: | :---: | :---: |
| Dı | 1 | Direct input to register/counter and multiplexer Do is LSB. |
| 11 | 1 | Selects one-of-sixteen instructions. |
| $\overline{\mathrm{C}}$ | I | Used as test criterion. Past test is a LOW on $\overline{C C}$. |
| CCEN | 1 | Whenever the signal is HIGH, $\overline{\mathrm{CC}}$ is ignored and the part operates as though $\overline{\mathrm{CC}}$ were true (LOW). |
| Cl | 1 | Low order carry input to incrementer for microprogram counter. |
| $\overline{\mathrm{RLD}}$ | 1 | When LOW forces loading of register/ counter regardless of instruction or condition. |
| $\overline{O E}$ | 1 | Three-state control of Yi outputs. |
| CP | 1 | Triggers all internal state changes at LOW-to-HIGH edge. |
| YI | 0 | Address to microprogram memory. $\mathrm{Y}_{0}$ is LSB, Y15 is MSB. |
| FULL | 0 | Indicates that 33 items are on the stack. |
| $\overline{\text { PL }}$ | 0 | Can select \#1 source (usually Pipeline Register) as direct input source. |
| $\overline{\text { MAP }}$ | 0 | Can select \#2 source (usually Mapping PROM or PLA) as direct input source. |
| VECT | 0 | Can select \#3 source (for example, Interrupt Starting Address) as direct input source. |

## PRODUCT DESCRIPTION

The IDT49C410s are high-performance CMOS microprogram sequencers that are intended for use in very high-speed microprogrammable microprocessor applications. The sequencers allow for direct control of up to 64 K words of microprogram.

The heart of the microprogram sequencers is a 4-input multiplexer that is used to select one of four address sources to select the next microprogram address. These address sources include the register/counter, the direct input, the microprogram counter or the stack as the source for the address of the next microinstruction.

The register/counter consists of sixteen D-type flip-flops which can contain either an address or a count. These edgetriggered flip-flops are under the control of a common clock enable, as well as the four microinstruction control inputs. When the load control ( $\overline{\mathrm{RDL}}$ ) is LOW, the data at the D inputs is loaded into this register on the LOW-to-HIGH transition of the clock. The output of the register/counter is available at the multiplexer as a possible next address source for the microcode. Also, the terminal count output associated with the register/counter is available at the internal instruction PLA to be used as condition code input for some of the microinstructions. The IDT49C410s contain a microprogram counter that usually contains the address of the next microinstruction compared to that currently being executed. The microprogram counter actually consists of a 16-bit incrementer followed by a 16 -bit register. The microprogram counter will increment the address coming out of the sequencer going to the microprogram memory if the carry-in input to this counter is HIGH ; otherwise, this address will be loaded into the microprogram counter. Normally, this carry-in input is set to the logic HIGH state so that the incrementer will be active. Should the carry-in input be set LOW, the same address is loaded into the microprogram counter. This is a technique that can be used to allow execution of the same microinstruction several times.

There are sixteen D-inputs on the IDT49C410s that go directly to the address multiplexer. These inputs are used to provide a branch address that can come directly from the microcode or some other external source. The fourth input available to the multiplexer for next address control is the 33deep, 16-bit wide LIFO stack. The LIFO stack provides return address linkage for subroutines and loops. The IDT49C410s contain a built-in stack pointer that always points to the last stack location written. This allows for stack reference operations, usually called loops, to be performed without popping the stack.

The stack pointer internal to the IDT49C410s is actually an up/down counter. During the execution of microinstructions one, four and five, the PUSH operation may occur depending on the state of the condition code input. This causes the stack pointer to be incremented by one and the stack to be written
with the required return linkage (the value contained in the microprogram counter). On the microprogram cycle following the PUSH, this new return linkage data that was in the microprogram counter is now at the new location pointed to by the stack pointer. Thus, any time the multiplexer looks at the stack, it will see this data on the top of the stack.

During five different microinstructions, a pop operation associated with the stack may occur. If the pop occurs, the stack pointer is decremented at the next LOW-to-HIGH transition of the clock. A pop decrements the stack pointer which is the equivalent of removing the old information from the top of the stack.

The IDT49C410s are designed so that the stack pointer linkage allows any sequence of pushes, pops or stack references to be used. The depth of the stack can grow to a full 33 locations. After a depth of 33 is reached, the FULL output goes LOW. If further PUSHes are attempted when the stack is full, the stack information at the top of the stack will be destroyed but the stack pointer will not end around. It is necessary to initialize the stack pointer when power is first turned on. This is performed by executing a RESET instruction (Instruction 0). This sets the stack pointer to the stack empty position - the equivalent depth of zero. Similarly, a pop from an empty stack may place unknown data on the $Y$ outputs, but the stack pointer is designed not to end around. Thus, the stack pointer will remain at the 0 or stack empty location if a pop is executed while the stack is already empty.

The IDT49C410's internal 16-bit register/counter is used during microinstructions eight, nine and fifteen. During these instructions, the 16-bit counter acts as a down counter and the terminal count (count $=0$ ) is used by the internal instruction PLA as an input to control the microinstruction branch test capability. The design of the internal counter is such that, if it is preloaded with a number N and then this counter is used in a microprogram loop, the actual sequence in the loop will be executed $N+1$ times. Thus, it is possible to load the counter with a count of 0 and this will result in the microcode being executed one time. The 3-way branch microinstruction, instruction 15, uses both the loop counter and the external condition code input to control the final source address from the Y outputs of the microprogram sequencer. This 3-way branch may result in the next address coming from the $D$ inputs, the stack or the microprogram counter.

The IDT49C410s provide a 16 -bit address at the $Y$ outputs that are under control of the $\overline{\mathrm{OE}}$ input. Thus, the outputs can be put in the three-state mode, allowing the writable control store to be loaded or certain types of external diagnostics to be executed.

In summary, the IDT49C410s are the most powerful microprogram sequencers currently available. They provide the deepest stack, the highest performance and lowest power dissipation for today's microprogrammed machine design.

| 0 Jump Zero (JZ) | 1 Cond JSB PL (CJS) | 2 Jump Map (JMAP) |
| :---: | :---: | :---: |
| 3 Cond Jump PL (CJP) | 4 Push/Cond LD CNTR (PUSH) | 5 Cond JSB R/PL (JSRP) |
| 6 Cond Jump Vector (CJV) | 7 Cond JUMP R/PL (JRP) | $\left.\begin{array}{l}30 \\ 31 \\ 32 \\ 32\end{array}\right\}$ |
| 8 Repeat Loop, CNTR $\neq 0$ (RFCT) | 9 Repeat PL, CNTR $\neq 0$ (RPCT) | 10 Cond Return (CRTN) |
| 11 Cond Jump PL \& POP (CJPP) | 12 LD CNTR \& Continue (LDCT) | 13 Test End Loop (LOOP) |
| 14 Continue (CONT) | 15 Three-Way Branch (TWB) |  |

Figure 1. IDT49C410 Flow Diagrams

## IDT49C410 OPERATION

The IDT49C410s are CMOS pin-compatible implementations of the Am2910 and 2910A microprogram sequencers. The IDT49C410 sequencers are functionally identical except that they are 16 bits wide and provide a 33-deep stack to give the microprogrammer more capability in terms of microprogram subroutines and microprogram loops. The definition of each microprogram instruction is shown in the table of instructions. This table shows the results of each instruction in terms of controlling the multiplexer, which determines the $Y$ outputs, and in controlling the signals that can be used to enable various branch address sources ( $\overline{\mathrm{PL}}, \overline{\mathrm{MAP}}, \overline{\mathrm{VECT}}$ ). The operation of the register/counter and the 33-deep stack after the next LOW-to-HIGH transition of the clock are also shown. The internal multiplexer is used to select which of the internal sources is used to drive the Y outputs. The actual value loaded into the microprogram counter is either identical to the Y output or the Y output value is incremented by 1 and placed in the microprogramcounter. This function is under the control of the carry inputs. For each of the microinstruction inputs, only one of the three outputs ( $\overline{\mathrm{PL}}, \overline{\mathrm{MAP}}$ or $\overline{\mathrm{VECT}}$ ) will be LOW. Note that this function is not determined by any of the possible condition code inputs. These outputs can be used to control the three-state selection of one of the sources for the microprogram branches.

Two inputs, $\overline{\mathrm{CC}}$ and $\overline{\mathrm{CCEN}}$, can be used to control the conditional instructions. These are fully defined in the table of instructions. The $\overline{R L D}$ input can be used to load the internal register/counter at any time. When this input is LOW, the data at the $D$ inputs will be loaded into this register/counter on the LOW-to-HIGH transition of the clock. Thus, the $\overline{\text { RLD }}$ input overrides the internal hold or decrement operations specified by the various microinstructions. The $\overline{\mathrm{OE}}$ input is normally LOW and is used as the three-state enable for the $Y$ outputs. The internal stack in the IDT49C410s is a last-in/first-out memory that is 16 -bits in width and 33 words deep. It has a stack pointer that addresses the stack and always points to the value currently on the top of the stack. When instruction 0 (RESET) is executed, the stack pointer is initialized to the top of the stack which is, by definition, the stack empty condition. Thus, the contents of the top of the stack are undefined until the forced PUSH occurs. A pop performed while the stack is empty will not change the stack pointer in any way; however, it will result in unknown data at the Y outputs.

By definition, the stack is full any time 33 more PUSHes than pops have occurred since the stack was last empty. When this happens, the FULL Flag will go LOW. This signal first goes LOW on the microcycle after the 33 pushes occur. When this signal is LOW, no additional pushes should be attempted or the information on the top of the stack will be lost.

## THE IDT49C410 INSTRUCTION SET

This data sheet contains a block diagram of the IDT49C410 microprogram sequencers. As can be seen, the devices are controlled by a 4-bit microinstruction word (13-10). Normally, this word is supplied from one 4-bit field of the microinstruction word associated with the entire state machine system. These four bits provide for the selection of one of the sixteen powerful
instructions associated with selecting the address of the next microinstruction. UnusedY outputscanbe leftopen; however, the corresponding most significant $D$ inputs should be tied to ground for smaller microwords. This is necessary to make sure the internal operation of the counter is proper should less than 64 K of microcode be implemented. As shown inthe block diagram, the internal instruction PLA uses the four instruction inputs as well as the $\overline{\mathrm{CC}}, \overline{\mathrm{CCEN}}$ and the internal counter $=0$ line for controlling the sequencer. This internal instruction PLA provides all of the necessary internal control signals to control each particular part of the microprogram sequencer. The next address at the $Y$ outputs of the IDT49C410s can be from one of four sources. These include the internal microprogram counter, the last-in/first-out stack, the register/counter and the direct inputs.

The following paragraphs will describe each instruction associated with the IDT49C410s. As a part of the discussion, an example of each instruction is shown in Figure 1. The purpose of the examples is to show microprogramflow. Thus, in each example the microinstruction currently being executed has a circle around it. That is, this microinstruction is assumed to be the contents of the pipeline register at the output of the microprogram memory. In these drawings, each of the dots refers to the time that the contents of the microprogram memory word would be in the pipeline register and is currently being executed.

## INSTRUCTION 0 - <br> JUMP 0 (JZ)

This Conditional Jump is used at power-up time or at any restart sequence when the need is to reset the stack pointer and jump to the very first address in microprogram memory. The Jump 0 instruction does not change the contents of the register/counter.

## INSTRUCTION 1 -

CONDITIONAL JUMP TO SUBROUTINE (CJS)
The Conditional Jump to Subroutine instruction is the one used to call microprogram subroutines. The subroutine address will be contained in the pipeline register and presented at the Dinputs. If the condition code test is passed, a branch is taken to the subroutine. Referring to the flow diagram for the IDT49C410s shown in Figure 1, we see that the content of the microprogram counter is 68 . This value is pushed onto the stack and the top of stack pointer is incremented. If the test is failed, this Conditional Jump to Subroutine instruction behaves as a simple continue. That is, the content of microinstruction address 68 is executed next.

## INSTRUCTION 2 - <br> JUMP MAP (JMAP)

This sequencer instruction can be used to start different microprogram routines based on the machine instruction opcode. This is typically accomplished by using a mapping PROM as an input to the $D$ inputs on the microprogram sequencer. The JMAP instruction branches to the address appearing on the Dinputs. In the flow diagram shown in Figure 1, we see that the branch actually will be the contents of microinstruction 85 and this instruction will be executed next.

## IDT49C410 INSTRUCTION OPERATIONAL SUMMARY

| 13-10 | Mnemonic | CC | Counter Test | Stack | Address Source | Reglster Counter | Enable Select |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | JZ | X | X | CLEAR | 0 | NC | $\overline{\text { PL }}$ |
| 1 | CJS | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { PUSH } \\ & \text { NC } \end{aligned}$ | $\begin{gathered} \hline D \\ P C \end{gathered}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ | $\overline{\overline{P L}}$ |
| 2 | JMAP | X | X | NC | D | NC | $\overline{M A P}$ |
| 3 | CJP | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ | $\begin{gathered} \mathrm{D} \\ \mathrm{PC} \end{gathered}$ | $\begin{aligned} & \hline N C \\ & N C \end{aligned}$ | $\overline{\overline{P L}}$ |
| 4 | PUSH | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { PUSH } \\ & \text { PUSH } \end{aligned}$ | $\begin{aligned} & \mathrm{PC} \\ & \mathrm{PC} \end{aligned}$ | $\begin{aligned} & \text { LOAD } \\ & \text { NC } \end{aligned}$ | $\overline{\overline{P L}}$ |
| 5 | JSRP | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | $\begin{aligned} & \text { PUSH } \\ & \text { PUSH } \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{R} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\overline{\overline{P L}}$ |
| 6 | CJV | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \hline X \\ & X \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{~N} \end{aligned}$ | $\begin{gathered} D \\ P C \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\frac{\overline{\mathrm{VECT}}}{\frac{\mathrm{VECT}}{}}$ |
| 7 | JRP | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{R} \end{aligned}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ | $\overline{\overline{P L}}$ |
| 8 | RFCT | $\begin{aligned} & \hline x \\ & X \\ & \hline \end{aligned}$ | $\begin{gathered} =0 \\ \text { NOT }=0 \end{gathered}$ | $\begin{aligned} & \mathrm{POP} \\ & \mathrm{NC} \end{aligned}$ | $\begin{gathered} \text { PC } \\ \text { STACK } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{NC} \\ \mathrm{DEC} \end{gathered}$ | $\overline{\text { PL }}$ |
| 9 | RPCT | $\begin{aligned} & \hline x \\ & x \\ & \hline \end{aligned}$ | $\begin{gathered} =0 \\ \mathrm{NOT}=0 \end{gathered}$ | $\begin{aligned} & \hline \text { NC } \\ & \mathrm{NC} \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \mathrm{PC} \\ \mathrm{D} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{NC} \\ \mathrm{DEC} \\ \hline \end{gathered}$ | $\overline{\overline{P L}}$ |
| 10 | CRTN | $\begin{aligned} & \text { PASS } \\ & \text { FAlL } \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { POP } \\ & \text { NC } \end{aligned}$ | $\begin{gathered} \text { STACK } \\ \text { PC } \\ \hline \end{gathered}$ | $\mathrm{NC}$ | $\overline{\text { PL }}$ |
| 11 | CJPP | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \\ & \hline \end{aligned}$ | $\begin{aligned} & x \\ & x \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{POP} \\ & \mathrm{NC} \end{aligned}$ | $\begin{gathered} D \\ P C \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\overline{\mathrm{PL}}$ |
| 12 | LDCT | X | X | NC | PC | LOAD | $\overline{\text { PL }}$ |
| 13 | LOOP | $\begin{aligned} & \text { PASS } \\ & \text { FAIL } \end{aligned}$ | $\begin{aligned} & \hline x \\ & X \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{POP} \\ & \mathrm{NC} \end{aligned}$ | $\begin{gathered} \text { PC } \\ \text { STACK } \end{gathered}$ | $\begin{aligned} & \hline N C \\ & N C \end{aligned}$ | $\overline{\overline{P L}}$ |
| 14 | CONT | X | X | NC | PC | NC | $\overline{\text { PL }}$ |
| 15 | TWB | $\begin{aligned} & \text { PASS } \\ & \text { PASS } \\ & \text { FAIL } \\ & \text { FAIL } \\ & \hline \end{aligned}$ | $\begin{aligned} & =0 \\ & \mathrm{NOT}=0 \\ & =0 \\ & \mathrm{NOT}=0 \end{aligned}$ | $\begin{aligned} & \text { POP } \\ & \text { POP } \\ & \text { POP } \\ & \text { NC } \end{aligned}$ | PC PC $D$ STACK | $\begin{aligned} & \text { NC } \\ & \text { DEC } \\ & \text { NC } \\ & \text { DEC } \end{aligned}$ | $\frac{\overline{P L}}{\frac{P L}{P L}} \frac{}{\text { PL }}$ |

NC = No Charge; DEC = Decrement

## INSTRUCTION 3 -

## CONDITIONAL JUMP PIPELINE (CJP)

The simplest branching control available in the IDT49C410 microprogram sequencers is that of conditional jump to address. In this instruction, the jump address is usually contained in the microinstruction pipeline register and presented to the $D$ inputs. If the test is passed, the jump is taken while, if the test fails, this instruction executes as a simple continue. In the example shown in the flow diagram of Figure 1 , we see that if the test is passed, the next microinstruction to be executed is the content of address 25 . If the test is failed, the microcode simply continues to the contents of the next instruction.

## INSTRUCTION 4 -

## PUSH/CONDITIONAL LOAD COUNTER (PUSH)

With this instruction, the counter can be conditionally loaded during the same instruction that pushes the current value of the microprogram counter on to the stack. Under any condition independent of the conditionaltesting, the microprogram counter is pushed on to the stack. If the conditional test is passed, the counter will be loaded with the value on the D inputs to the sequencer. If the test fails, the contents of the counter will not change. The PUSH/Conditional Load Counter
instruction is used in conjunction with the loop instruction (Instruction 13), the repeat file based on the counter instruction (Instruction 9) or the 3 -way branch instruction (Instruction 15).

## INSTRUCTION 5 -

CONDITIONAL JUMP TO SUBROUTINE R/PL (JSRP)
Subroutines may be called by a Conditional Jump Subroutine from the internal register or from the external pipeline register. In this instruction the contents of the microprogram counter are pushed on the stack and the branch address for the subroutine call will be taken from either the internal register/ counter or the external pipeline register presented to the D inputs. If the conditional test is passed, the subroutine address will be taken from the pipeline register. If the conditional test fails, the branch address is taken from the internal register/counter. An example of this is shown in the flow diagram of Figure 1.

## INSTRUCTION 6 - <br> CONDITIONAL JUMP VECTOR (CJV)

The Conditional Jump Vector instruction is similar to the Jump Map instruction in that it allows a branch operation to a microinstruction as defined from some external source,
except that it is conditional. The Jump Map instruction is unconditional. If the conditional test is passed, the branch is taken to the new address on the Dinputs. If the conditional test is failed, no branch is taken but rather the microcode simply continues to the next sequential microinstruction. When this instruction is executed, the VECT output is LOW unconditionally. Thus, an external 12-bit field can be enabled on to the $D$ inputs of the microprogram sequencer.

## INSTRUCTION 7 - <br> CONDITIONAL JUMP R/PL (JRP)

The Conditional Jump register/counter or external pipeline register always causes a branch in microcode. This jump will be to one of two different locations in the microcode address space. If the test is passed, the jump will be to the address presented on the $D$ inputs to the microprogram sequencer. If the conditional test fails, the branch will be to the address contained in the internal register/counter.

## INSTRUCTION 8 -

## REPEAT LOOP COUNTER NOT EQUAL TO 0 (RFCT)

This instruction utilizes the loop counter and the stack to implement microprogrammed loops. The start address for the loop would be initialized by using the PUSH/Conditional Load Counter instruction. Then, when the repeat loop instruction is executed, if the counter is not equal to 0 , the next microword address will be taken from the stack. This will cause a loop to be executed as shown in the Figure 1 flow diagram. Each time the microcode sequence goes around the loop, the counter is decremented. When the counter reaches 0 , the stack will be popped and the microinstruction address will be taken from the microprogram counter. This instruction performs a timed wait or allows a single sequence to be executed the desired number of times. Remember, the actual number of loops performed is equal to the value in the counter plus 1.

## INSTRUCTION 9 - <br> REPEAT PIPELINE, COUNTER NOT EQUAL TO O (RPCT)

This instruction is another technique for implementing a loop using the counter. Here, the branch address for the loop is contained in the pipeline register. This instruction does not use the stack in any way as a part of its implementation. As long as the counter is not equal to 0 , the next microword address will be taken from the $D$ inputs of the microprogram sequencer. When the counter reaches 0 , the internal multiplexer will select the address source from the microprogram counter, thus causing the microcode to continue on and leave the loop.

## INSTRUCTION 10 CONDITIONAL RETURN (CRTN)

The Conditional Return instruction is used for terminating subroutines. The fact that it is conditional allows the subroutine either to be ended or to continue. If the conditional test is passed, the address of the next microinstruction will be taken from the stack and it will be popped. If the conditional test fails, the next microinstruction address will come from the internal microprogram counter. This is depicted in the flow diagram of Figure 1. It is important to remember that every subroutine call must somewhere be followed by a return from subroutine
call in order to have an equal number of pushes and pops on the stack.

## INSTRUCTION 11 - <br> CONDITIONAL JUMP PIPELINE AND POP (CJPP)

The Conditional Jump Pipeline and Pop instruction is a technique for exiting a loop from within the middle of the loop. This is depicted fully in the flow diagram for the IDT49C410s, as shown in Figure 1. The conditional test input for this instruction results in a branch being taken if the test is passed. The address selected will be that on the $D$ inputs to the microprogram sequencer and, since the loop is being terminated, the stack will popped. Should the test be failed on the conditional test inputs, the microprogram will simply continue to the next address as taken from the microprogram counter. The stack will not be affected if the conditional test input is failed.

## INSTRUCTION 12 -

## LOAD COUNTER AND CONTINUE (LDCT)

The Load Counter and Continue instruction is used to place a value on the D inputs in the register/counter and continue to the next microinstruction.

## INSTRUCTION 13 - <br> TEST END OF LOOP (LOOP)

The Test End of Loop instruction is used as a last instruction in a loop associated with the stack. During this instruction, if the conditional test input is failed, the loop branch address will be that on the stack. Since we may go around the loop a number of times, the stack is not popped. If the conditional test input is passed, then the loop is terminated and the stack is popped. Notice that the loop instruction requires a PUSH to be performed at the instruction immediately prior to the loop return address. This is necessary so as to have the correct address on the stack before the loop operation. It is for this reason that the stack pointer always points to the last thing written on the stack.

## INSTRUCTION 14 -

CONTINUE (CONT)
The Continue instruction is a simple instruction whereby the address for the microinstruction is taken from the microprogram counter. This instruction simply causes sequential programflow to the nextmicroinstruction in microcode memory.

## INSTRUCTION 15 - <br> THREE WAY BRANCH (TWB)

The Three Way Branch instruction is used for looping while waiting for a conditional event to come true. If the event does not come true after some number of microinstructions, a branch is taken to another microprogram sequence. This is depicted in Figure 1 showing the IDT49C410 flow diagrams and is also described in full detail in the IDT49C410's instruction operational summary. Operation of the instruction is such that any time the external conditional test input is passed, the next microinstruction will be that associated with the program counter and the loop will be left. The stack is also popped. Thus, the external test input overrides the other possibilities. Should the external test input not be true, the rest of the operation is controlled by the internal counter. If the counter
is not equal to 0 , the loop is taken by selecting the address on the top of the stack as the address out of the $Y$ outputs of the IDT49C410. In addition, the counter is decremented. Should the external conditional test input be failed and the counter also have counted to 0 , this instruction "times out". The result is that the stack is popped and a branch is taken to the address presented to the D inputs of the IDT49C410 microprogram sequencer. This address is usually provided by the external pipeline register.

## CONDITIONAL TEST

Throughout this discussion we have talked about microcode passing the conditional test. There are actually two inputs associated with the conditional test input. These include the $\overline{\text { CCEN }}$ and the $\overline{\text { CC }}$ inputs. The $\overline{\text { CCEN }}$ input is a condition code enable. Whenever the $\overline{\mathrm{CCEN}}$ input is HIGH, the $\overline{\mathrm{CC}}$ input is ignored and the device operates as though the $\overline{C C}$ input were true (LOW). Thus, a fail of the external test condition can be defined as $\overline{\text { CCEN }}$ equals LOW and $\overline{C C}$ equals HIGH. A pass condition is defined as a CCEN equal to HIGH or a CC equal to LOW. It is important to recognize the full function of the condition code enable and the condition code inputs in order to understand when the test is passed or failed.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=\mathrm{OV}$ | 5 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 7 | pF |

NOTE:
2551 tbl 04

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

Commercial: $T A=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level ( ${ }^{(4)}$ |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level ${ }^{(4)}$ |  | - | - | 0.8 | V |
| 1 IH | Input HIGH Current | Vcc = Max., VIN = Vcc |  | - | 0.1 | 5 | $\mu \mathrm{A}$ |
| 1 ll | Input LOW Current | $\mathrm{Vcc}=$ Max., VIN = GND |  | - | -0.1 | -5 | $\mu \mathrm{A}$ |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $1 \mathrm{OH}=-300 \mu \mathrm{~A}$ | VHC | VHC | - | V |
|  |  |  | $1 \mathrm{OH}=-12 \mathrm{~mA} \mathrm{MIL}$ | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM}{ }^{\prime}$. | 2.4 | 4.3 | - |  |
| Vol | Output LOW Voltage | $\begin{aligned} & \mathrm{VCC}=\operatorname{Min} . \\ & \mathrm{VIN}=\mathrm{VIH}_{\mathrm{IH}} \text { or } \mathrm{VIL}^{2} \end{aligned}$ | $10 \mathrm{~L}=300 \mu \mathrm{~A}$ | - | GND | VLC | V |
|  |  |  | $\mathrm{IOL}=20 \mathrm{~mA} \mathrm{MIL}$ | - | 0.3 | 0.5 |  |
|  |  |  | $10 \mathrm{~L}=24 \mathrm{~mA} \mathrm{COM'L}$ | - | 0.3 | 0.5 |  |
| loz | Off State (High Impedance) | $V C C=$ Max | $\mathrm{Vo}=0 \mathrm{~V}$ | - | -0.1 | -10 | $\mu \mathrm{A}$ |
|  | Output Current |  | $\mathrm{Vo}=\mathrm{Vcc}$ (Max.) | - | 0.1 | 10 |  |
| los | Output Short Circuit Current | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{VOUT}=0 \mathrm{~V}^{(3)}$ |  | -30 | - | - | mA |

NOTES:

1. For conditions shown as max. or min. use appropriate value specified under Electrical Characteristics.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the circuit test should not exceed one second.
4. These input levels should only be static tested in a noise-free environment.

## DC ELECTRICAL CHARACTERISTICS (Cont'd.)

Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 CCOH | Quiescent Power Supply Current $\mathrm{CP}=\mathrm{H}$ (CMOS Inputs) | $\begin{aligned} & V C C=M a x . \\ & V H C \leq V I H, V I L \leq V L C \\ & \mathrm{fCP}=0, C P=H \end{aligned}$ |  | - | 35 | 50 | mA |
| I CCOL | Quiescent Power Supply Current $\mathrm{CP}=\mathrm{L}$ (CMOS Inputs) | $\begin{aligned} & V C C=M a x . \\ & V H C \leq V I H, V I L \leq V L C \\ & f C P=0, C P=L \end{aligned}$ |  | - | 35 | 50 | mA |
| I CCT | Quiescent Input Power Supply Current (per Input @ TTL High) (5) | $\mathrm{VCC}=$ Max., $\mathrm{VIH}=3.4 \mathrm{~V}, \mathrm{fCP}=0$ |  | - | 0.3 | 0.5 | $\begin{aligned} & \mathrm{mA} \\ & \text { Input } \end{aligned}$ |
| I CCD | Dynamic Power Supply Current | $\left\{\begin{array}{l} \text { VCC }=\text { Max. } \\ \text { VHC } \leq V_{I H}, V_{I L} \leq \text { VLC } \\ \text { Outputs Open, } \overline{O E}=L \end{array}\right.$ | MIL | - | 1.0 | 3.0 | mA |
|  |  |  | COM'L | - | 1.0 | 1.5 | MHz |
| I cc | Total Power Supply Current ${ }^{(6)}$ | $\begin{aligned} & \text { VCC }=\text { Max., fCP }=10 \mathrm{MHz} \\ & \text { Outputs Open, } \overline{O E}=\mathrm{L} \\ & C P=50 \% \text { Duty cycle } \\ & \text { VHC } \leq \mathrm{VIH}, \mathrm{VIL} \leq \text { VLC } \end{aligned}$ | MIL | - | 45 | 80 | mA |
|  |  |  | COM'L | - | 45 | 65 |  |
|  |  | $\begin{aligned} & \text { VCC }=\text { Max., fCP }=10 \mathrm{MHz} \\ & \text { Outputs Open, } \overline{O E}=\mathrm{L} \\ & C P=50 \% \text { Duty cycle } \\ & \mathrm{VIH}=3.4 \mathrm{~V}, \mathrm{VIL}=0.4 \mathrm{~V} \end{aligned}$ | MIL | - | 50 | 90 |  |
|  |  |  | COM'L | - | 50 | 75 |  |

## NOTES:

2551 tol 06
5. I CCOT is derived by measuring the total current with all the inputs tied together at 3.4 V , subtracting out I CCOH , then dividing by the total number of inputs.
6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
$I C C=I \operatorname{CCOH}(C D H)+I \operatorname{CCQL}(1-C D H)+I C C T(N T \times D H)+I C C D(f C P)$
$\mathrm{CDH}=$ Clock duty cycle high period
$\mathrm{DH}=$ Data duty cycle TTL high period $(\mathrm{VIN}=3.4 \mathrm{~V})$
NT = Number of dynamic inputs driven at TTL levels
fCP = Clock Input frequency

## CMOS TESTING CONSIDERATIONS

There are certain testing considerations which must be taken into account when testing high-speed CMOS devices in an automatic environment. These are:

1) Proper decoupling at the test head is necessary. Placement of the capacitor set and the value of capacitors used is critical in reducing the potential erroneous failures resulting from large Vcc current changes. Capacitor lead length must be short and as close to the DUT power pins as possible.
2) All input pins should be connected to a voltage potential during testing. If left floating, the device may begin to oscillate causing improper device operation and possible latchup.
3) Definition of input levels is very important. Since many inputs may change coincidentally, significant noise at the device pins may cause the VIL and VIH levels not to be met until the noise has settled. To allow for this testing/board induced noise, IDT recommends using VIL $\leq 0 \mathrm{~V}$ and $\mathrm{VIH} \geq$ $3 V$ for AC tests.
4) Device grounding is extremely important for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is required. The ground plane must be sustained from the performance board to the DUT interface board. Allunused interconnect pins must be properly connected to the ground pin. Heavy gauge stranded wire should be used for power wiring and twisted pairs are recommended to minimize inductance.

## IDT49C410A

## AC ELECTRICAL CHARACTERISTICS

## I. SET-UP AND HOLD TIMES

| Inputs | $\mathbf{t}$ (S) |  | $\mathbf{t}(\mathrm{H})$ |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Com'l. | Mil. | Com'l. | Mil. |  |
| $\mathrm{DI} \rightarrow \mathrm{R}$ | 6 | 7 | 0 | 0 | ns |
| $\mathrm{DI} \rightarrow \mathrm{PC}$ | 13 | 15 | 0 | 0 | ns |
| $10-3$ | 23 | 25 | 0 | 0 | ns |
| $\overline{\mathrm{CC}}$ | 15 | 18 | 0 | 0 | ns |
| $\overline{\mathrm{CCEN}}$ | 15 | 18 | 0 | 0 | ns |
| CI | 6 | 7 | 0 | 0 | ns |
| $\overline{\mathrm{RLD}}$ | 11 | 12 | 0 | 0 | ns |

## II. COMBINATIONAL DELAYS

| Inputs | Y |  | $\overline{\text { PL, }} \overline{\mathrm{VECT}, \overline{M A P}}$ | $\overline{\mathrm{FULL}}$ |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com'I. | Mil. | Com'l. | Mil. | Com'l. | Mil. | Unit |
| Do-11 | 12 | 15 | - | - | - | - | ns |
| I 0-3 | 20 | 25 | 13 | 15 | - | - | ns |
| $\overline{\mathrm{CC}}$ | 16 | 20 | - | - | - | - | ns |
| $\overline{\mathrm{CCEN}}$ | 16 | 20 | - | - | - | - | ns |
| CP | 28 | 33 | - | - | 22 | 25 | ns |
| $\overline{\mathrm{OE}}{ }^{(1)}$ | $10 / 10$ | $13 / 13$ | - | - | - | - | ns |

2551 tbl 08
. Enable/Disable. Disable times measure to 0.5 V change on output voltage level with $\mathrm{CL}_{\mathrm{L}}=5 \mathrm{pF}$. Tested at $\mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF}$, correlated to 5 pF .

## III. CLOCK REQUIREMENTS

|  | Com'I. | Mil. | Unit |
| :--- | :---: | :---: | :---: |
| Minimum Clock LOW Time | 18 | 20 | ns |
| Minimum Clock HIGH Time | 17 | 20 | ns |
| Minimum Clock Period | 35 | 40 | ns |

## IDT49C410

AC ELECTRICAL CHARACTERISTICS
I. SET-UP AND HOLD TIMES

| Inputs | $\mathbf{t}$ (S) |  | $\mathbf{t}(\mathrm{H})$ |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Com'l. | Mil. | Com'l. | Mil. |  |
| $\mathrm{DI} \rightarrow \mathrm{R}$ | 16 | 16 | 0 | 0 | ns |
| $\mathrm{DI} \rightarrow \mathrm{PC}$ | 30 | 30 | 0 | 0 | ns |
| $\mathrm{I} 0-3$ | 35 | 38 | 0 | 0 | ns |
| $\overline{\mathrm{CC}}$ | 24 | 35 | 0 | 0 | ns |
| $\overline{\mathrm{CCEN}}$ | 24 | 35 | 0 | 0 | ns |
| Cl | 18 | 18 | 0 | 0 | ns |
| $\overline{\mathrm{R} \overline{L D}}$ | 19 | 20 | 0 | 0 | ns |

2551 tbl 10

## II. COMBINATIONAL DELAYS

| Inputs | Y |  | $\overline{\text { PL, }} \overline{\text { VECT, }} \overline{\text { MAP }}$ | $\overline{\text { FULL }}$ |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com'l. | Mil. | Com'l. | Mil. | Com'l. | Mil. | Unit |
| Do-11 | 20 | 25 | - | - | - | - | ns |
| Io-3 | 35 | 40 | 30 | 35 | - | - | ns |
| $\overline{\mathrm{CC}}$ | 30 | 36 | - | - | - | - | ns |
| $\overline{\mathrm{CCEN}}$ | 30 | 36 | - | - | - | - | ns |
| CP | 40 | 46 | - | - | 31 | 35 | ns |
| $\overline{\mathrm{OE}}^{(1)}$ | $25 / 27$ | $25 / 30$ | - | - | - | - | ns |

2551 tbl 11

1. Enable/Disable. Disable times measure to 0.5 V change on output voltage level with $C_{L}=5 p F$. Tested at $C_{L}=50 \mathrm{pF}$, correlated to 5 pF .

## III. CLOCK REQUIREMENTS

|  | Com'l. | Mil. | Unit |
| :--- | :---: | :---: | :---: |
| Minimum Clock LOW Time | 20 | 25 | ns |
| Minimum Clock HIGH Time | 20 | 25 | ns |
| Minimum Clock Period | 50 | 51 | ns |

## SWITCHING WAVEFORMS



## IDT49C410 INPUT/OUTPUT

INTERFACE CIRCUITRY


Flgure 2. Input Structure


Figure 3. Output Structure

## TEST LOAD CIRCUIT



Figure 4. Switching Test Circults

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 3 |

## ORDERING INFORMATION


$16 \times 16$ PARALLEL CMOS MULTIPLIER-ACCUMULATOR

## FEATURES:

- $16 \times 16$ parallel multiplier-accumulator with selectable accumulation and subtraction
- High-speed: 25ns multiply-accumulate time
- IDT7210 features selectable accumulation, subtraction, rounding and preloading with 25 -bit result
- IDT7210 is pin and functionally compatible with the TRW TDC1010J
- Performs subtraction and double precision addition and multiplication
- Produced using advanced CEMOSTm high-performance technology
- TTL-compatible
- Available in plastic and topbraze DIP, PLCC, Flatpack and Pin Grid Array
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing \#5962-88733 is listed on this function


## DESCRIPTION:

The IDT7210 is a high-speed, low-power $16 \times 16$-bit paralle! multiplier-accumulator that is ideally suited for real-time digital signal processing applications. Fabricated using CEMOS silicon gate technology, this device offers a very low-power alternative to existing bipolar and NMOS counterparts, with only $1 / 7$ to $1 / 10$ the power dissipation and exceptional speed (25ns maximum) performance.

A pin and functional replacement for TRW's TDC1010J the IDT7210 operates from a single 5 volt supply and is compatible with standard TTL logic levels. The architecture of the IDT7210 is fairly straightforward, featuring individual input and output registers with clocked D-type flip-flop, a preload capability which enables input data to be preloaded into the output registers, individual three-state output ports for the Extended Product (XTP) and Most Significant Product (MSP) and a Least Significant Product output (LSP) which is multiplexed with the $Y$ input.

The XIN and YIN data input registers may be specified through the use of the Two's Complement input (TC) as either a two's complement or an unsigned magnitude, yielding a fullprecision 32-bit result that may be accumulated to a full 35-bit result. The three output registers - Extended Product (XTP), Most Most Significant Product (MSP) and Least Significant Product (LSP) - are controlled by the respective TSX, TSM and TSL input lines. The LSP output can be routed through YiN ports.

## FUNCTIONAL BLOCK DIAGRAM



## DESCRIPTION (Continued)

The Accumulate input (ACC) enables the device to perform either a multiply or a multiply-accumulate function. In the multiply-accumulate mode, output data can be added to or subtracted from subsequent results. When the Subtraction (SUB) input is active simultaneously with an active ACC, a subtraction can be performed. The double precision accumulated result is rounded down to either a single precision or single precision plus 3 -bit extended result. In the multiply
mode, the Extended Product output (XTP) is sign extended in the two's complement mode or set to zero in the unsigned mode. The Round(RND) control rounds up the Most Significant Product (MSP) and the 3-bit Extended Product (XTP) outputs. When Preload input (PREL) is active, all the output buffers are forced into a high-impedance state (see Preload truth table) and external data can be loaded into the output register by using the TSX, TSL and TSM signals as input controls.

## PIN CONFIGURATIONS




## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| Vcc | Power Supply <br> Voltage | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | -0.5 to <br> $\mathrm{VCC}+0.5 \mathrm{~V}$ | -0.5 to <br> $\mathrm{Vcc}+0.5 \mathrm{~V}$ | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| COUT | Output Capacitance | VoUT $=0 \mathrm{~V}$ | 12 | pF |

NOTE:
2577 tbl 07 1. This parameter is measured at characterization and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C} \mathrm{TO}+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Commercial |  |  | Military |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. ${ }^{(1)}$ | Max. | Min. | Typ. ${ }^{(1)}$ | Max. |  |
| ViH | Input High Voltage |  | 2.0 | - | - | 2.0 | - | - | V |
| VIL | Input Low Voltage |  | - | - | 0.8 | - | - | 0.8 | V |
| \|lı|| | Input Leakage Current | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{VIN}=0 \mathrm{~V}$ to VCC | - | - | 10 | - | - | 10 | $\mu \mathrm{A}$ |
| \|ILO| | Output Leakage Current | Hi Z, VCC = Max., Vout $=0$ to Vcc | - | - | 10 | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{lcc}^{(2)}$ | Operating Power Supply Current | Outputs Open Measured at $10 \mathrm{MHz}^{(2)}$ | - | 45 | 90 | - | 45 | 110 | mA |
| ICCQ1 | Quiescent Power Supply Current | $\mathrm{VIN}^{2} \geq \mathrm{V}_{\text {IH, }} \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}$ | - | 20 | 50 | - | 20 | 50 | mA |
| ICCQ2 | Quiescent Power Supply Current | V in $\geq \mathrm{Vcc}-0.2 \mathrm{~V}, \mathrm{~V}$ in $\leq 0.2 \mathrm{~V}$ | - | 4 | 10 | - | 4 | 12 | mA |
| Icc/f ${ }^{(2,3)}$ | Increase in Power Supply Current/MHz | $\mathrm{Vcc}=$ Max., $\dagger>10 \mathrm{MHz}$ | - | - | 6 | - | - | 8 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{VoL}^{(4)}$ | Output LOW Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{lOL}=4 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| los | Output Short Circuit Current | $\mathrm{Vcc}=$ Max., Vo GND | -20 | - | - | -20 | - | - | mA |

NOTES:
2577 tbl 03

1. Typical implies $\mathrm{Vcc}=5 \mathrm{~V}$ and $\mathrm{TA}=+25^{\circ} \mathrm{C}$.
2. Icc is measured at 10 MHz and $\mathrm{VIN}=0$ to 3 V . For frequencies greater than 10 MHz , the following equation is used for the commercial range:
$I C C=90+6(f-10) \mathrm{mA}$, where $f=$ operating frequency in MHz . For the military range, Icc $=110+8(f-10)$. $f=0$ operating frequency in $\mathrm{MHz}, \mathrm{f}=1 / \mathrm{tmA}$.
3. For frequencies greater than 10 MHz , guaranteed by design, not production tested.
4. $\mathrm{IOL}=8 \mathrm{~mA}$ for $\mathrm{tMA}=20 \mathrm{~ns}$ to 55 ns .

AC ELECTRICAL CHARACTERISTICS COMMERCIAL ( $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}_{\mathrm{A}}=0^{\circ} 10+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7210L25 |  | 7210 L35 |  | 7210 L 45 |  | $7210 \mathrm{L55}$ |  | 7210L65 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tMA | Multiply-Accumulate Time | - | 25 | - | 35 | - | 45 | - | 55 | - | 65 | ns |
| tD | Output Delay | - | 20 | - | 25 | - | 25 | - | 30 | - | 35 | ns |
| tena | 3-State Enable Time | - | 20 | - | 25 | - | 25 | - | 30 | - | 30 | ns |
| tDIS | 3-State Disable Time ${ }^{(1)}$ | - | 20 | - | 25 | - | 25 | - | 30 | - | 30 | ns |
| ts | Input Register Set-up Time | 12 | - | 12 | - | 15 | - | 20 | - | 25 | - | ns |
| th | Input Register Hold Time | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tPW | Clock Pulse Width | 10 | - | 10 | - | 15 | - | 20 | - | 25 | - | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.

AC ELECTRICAL CHARACTERISTICS MILITARY ( $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}_{\mathrm{A}}=-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7210L30 |  | 7210 L 40 |  | 7210 L 55 |  | 7210L65 |  | 7210 L 75 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| IMA | Multiply-Accumulate Time | - | 30 | - | 40 | - | 55 | - | 65 | - | 75 | ns |
| tD | Output Delay | - | 20 | - | 25 | - | 30 | - | 35 | - | 35 | ns |
| tena | 3-State Enable Time | - | 20 | - | 25 | - | 30 | - | 30 | - | 35 | ns |
| tDIS | 3-State Disable Time ${ }^{(1)}$ | - | 20 | - | 25 | - | 30 | - | 30 | - | 30 | ns |
| is | Input Register Set-up Time | 12 | - | 15 | - | 20 | - | 25 | - | 25 | - | ns |
| th | Input Register Hold Time | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tPW | Clock Pulse Width | 10 | - | 15 | - | 20 | - | 25 | - | 25 | - | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.

## SIGNAL DESCRIPTION

## INPUTS

XIN (X15 through X 0 ) - Multiplicand Data Inputs
Yin ( $Y_{15}$ through $Y_{0}$ ) - Multiplier Data Inputs.

## INPUT CLOCKS

CLKX, CLKY - Input data is loaded on the rising edge of these clocks.

## CONTROLS

ACC (Accumulate) - When ACC is high, the contents of the XTP, MSP and LSP registers are added to or subtracted from the multiplier output. When ACC is low, the device acts as a simple multiplier with no accumulation being performed and the next product generated will be stored directly into the output registers. The ACC signal is loaded on the rising edge of the CLKX or CLKY and must be valid for the duration of the data input.

SUB (Subtract) - When the ACC and SUB signals are both high, the contents of the output register are subtracted from the next product generated and the difference is stored back into the output registers at the rising edge of the next CLKP. When ACC is high and SUB is low, an addition instead of a subtraction is performed. Like the ACC signal, the SUB signal is loaded into the SUB register at the rising edge of either CLKX or CLKY and must be valid over the same period as the input data is valid. When the ACC is low, SUB acts as a "don't care" input.

TC (Two's Complement) - When the TC control is high, it makes both the $X$ and $Y$ input two's complement inputs. When the TC control is low, it makes both inputs, $X$ and $Y$, unsigned magnitude inputs.

RND (Round)-A high level at this input adds a " 1 " to the most significant bit of the LSP to round up the XTP and MSP data. RND, like ACC and SUB, is loaded on the rising edge of either CLKX or CLKY and must be valid for the duration of the input data.

PREL (Preload) - When the PREL input is high, the output is driven to a high impedance state. When the TSX, TSL and TSM inputs are also high, the contents of the output register can be preset to the preload data applied to the output pins at the rising edge of CLKP. The PREL, TSM, TSL and TSX inputs must be valid over the same period that the preload input is valid.

Yin/LSP Output - Shares functions between 16-bit data input (YiN ) and the least significant product output (LSP).

TSX, TSL, TSM (Three-State Output Controls) - The XTP, MSP and LSP registers are controlled by direct non-registered control signals. These output drivers are at high impedance (disabled) when control signals TSX, TSM and TSL are high and are enabled when TSX, TSM and TSL are low.

## OUTPUT CLOCK

CLKP - Output data is loaded into the output register on the rising edge of this clock.

## OUTPUTS

XTP ( $\mathbf{P}_{34}-\mathrm{P}_{32}$ ) — Extended Product Output (3-bits)
MSP ( $\mathbf{P}_{31}-P_{16}$ ) — Most Significant Product
LSP ( $\mathrm{P}_{15}-\mathrm{P}_{0}$ ) —Least Significant Product shared with Yin input

## NOTES ON TWO'S COMPLEMENT FORMATS

1. In two's complement notation, the location of the binary point that signifies the separation of the fractional and integer fields is just after the sign, between the sign bit $\left(-2^{\circ}\right)$ and the next significant bit for the multiplier inputs. This same format is carried over to the output format, except that the extended significance of the integer field is provided to extend the utility of the accumulator. In the case of the output notation, the output binary point is located between the $2^{0}$ and $2^{-1}$ bit positions. The location of the binary point is arbitrary, as long as there is consistency with both the input and output formats. The number field can be considered entirely integer with the binary point just to the right of the least significant bit for the input, product and the accumulated sum.
2. When in the non-accumulating mode, the first four bits ( $\mathrm{P}^{34}$ to $\mathrm{P}^{31}$ ) will all indicate the sign of the product. Additionally, the $P^{30}$ term will also indicate the sign with one exception, when multiplying $-1 x-1$. With the additionalbits that are available in this multiplier, the $-1 x-1$ is a valid operation that yields a +1 product.
3. In operations that require the accumulation of single products or sum of products, there is no change in format. To allow for a valid summation beyond that available for a single multiplication product, three additional significant bits (guard bits) are provided. This is the same as if the product was accumulated off-chip in a separate 35 -bit wide adder. Taking the sign at the most significant bit position will guarantee that the largest number field will be used. When the accumulated sum only occupies the right hand portion of the accumulator, the sign will be extended into the lesser significant bit positions.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 | 2577 tbl 06

PRELOAD TRUTH TABLE

| PREL | TSX | TSM | TSL | XTP | MSP | LSP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Q | Q | Q |
| 0 | 0 | 0 | 1 | Q | Q | $\mathrm{Hi} Z$ |
| 0 | 0 | 1 | 0 | Q | $\mathrm{Hi} Z$ | Q |
| 0 | 0 | 1 | 1 | Q | $\mathrm{Hi} Z$ | $\mathrm{Hi} Z$ |
| 0 | 1 | 0 | 0 | $\mathrm{Hi} Z$ | Q | Q |
| 0 | 1 | 0 | 1 | $\mathrm{Hi} Z$ | Q | $\mathrm{Hi} Z$ |
| 0 | 1 | 1 | 0 | $\mathrm{Hi} Z$ | $\mathrm{Hi} Z$ | Q |
| 0 | 1 | 1 | 1 | $\mathrm{Hi} Z$ | $\mathrm{Hi} Z$ | $\mathrm{Hi} Z$ |
| 1 | 0 | 0 | 0 | $\mathrm{Hi} Z$ | $\mathrm{Hi} Z$ | $\mathrm{Hi} Z$ |
| $\mathbf{1}$ | 0 | 0 | 1 | $\mathrm{Hi} Z$ | $\mathrm{Hi} Z$ | PL |
| $\mathbf{1}$ | 0 | 1 | 0 | $\mathrm{Hi} Z$ | PL | $\mathrm{Hi} Z$ |
| $\mathbf{1}$ | 0 | 1 | 1 | $\mathrm{Hi} Z$ | PL | PL |
| 1 | 1 | 0 | 0 | PL | $\mathrm{Hi} Z$ | $\mathrm{Hi} Z$ |
| 1 | 1 | 0 | 1 | PL | $\mathrm{Hi} Z$ | PL |
| 1 | 1 | 1 | 0 | PL | PL | $\mathrm{Hi} Z$ |
| 1 | 1 | 1 | 1 | PL | PL | PL |

NOTES:
$\mathrm{Hi} \mathrm{Z}=$ Output buffers at high impedance (output disabled)
Q = Output buffers at low impedance. Contents of output register will be transferred to output pins.
PL = Output buffers at high impedance or output disabled. Preload data supplied externally at output pins will be loaded into the output register at the rising edge of CLKP.


Figure 1. AC Test Load Circult

## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2577 แ1 08
$\mathrm{CL}=$ Load capacitance: includes jig and probe capacitance.
$\mathrm{RT}=$ Termination resistance: should be equal to ZOUT of the Pulse Generator.

Figure 2. Inpus Interface Circuit



Figure 3. Output Interface Circult


Figure 4. Franctional Two's Complement Notation.


Figure 5. Fractional Unsigned Magnitude Notation


Figure 6. Integer Two's Complement Notation

(1)

Figure 7. Integer Unsigned Magnitude Notation

## ORDERING INFORMATION




## $16 \times 16$ PARALLEL CMOS MULTIPLIERS

## IDT7216L <br> IDT7217L

## FEATURES:

- $16 \times 16$ parallel multiplier with double precision product
- $20 n \mathrm{~ns}$ clocked multiply time
- Low power consumption: 120 mA
- Produced with advanced submicron CEMOS ${ }^{\text {m }}$ high performance technology
- IDT7216L is pin- and functionally-compatilble with TRW MPY016H/K and AMD Am29516
- IDT7217L requires only single clock with register enables making it pin- and functionally-compatible with AMD Am29517
- Configured for easy array expansion
- User-controlled option for transparent output register mode
- Round control for rounding the MSP
- Input and output directly TTL-compatible
- Three-state output
- Available in plastic and Top Braze, DIP, PLCC, Flatpack and Pin Grid Array
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing \# 5962-86873 is listed on this function for IDT7216 and Standard Military Drawing \#5962-87686 is listed for this function for IDT7217.


## DESCRIPTION:

The IDT7216/IDT7217 are high-speed, low-power $16 \times 16$-bit multipliers ideal for fast, real time digital signal processing applications. Utilization of a modified Booths algorithm and IDT's high-performance, submicron CEMOS technology, has achieved speeds comparable to bipolar (20ns max.), at $1 / 10$ the power consumption.

The IDT7216/IDT7217 are ideal for applications requiring high-speed multiplication such as fast Fourier transform analysis, digital filtering, graphic display systems, speed synthesis and recognition and in any system requirement where multiplication speeds of a mini/microcomputer are inadequate.

All input registers, as well as LSP and MSP output registers, use the same positive edge-triggered D-type flip-flop. In the IDT7216, there are independent clocks (CLKX, CLKY, CLKM, CLKL) associated with each of these registers. The IDT7217 has only a single clock input (CLK) and three register enables. ENX and ENY control the two input registers, while ENP controls the entire product.

The IDT7216/IDT7217 offer additionalflexibility with the FA control and MSPSEL functions. The FA control formats the output for two's complement by shifting the MSP up one bit and then repeating the sign bit in the MSB of the LSP. The

## FUNCTIONAL BLOCK DIAGRAMS



## DESCRIPTION (Cont'd.)

MSPSEL low selects the MSP to be available at the product output port, while a high selects the LSP to be available. Keeping this pin low will ensure compatibility with the TRW MPY016H.

The IDT7216/IDT7217 multipliers are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## PIN CONFIGURATIONS



## PIN CONFIGURATIONS (Cont'd.)


*Pin designation for IDT7217

PGA
TOP VIEW

## PIN CONFIGURATIONS (Cont'd.)

IDT7216


TOP VIEW


PLCC
TOP VIEW

IDT7217


2580 drw 07
64-LEAD FLATPACK
TOP VIEW

IDT7217


PLCC TOP VIEW

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| Vcc | Power Supply <br> Voltage | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | Vcc +.05 | Vcc +.05 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

2580 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| Cout | Output Capacitance | Vout $=0 \mathrm{~V}$ | 12 | pF |

NOTE:

1. This parameter is measured at characterization and not tested.

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter(1) | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vccm | Military Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| VcC | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.0 | - | - | V |
| VIL | Input Low Voltage $/ 7216$ | - | - | 0.8 | V |
| VIL | Input Low Voltage $/ 7217$ | - | - | 0.4 | V |

## DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) for
Commercial clocked multiply times of $20,25,35,45,55,65 \mathrm{~ns}$ or Military, $25,30,40,55,65,75 \mathrm{~ns}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ | Commercial |  |  | Military |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. ${ }^{(1)}$ | Max. | Min. | Typ. ${ }^{(1)}$ | Max. |  |
| VIH | Input High Voltage |  | 2.0 | - | - | 2.0 | - | - | V |
| VIL | Input Loow Voltage |  | - | - | 0.8 | - | - | 0.8 | V |
| \||LI| | Input Leakage Current | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{VIN}=0$ to Vcc | - | - | 10 | - | - | 20 | $\mu \mathrm{A}$ |
| \|ILO] | Output Leakage Current | Hi Z, VcC = Max., Vout $=0$ to Vcc | - | - | 10 | - | - | 20 | $\mu \mathrm{A}$ |
| Icc ${ }^{(2)}$ | Operating Power Supply Current | Outputs Open Measured at 10MHz ${ }^{(2)}$ | - | 40 | 80 | - | 40 | 100 | mA |
| ICCQ1 | Quiescent Power Supply Current | $\mathrm{VIN}^{2} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}$ | - | 20 | 40 | - | 20 | 50 | mA |
| ICCQ2 | Quiescent Power Supply Current | $\mathrm{VIN} \geq \mathrm{VCC}-0.2 \mathrm{~V}, \mathrm{VIN} \leq 0.2 \mathrm{~V}$ | - | 4 | 20 | - | 4 | 25 | mA |
| $\operatorname{ICC/f}{ }^{(2,3)}$ | Increase in Power Supply Current MHz | $V C C=M a x ., f>10 \mathrm{MHz}$ | - | - | 4 | - | - | 6 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=$ Min., $1 \mathrm{OH}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| VoL ${ }^{(4)}$ | Output LOW Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IOL}=4 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| los | Output Short Circuit Current | Vcc = Max., Vo = GND | -20 | - | - | -20 | - | - | mA |

## NOTES:

2580 tı 03

1. Typical implies $\mathrm{Vcc}=5 \mathrm{~V}$ and $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
2. ICC is measured at 10 MHz and $\mathrm{VIN}=0$ to 3 V . For frequencies greater than 10 MHz , the following equation is used for the commercial range:
$\mathrm{IcC}=80+4(\mathrm{f}-10) \mathrm{mA}$; for the military range, $\mathrm{ICC}=100+6(\mathrm{f}-10) . \mathrm{f}=$ operating frequency in $\mathrm{MHz}, \mathrm{f}=1 / \mathrm{muvc}$ for IDT7216 and $\mathrm{f}=1 / \mathrm{mc}$ for IDT7217.
3. For frequencies greater than 10 MHz , guaranteed by design, not production tested.
4. $\mathrm{IOL}=8 \mathrm{~mA}$ for $\mathrm{mC}=20$ to 55 ns


Figure 1. AC Test Load Circuit


Figure 2. Input Interface Circuit

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |
| $2580 \pm 108$ |  |

SWITCH POSITION

| Test | Swltch |
| :---: | :---: |
| Open Drain Disable Low Enable Low | Closed |
| All Other Outputs | Open |
| DEFINITIONS: <br> $C L=$ Load capacitance: includes jig and probe capacitance. <br> RT = Termination resistance: should be equal to Zout of the Pulse Generator. |  |



Figure 3. Output Interface Circuit

AC ELECTRICAL CHARACTERISTICS COMMERCIAL（VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ}$ to $+70^{\circ} \mathrm{C}$ ）

| Symbol | Parameter | $\begin{aligned} & \text { 7216L20/25 } \\ & \text { 7217L20/25 } \end{aligned}$ |  | $\begin{aligned} & \text { 7216L35/45 } \\ & 7217 \text { L35/45 } \end{aligned}$ |  | $\begin{aligned} & \hline 7216 L 55 / 65 \\ & 7217 L 55 / 65 \\ & \hline \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min． | Max． | Min． | Max． | Min． | Max． |  |
| tmuc | Unclocked Multiply Time | － | 30／38 | － | 55／65 | － | 75／85 | ns |
| tMC | Clocked Multiply Time | － | 20／25 | － | 35／45 | － | 55／65 | ns |
| ts | X，Y，RND Set－up Time | 11／12 | － | 12／15 | － | 20 | － | ns |
| th | X，Y，RND Hold Time | 1／2 | 茧 | 3 | － | 3 | － | ns |
| tPWH | Clock Pulse Width High | 9／10 | \％ | 10／15 | － | 15 | － | ns |
| tPWL | Clock Pulse Width Low | 9／10 | － | 10／15 | － | 20 | － | ns |
| tPDSEL | MSPSEL to Product Out． | － | 18／20 | － | 25 | － | 25／30 | ns |
| tPDP | Output Clock to P | － | 18／20 | － | 25 | － | 30 | ns |
| tPDY | Output Clock to Y | $\rightarrow$ | 18／20 | － | 25 | － | 30 | ns |
| tena | 3－State Enable Time | $\stackrel{*}{*}$ | 18／20 | － | 25 | － | 30／35 | ns |
| tois | 3－State Enable Time ${ }^{(2)}$ | $\stackrel{\square}{-}$ | 18／20 | － | 22 | － | 25 | ns |
| ts | Clock Enable Set－up Time（IDT7217 only） | 10 | － | 10 | － | 10 | － | ns |
| th | Clock Enable Hold Time（IDT7217 only） | $0 / 2$ | － | 3 | － | 3 | － | ns |
| tHCL | Clock Low Hold Time CLKXY Relative to CLKML （IDT7216 only）${ }^{(1,3)}$ | 0 | － | 0 | － | 0 | － | ns |

## NOTES：

2580 แ106
1．To ensure that the correct product is entered in the output registers，new data may not be entered into the registers before the output registers have been clocked．
2．Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage．
3．Guaranteed by design，not production tested．
AC ELECTRICAL CHARACTERISTICS MILITARY（VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ ）

| Symbol | Parameter | $\begin{aligned} & 7216 \mathrm{~L} 25 / 30 \\ & \text { 7217L25/30 } \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 7216 \mathrm{~L} 40 / 55 \\ 7217 \mathrm{~L} 40 / 55 \\ \hline \end{array}$ |  | $\begin{aligned} & \hline 7216 \mathrm{~L} 65 / 75 \\ & 7217 \mathrm{~L} 65 / 75 \\ & \hline \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min． | Max． | Min． | Max． | Min． | Max． |  |
| tmuc | Unclocked Multiply Time | － | 38／43 | － | 60／75 | － | 85／95 | ns |
| tMC | Clocked Multiply Time | － | 25／30 | － | 40／55 | － | 65／75 | ns |
| ts | X，Y，RND Set－up Time | 12 | － | 15／20 | － | 25 | － | ns |
| th | X，Y，RND Hold Time | 2 | \％ | 3 | － | 3 | － | ns |
| tPWH | Clock Pulse Width High | 10 | － | 15 | － | 15 | － | ns |
| tPWL | Clock Pulse Width Low | 10 | － | 15 | － | 15 | － | ns |
| tPDSEL | MSPSEL to Product Out | 一＊ | 20 | － | 25／30 | － | 35 | ns |
| tPDP | Output Clock to P | $\rightarrow$ | 20 | － | 25／30 | － | 30／35 | ns |
| tPDY | Output Clock to Y | $\stackrel{\square}{*}$ | 20 | － | 25／30 | － | 30／35 | ns |
| tena | 3－State Enable Time | $\stackrel{-}{2}$ | 20 | － | 25 | － | 35／40 | ns |
| tDIS | 3－State Enable Time ${ }^{(2)}$ | － | 22 | 二 | 25 | － | 25 | ns |
| ts | Clock Enable Set－up Time（IDT7217 only） | 10 | － | 12／15 | － | 15 | － | ns |
| th | Clock Enable Hold Time（IDT7217 only） | 2 | － | 3 | － | 3 | － | ns |
| thCL | Clock Low Hold Time CLKXY Relative to CLKML （IDT7216 only）${ }^{(1,3)}$ | 0 | － | 0 | － | 0 | － | ns |

NOTES：
2580 4107
1．To ensure that the correct product is entered in the output registers，new data may not be entered into the registers before the output registers have been clocked．
2．Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage．
3．Guaranteed by design，not production tested．


Figure 4. IDT7216 Timing Diagram


Figure 5. IDT7217 Timing Diagram

## SIGNAL DESCRIPTION:

## INPUTS:

Xin (X15 through Xo)
Sixteen multiplicand data inputs
YIN (Y15 through Yo)
Sixteen multiplier data inputs. (This is also an output port for P15-0)

## INPUT CLOCKS (IDT7216 ONLY)

## CLKX

The rising edge of this clock loads the $X_{15-0}$ data input register along with the $X$ mode and round registers.

## CLKY

The rising edge of this clock loads the $\mathrm{Y} 15-0$ data input register along with the $Y$ mode and round registers.

## CLKM

The rising edge of this clock loads the Most Significant Product (MSP) register.

## CLKL

The rising edge of this clock loads the Least Significant Product (LSP) register.

## INPUT CLOCKS (IDT7217 ONLY)

CLK
The rising edge of this clock loads all registers.

## ENX

Register enable for the $\mathrm{X}_{15-0}$ data input register along with the $X$ mode and round registers.

## $\overline{E N Y}$

Register enable for the $\mathrm{Y}_{15-0}$ data input register along with the $Y$ mode and round registers.

## $\overline{E N P}$

Register enable for the Most Significant Product (MSP) and Least Significant Product (LSP).

## CONTROLS

$X_{M}, Y_{M}(T C X, T C Y)^{(1)}$
Mode control inputs for each data word. A LOW input designates unsigned data input and a HIGH input designates two's complement.

## FA (RS) ${ }^{(1)}$

When the format adjust control is HIGH , a full 32 -bit product is selected. When this control is LOW, a left-shifted 31-bit product is selected with the sign bit replicated in the Least Significant Product (LSP). This control is normally HIGH except for certain fractional two's complement applications (see Multiplier Input/Output Formats).
FT
When this control is HIGH, both the Most Significant Product (MSP) and Least Significant Product (LSP) registers are transparent.

## $\overline{\text { OEL }}$

Three-state enable for routing LSP through YIN/LSPOUT port.
$\overline{\text { OEP }}$
Three-state enable for the product output port.
RND
Round control for the rounding of the Most Significant Product (MSP). When this control is HIGH, a one is added to the Most Significant Bit (MSB) of the Least Significant Product (LSP). Note that this bit depends on the state of the format adjust (FA) control. If FA is LOW when RND is HIGH, a one will be added to the $2^{-16}$ bit ( P 14 ). If FA is HIGH when RND is HIGH, a one will be added to the $2^{-15}$ bit ( $\mathrm{P}_{15}$ ). In either case, the LSP output will reflect this addition when RND is HIGH. Note also that rounding always occurs in the positive direction which may introduce a systematic bias. The RND input is registered and clocked in at the rising edge of the logical OR of both CLKX and CLKY.

## MSPSEL

When the MSPSEL is LOW, the Most Significant Product (MSP) is selected. When HIGH, the Least Significant Product (LSP) is available at the product output port.

## OUTPUTS

MSP ( $\mathbf{P}_{31}$ through $\mathbf{P}_{16}$ )
Most Significant Product output.
LSP (P15 through Po)
Least Significant Product output.
$\mathrm{Y}_{15-0}$ /LSPOUT ( $\mathrm{Y}_{15}$ through $\mathrm{Y}_{0}$ or $\mathrm{P}_{15}$ through $\mathrm{P}_{0}$ )
Least Significant Product (LSP) output available when $\overline{\mathrm{OEL}}$ is LOW. This is also an output port for Y15-0.



BINARY POINT

| $\mathrm{X}_{15}$ | $\mathrm{X}_{14}$ | $\mathrm{X}_{13}$ | $\mathrm{X}_{12}$ | $\mathrm{X}_{11}$ | $\mathrm{X}_{10}$ | X9 | $\mathrm{X}_{8}$ | $\mathrm{X}_{7}$ | $\mathrm{X}_{6}$ | $\mathrm{X}_{5}$ | $\mathrm{X}_{4}$ | $\mathrm{X}_{3}$ | $\mathrm{X}_{2}$ | $\mathrm{X}_{1}$ | Xo | SIGNAL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $2{ }^{5}$ | $2{ }^{14}$ | $2{ }^{13}$ | $2^{12}$ | $2^{11}$ | $2^{10}$ | $2^{9}$ | $2^{8}$ | $2^{7}$ | 26 | $2^{5}$ | $2{ }^{4}$ | $2^{3}$ | $2^{2}$ | 21 | $2^{0}$ | DIGITAL VALUE |
| $Y_{15}$ | Y 14 | $Y_{13}$ | $\mathrm{Y}_{12}$ | $\mathrm{Y}_{11}$ | $Y_{10}$ | $Y_{9}$ | Y | Y7 | Y6 | $Y_{5}$ | Y4 | $Y_{3}$ | $Y_{2}$ | Y1 | Yo | SIGNAL |
| $2{ }^{15}$ | $2^{14}$ | $2^{13}$ | $2^{12}$ | $2^{11}$ | $22^{10}$ | $2^{9}$ | $2^{8}$ | $2^{7}$ | $2^{6}$ | $2^{5}$ | 24 | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{\circ}$ | DIGITAL VALUE |




## ORDERING INFORMATION



16-BIT CMOS
IDT7381 CASCADABLE ALU

## FEATURES:

- High-performance 16-bit Arithmetic Logic Unit (ALU)
- 20 ns to 55 ns clocked ALU operations
- Ideal for radar, sonar or image processing applications
- IDT7381:
- 54/74S381 instruction set (8 functions)
- Replaces Gould S614381 or Logic Devices L4C381
- Cascadable with or without carry look-ahead
- IDT7383:
- 32 advanced ALU functions
- Cascadable without carry look-ahead
- Pipeline or flow-through modes
- Internal feedback path for accumulation
- Three-state outputs
- TTL-compatible
- Produced with advanced submicron CEMOS ${ }^{\top M}$ highperformance technology
- Available in 68-lead PGA and 68-pin surface mount PLCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7381 and IDT7383 are high-speed cascadable Arithmetic Logic Unit (ALUs). Both three-bus devices have
two input registers, ultra-fast 16-bit ALUs and 16-bit output registers. With IDT's high-performance CEMOS technology, the IDT7381/7383 can do arithmetic or logic operations in 20ns. The IDT7381 functionally replaces four 54/74S381 four-bit ALUs in a 68-pin package.

The two input operands, A and B, can be clocked or fed through for flexible pipelining. The F output can also be set into clocked or flow-through mode. An output enable is provided for three-state control of the output port on a bus.

The IDT7381 has three function pins to select 1 of 8 arithmetic or logic operations. The two $R$ and $S$ selection pins determine whether A, B, F or 0 are fed into the ALU. This ALU has carry-out, propagate and generate outputs for cascading using carry look-ahead.

The IDT7383 has five function pins to select 1 of 32 arithmetic or logic operations and the R, S input selections to the ALU. The R and S ALU inputs can be A, B, F, 0 or all 1 s . This ALU has a carry-out pin for cascading.

The IDT7381 and IDT7383 are available in 68-pin PLCC or PGA packages. Military grade product is manufactured in compliant with the latest revision of MIL-STD-883, Class B, for high reliability systems.

FUNCTIONAL BLOCK DIAGRAM



2525 dw 02
Fo- 15

## PIN CONFIGURATION




Designator

2525 drw 04

IDT7383


Pin 1 Designator

## PIN DESCRIPTIONS

## IDT7381 AND IDT7383 PINS

| Pin Name | I/O | Description |
| :---: | :---: | :---: |
| A0-A15 | 1 | Sixteen-bit data input port. |
| Bo-B15 | 1 | Sixteen-bit data input port. |
| ENA | 1 | Register enable for the A input port; active low pin. |
| ENB | 1 | Register enable for the B input port; active low pin. |
| FTAB | 1 | Flow-through control pin. When this pin is high, both register A and B are transparent. |
| F0-F15 | 0 | Sixteen-bit data output port. |
| ENF | 1 | Register enable for the F output port; active low pin. |
| FTF | 1 | Flow-through control pin. When this pin is high, the F register is transparent. |
| CLK | 1 | Clock input. |
| $\overline{O E}$ | 1 | Output enable control pin. When this pin is high, the output port $F$ is in a high impedance state. When low, the output port $F$ is active. |
| Co | 1 | Carry input. This pin receives arithmetic carries from less significant ALU components in a cascade configuration. |
| $\mathrm{C}_{16}$ | 0 | Carry output. This pin produces arithmetic carries to more significant ALU components in a cascaded configuration. |
| OVF | 0 | This pin indicates a two's complement arithmetic overflow, when high. |
| Z | 0 | This pin indicates a zero output result, when high. |
| Vcc |  | Power supply pin, 5V. |
| GND |  | Ground pin, OV. There are two ground pins on the IDT7383. |

## IDT7381 PINS

| Pin Name | I/O | Description |
| :--- | :---: | :--- |
| RSo $-\mathrm{RS}_{15}$ | I | Two control pins used to select input operands for the R and S multiplexers. |
| $\mathrm{IO}-\mathrm{I} 2$ | I | Three control pins to select the ALU function performed. |
| $\overline{\mathrm{P}}$ | O | Indicates the carry propagate output state to the ALU. |
| $\overline{\mathrm{G}}$ | O | Indicates the carry generate output state to the ALU. |

2525 tbl 02

IDT7381 R AND S MUX TABLE

| RS $_{0}$ | RS $\mathbf{1}$ | R Mux | S Mux |
| :---: | :---: | :---: | :---: |
| 0 | 0 | A | F |
| 0 | 1 | A | 0 |
| 1 | 0 | 0 | B |
| 1 | 1 | A | B |

IDT7381 ALU FUNCTION TABLE

| $\mathbf{I} \mathbf{2}$ | $\mathbf{I} 1$ | $\mathbf{l o}$ | Function |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $F=0$ |
| 0 | 0 | 1 | $F=\bar{R}+S+C_{0}$ |
| 0 | 1 | 0 | $F=R+\bar{S}+C_{0}$ |
| 0 | 1 | 1 | $F=R+S+C 0$ |
| 1 | 0 | 0 | $F=R \times o r S$ |
| 1 | 0 | 1 | $F=R$ or $S$ |
| 1 | 1 | 0 | $F=R$ and $S$ |
| 1 | 1 | 1 | $F=$ all $1 ' s$ |

PIN DESCRIPTIONS (Continued)

## IDT7383 PINS

| Pin Name | I/O | Description |
| :--- | :---: | :--- |
| $10-14$ | I | Five control pins to select the ALU function performed. |
| N | O | The sign bit of an ALU operation. |

## IDT7383 ALU FUNCTION TABLE

| 14 | 13 | 12 | 11 | 10 | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | $F=A+B+C 0$ |
| 0 | 0 | 0 | 0 | 1 | $F=A$ or $B$ |
| 0 | 0 | 0 | 1 | 0 | $F=A-B$ |
| 0 | 0 | 0 | 1 | 1 | $F=\bar{A}+B+C_{0}$ |
| 0 | 0 | 1 | 0 | 0 | $F=A+C 0$ |
| 0 | 0 | 1 | 0 | 1 | $F=\bar{A}$ or $F$ |
| 0 | 0 | 1 | 1 | 0 | $F=A-1+C_{0}$ |
| 0 | 0 | 1 | 1 | 1 | $F=\bar{A}+C_{0}$ |
| 0 | 1 | 0 | 0 | 0 | $\mathrm{F}=\mathrm{A}+\mathrm{F}+\mathrm{C}_{0}$ |
| 0 | 1 | 0 | 0 | 1 | $F=A$ or $F$ |
| 0 | 1 | 0 | 1 | 0 | $F=A+\bar{F}+C_{0}$ |
| 0 | 1 | 0 | 1 | 1 | $\mathrm{F}=\overline{\mathrm{A}}+\mathrm{F}+\mathrm{C}_{0}$ |
| 0 | 1 | 1 | 0 | 0 | $\mathrm{F}=\mathrm{F}+\mathrm{B}+\mathrm{C}_{0}$ |
| 0 | 1 | 1 | 0 | 1 | $\mathrm{F}=\overline{\mathrm{A}}$ or B |
| 0 | 1 | 1 | 1 | 0 | $\mathrm{F}=\mathrm{F}+\overline{\mathrm{B}}+\mathrm{C}_{0}$ |
| 0 | 1 | 1 | 1 | 1 | $F=\bar{F}+B+C 0$ |
| 1 | 0 | 0 | 0 | 0 | $F=A$ or $B$ |
| 1 | 0 | 0 | 0 | 1 | $F=A$ and $B$ |
| 1 | 0 | 0 | 1 | 0 | $F=\bar{A}$ and $B$ |
| 1 | 0 | 0 | 1 | 1 | $F=A$ xnor $B$ |
| 1 | 0 | 1 | 0 | 0 | $F=A$ xor $F$ |
| 1 | 0 | 1 | 0 | 1 | $F=A$ and $F$ |
| 1 | 0 | 1 | 1 | 0 | $F=\bar{A}$ and $F$ |
| 1 | 0 | 1 | 1 | 1 | $F=$ all 1's $+\mathrm{C}_{0}$ |
| 1 | 1 | 0 | 0 | 0 | $F=B+C_{0}$ |
| 1 | 1 | 0 | 0 | 1 | $F=A$ and $\bar{B}$ |
| 1 | 1 | 0 | 1 | 0 | $F=\bar{B}+C_{0}$ |
| 1 | 1 | 0 | 1 | 1 | $\mathrm{F}=\mathrm{B}-1+\mathrm{C} 0$ |
| 1 | 1 | 1 | 0 | 0 | $\mathrm{F}=\mathrm{F}+\mathrm{C}_{0}$ |
| 1 | 1 | 1 | 0 | 1 | $\mathrm{F}=\mathrm{A}$ or $\overline{\mathrm{B}}$ |
| 1 | 1 | 1 | 1 | 0 | $\mathrm{F}=\mathrm{F}-1+\mathrm{C}_{0}$ |
| 1 | 1 | 1 | 1 | 1 | $\mathrm{F}=\overline{\mathrm{F}}+\mathrm{C}_{0}$ |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to Ground | -0.5 to <br> $\mathrm{Vcc}+0.5$ | -0.5 to <br> $\mathrm{Vcc}+0.5$ | V |
| VCC | Power Supply <br> Voltage | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 1.0 | 1.0 | W |
| lout | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Under no circumstances should an input of an I/O Pin be greater than $\mathrm{Vcc}+0.5 \mathrm{~V}$.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | V IN $=0 \mathrm{~V}$ | 10 | pF |
| CoUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 12 | pF |

NOTE:
2525 tol 09

1. This parameter is sampled at initial characterization and is not production tested.

DC ELECTRICAL CHARACTERISTICS
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | $V$ |
| IIH | Input HIGH Current | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{VIN}=2.7 \mathrm{~V}$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{VIN}=0.5 \mathrm{~V}$ |  | - | - | -10 | $\mu \mathrm{A}$ |
| $\mathrm{los}^{(3)}$ | Short Circuit Current | Vcc = Max., Vout = GND |  | -20 | - | -100 | mA |
| loz | Off State (High Impedance) Output Current | $V C C=$ Max | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | -0.1 | -20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | -0.1 | 20 |  |
| VOH | Output HIGH Voltage | $\begin{aligned} & \text { VCC }=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $1 \mathrm{OH}=-4 \mathrm{~mA}$ | 2.4 | - | - | V |
| VoL | Output LOW Voltage | $\begin{aligned} & V C C=M i n . \\ & V I N=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOL}=4 \mathrm{~mA} \mathrm{MIL}$. | - | - | 0.5 | V |
|  |  |  | $1 \mathrm{~L}=8 \mathrm{~mA} \mathrm{COM'L}$. |  |  |  |  |

## NOTES:

2525 tol 08

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V c C=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}=-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | $\frac{\text { Unit }}{\mathrm{mA}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Iccoc | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=\mathrm{VLC} \text { or } \mathrm{VHC} \end{aligned}$ | COM'L. | - | 2 | 10 |  |
|  |  |  | MIL. | - | 2 | 15 |  |
| $1 \operatorname{cost}{ }^{(3)}$ | Quiescent Power Supply Current TTL Inputs HIGH | $V \mathrm{Cc}=$ Max. | COM'L. | - | 15 | 45 | mA |
|  |  | $\mathrm{VIN}=3.4 \mathrm{~V}$ | MIL. | - | 15 | 55 |  |
| ICCD1 | Dynamic Power Supply Current | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Disabled <br> $\overline{\mathrm{OE}}=\mathrm{HIGH}$ <br> fCP $=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> VIN $\geq$ VHC; VIN $\leq$ VLC | COM'L. | - | 10 | 35 | mA |
|  |  |  | MIL. | - | 10 | 55 |  |
| 1 CCD 2 | Dynamic Power Supply Current | $V c c=$ Max. <br> Outputs Disabled <br> $\overline{O E}=\mathrm{HIGH}$ <br> $\mathrm{fCP}=20 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> VIN $\geq$ VHC; $\operatorname{VIN} \leq$ VLC | COM'L. | - | 30 | 60 | mA |
|  |  |  | MIL. | - | 30 | 80 |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input $(V / \mathbb{N}=3.4 \mathrm{~V})$; all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. Ic = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\triangle \mathrm{ICC} D H N T+\operatorname{ICCD}(\mathrm{fCP} / 2+\mathrm{fiNi})$
lcc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{NT}=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
$\mathrm{fcP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at fi
All currents are in milliamps and all frequencies are in megahertz.

AC ELECTRICAL CHARACTERISTICS - COMMERCIAL (Vcc $=5 \mathrm{~V} \pm 5 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Maximum Combinatlonal Propagation Delays |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| From Input | $\begin{aligned} & \text { IDT7381L20 } \\ & \text { IDT7383L20 } \end{aligned}$ |  |  |  | IDT7381L25IDT7383L25 |  |  |  | $\begin{aligned} & \text { IDT7381L30 } \\ & \text { IDT7383L30 } \\ & \hline \end{aligned}$ |  |  |  |  |
|  | F0-15 | P, $\overline{\mathrm{G}}, \mathrm{N}$ | Z,OVF | C16 | F0-15 | $\overline{\mathbf{P}, \mathbf{G}, \mathbf{N}}$ | Z,OVF | C16 | F0-15 | $\bar{P}, \mathbf{G}, \mathbf{N}$ | Z,OVF | C16 | Unit | FTAB $=0$, FTF $=0$


| CLK | 11 | 20 | 20 | 20 | 13 | 22 | 26 | 22 | 20 | 28 | 30 | 28 | ns |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{0}$ | - | - | 14 | 14 | - | - | 16 | 16 | - | - | 20 | 20 | ns |
| $\mathrm{lo}_{\mathrm{o}}, \mathrm{RSO}_{0}, \mathrm{RS}_{1}$ | - | 18 | 20 | 18 | - | 22 | 22 | 22 | - | 28 | 28 | 28 | ns |

FTAB $=0$, FTF $=1$

| CLK | 20 | 20 | 20 \% | 20 | 27 | 22 | 26 | 22 | 33 | 28 | 30 | 28 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Co | 18 | 一 | \% 14 | 14 | 22 | - | 16 | 16 | 28 | - | 20 | 20 | ns |
| 10-4, RSo, RS ${ }_{1}{ }^{(1)}$ | 20 | 18 | 80 | 18 | 22 | 22 | 22 | 22 | 28 | 28 | 28 | 28 | ns |

FTAB $=1$, FTF $=0$

| A0-A15, B0-B15 | - | 16. | * 20 | 17 | - | 18 | 25 | 22 | - | 24 | 30 | 28 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK | 11 | \% | - | - | 13 | - | - | - | 19 | - | - | - | ns |
| Co | - |  | 14 | 14 | - | - | 16 | 16 | - | - | 20 | 20 | ns |
| 10-4, RSo, RS1 ${ }^{(1)}$ | - | \% 18 | 20 | 18 | - | 22 | 22 | 22 | - | 28 | 28 | 28 | ns |

FTAB $=1$, FTF $=1$

| A0-A15, B0-B15 | 20 | $\stackrel{16}{ } 16$ | 20 | 17 | 26 | 18 | 25 | 22 | 32 | 24 | 30 | 28 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Co | 18 | - | 14 | 14 | 22 | - | 16 | 16 | 28 | - | 20 | 20 | ns |
| 10-4, RSo, RS1 ${ }^{(1)}$ | 20 | 18 | 20 | 18 | 22 | 22 | 22 | 22 | 28 | 28 | 28 | 28 | ns |

## Maximum CombInational Propagation Delays

| From Input | $\begin{aligned} & \text { IDT7381L40 } \\ & \text { IDT7383L40 } \end{aligned}$ |  |  |  | IDT7381L55 IDT7383L55 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | F0-15 | $\overline{\mathbf{P}, \mathbf{G}, \mathbf{N}}$ | Z, OVF | C16 | Fo-15 | $\overline{\mathbf{P}, \mathbf{G}, \mathbf{N}}$ | Z, OVF | C16 | Unit |

FTAB $=0$, FTF $=0$

| CLK | 26 | 30 | 44 | 32 | 32 | 38 | 53 | 36 | ns |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Co | - | - | 28 | 20 | - | - | 34 | 22 | ns |
| lo-4, RS0, RS1 | - | 32 | 34 | 35 | - | 42 | 42 | 42 | ns |

FTAB $=0$, FTF $=1$

| CLK | 46 | 30 | 44 | 32 | 56 | 38 | 53 | 36 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Co | 30 | - | 28 | 20 | 37 | - | 34 | 22 | ns |
| lo-4, RSo, RS 1 (1) | 40 | 32 | 34 | 35 | 55 | 42 | 42 | 42 | ns |

FTAB $=1$, FTF $=0$

| A0-A15, B0-B15 | - | 30 | 40 | 32 | - | 36 | 46 | 37 | ns |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK | 26 | - | - | - | 32 | - | - | - | ns |
| C0 | - | - | 28 | 20 | - | - | 34 | 22 | ns |
| lo-4, RSo, RS ${ }^{(1)}{ }^{(1)}$ | - | 32 | 34 | 35 | - | 42 | 42 | 42 | ns |

FTAB $=1$, FTF $=1$

| A0-A15, B0-B15 | 40 | 30 | 40 | 32 | 55 | 36 | 46 | 37 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{0}$ | 30 | - | 28 | 20 | 37 | - | 34 | 22 | ns |
| 10-4, RSo, RS ${ }_{1}{ }^{11}$ | 40 | 32 | 34 | 35 | 55 | 42 | 42 | 42 | ns |

AC ELECTRICAL CHARACTERISTICS - COMMERCIAL (VCc $=5 \mathrm{~V} \pm 5 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) - (Cont'd.)

| Minimum Set-up and Hold Times Relative to Clock (CLK) |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input | IDT7381L20 <br> IDT7383L20 |  | IDT7381L25 IDT7383L25 |  | $\begin{aligned} & \text { IDT7381L30 } \\ & \text { IDT7383L30 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7381L40 } \\ & \text { IDT7383L40 } \\ & \hline \end{aligned}$ |  | IDT7381L55 IDT7383L55 |  | Unit |
|  | Set-up | Hold | Set-up | Hold | Set-up | Hold | Set-up | Hold | Set-up | Hold |  |
| FTAB $=0, \mathrm{FTF}=\mathrm{X}$ |  |  |  |  |  |  |  |  |  |  |  |
| $A_{0}-A_{15}, B_{0}-B_{15}$ | 5 | 0 . | 6 | 0 | 6 | 0 | 6 | 0 | 8 | 0 | ns |
| $\mathrm{Co}_{0}{ }^{(2)}$ | 12 | \% 0 | 16 | 0 | 16 | 0 | 16 | 0 | 21 | 0 | ns |
| 10-4, RSO, RS ${ }^{(1)}{ }^{(2)}$ | 15 | \% 0 | 24 | 0 | 29 | 0 | 32 | 0 | 44 | 0 | ns |
| ENA, ENB, ENF | 5 | \% 0 | 6 | 0 | 6 | 0 | 6 | 0 | 8 | 0 | ns. |
| FTAB $=1, \mathrm{FTF}=0$, \% |  |  |  |  |  |  |  |  |  |  |  |
| $A_{0}-A_{15}, B_{0}-B_{15}$ | 14 \% | 0 | 16 | 0 | 25 | 0 | 28 | 0 | 35 | 0 | ns |
| Co | 1\%\% | 0 | 16 | 0 | 16 | 0 | 16 | 0 | 21 | 0. | ns |
| 10-4, RSo, RS ${ }^{(1)}$ | 45 | 0 | 24 | 0 | 29 | 0 | 32 | 0 | 44 | 0 | ns |
| ENF | \% | 0 | 6 | 0 | 6 | 0 | 6 | 0 | 8 | 0 | ns |


| Minimum Clock Cycle Times and Pulse Widths |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | IDT7381L20 <br> IDT7383L20 | IDT7381L25 IDT7383L25 | IDT7381L30 IDT7383L30 | IDT7381L40 <br> IDT7383L40 | IDT7381L55 IDT7383L55 | Unit |
| Clock LOW Time | 5 令 | 6 | 8 | 10 | 14 | ns |
| Clock HIGH Time | 5 \% | 6 | 8 | 10 | 14 | ns |
| Clock Period | 18.\% | 20 | 25 | 34 | 43 | ns |


| MaxImum Output Enable/Disablo Times |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | $\begin{aligned} & \text { IDT/381L20 } \\ & \text { IDT7383L20 } \end{aligned}$ | IDT7381L25 IDT7383L25 | $\begin{aligned} & \text { IDT7381L30 } \\ & \text { IDT7383L30 } \end{aligned}$ | $\begin{aligned} & \text { IDT7381L40 } \\ & \text { IDT7383L40 } \end{aligned}$ | IDT7381L55 IDT7383L55 | Unit |
| Enable Time | \%. 8 | 10 | 15 | 18 | 20 | ns |
| Disable Time | \% 8 | 10 | 15 | 18 | 20 | ns |

NOTES:

1. For IDT7381, pins $10-12$, RSo, RS1 apply. For IDT7383, pins $10-14$ apply.
2. Only for $F T F=0$.

AC ELECTRICAL CHARACTERISTICS - MILITARY (VCC = $5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Maximum Combinational Propagation Delays |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| From Input | $\begin{aligned} & \text { IDT7381L25 } \\ & \text { IDT7383L25 } \end{aligned}$ |  |  |  | $\begin{aligned} & \text { IDT7381L30 } \\ & \text { IDT7383L30 } \end{aligned}$ |  |  |  | IDT7381L35 IDT7383L35 |  |  |  | Unit |
|  | Fo-15 | $\overline{\mathbf{P}, \mathbf{G}, \mathbf{N}}$ | Z,OVF | $\mathrm{C}_{16}$ | Fo-15 | $\overline{\mathbf{P}, \mathbf{G}, \mathbf{N}}$ | Z,OVF | C16 | F0-15 | $\overline{\mathrm{P}}, \overline{\mathrm{G}}, \mathrm{N}$ | Z,OVF | C16 |  |
| FTAB $=0, \mathrm{FTF}=0$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CL.K | 14 | 24 | 24 | 24 | 26 | 28 | 34 | 28 | 27 | 32 | 45 | 32 | ns |
| Co | - | - | 18 | 18 | - | - | 22 | 22 | - | - | 30 | 23 | ns |
| 10-4, RSo, RS ${ }_{1}{ }^{(1)}$ | - | 22 | 24 解 | \%2 | - | 28 | 28 | 28 | - | 34 | 34 | 34 | ns |
| FTAB $=0, \mathrm{FTF}=1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLK | 25 | 24 | 24\% | 24 | 34 | 28 | 34 | 28 | 45 | 32 | 40 | 32 | ns |
| Co | 21 | - | \% ${ }^{18 \%}$ | 18 | 26 | - | 22 | 22 | 30 | - | 30 | 23 | ns |
| 10-4, RSo, RS ${ }^{(1)}$ | 25 | 22 | 4, 24 | 22 | 30 | 28 | 28 | 28 | 40 | 34 | 34 | 34 | ns |
| FTAB $=1$, FTF $=0$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| A0-A15, B0-B15 | - | 20\%\% | \% 25 | 22 | - | 28 | 28 | 28 | - | 30 | 35 | 32 | ns |
| CLK | 14 | $\bigcirc$ | - | - | 26 | - | - | - | 27 | - | - | - | ns |
| Co | - | \% | 18 | 18 | - | - | 22 | 22 | - | - | 30 | 23 | ns |
| 10-4, RSo, RS ${ }^{(1)}$ | - | , ${ }_{\text {- }}$ | 24 | 22 | - | 28 | 28 | 28 | - | 34 | 34 | 34 | ns |
| FTAB $=1$, FTF $=1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $A_{0}-A_{15}, B_{0}-B_{15}$ | 25\% | 22 | 25 | 22 | 30 | 28 | 28 | 28 | 40 | 30 | 30 | 32 | ns |
| Co | 21 | - | 18 | 18 | 26 | - | 22 | 22 | 30 | - | 30 | 23 | ns |
| 10-4, RSo, RS ${ }^{(1)}$ | 25 | 22 | 24 | 22 | 30 | 28 | 28 | 28 | 40 | 34 | 34 | 34 | ns |

## Maximum CombInational Propagation Delays

| From Input | IDT7381L45 IDT7383L45 |  |  |  | IDT7381L65 IDT7383L65 <br> IDT7383L65 |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Fo-15 | P, $\mathbf{G}, \mathbf{N}$ | Z, OVF | $\mathrm{C}_{16}$ | F0-15 | $\overline{\mathbf{P}, \mathbf{G}, \mathbf{N}}$ | Z, OVF | $\mathrm{C}_{16}$ |  |
| FTAB $=0$, FTF $=0$ |  |  |  |  |  |  |  |  |  |
| CLK | 28 | 34 | 50 | 34 | 37 | 44 | 63 | 45 | ns |
| Co | - | - | 32 | 23 | - | - | 42 | 25 | ns |
| 10-4, RSo, RS ${ }_{1}{ }^{(1)}$ | - | 38 | 38 | 38 | - | 48 | 48 | 48 | ns |

FTAB $=0$, FTF $=1$

| CLK | 56 | 34 | 50 | 34 | 68 | 44 | 63 | 45 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{C}_{0}$ | 32 | - | 32 | 23 | 42 | - | 42 | 25 | ns |
| l0-4, RS0, RS ${ }^{(1)}$ | 46 | 38 | 38 | 38 | 66 | 48 | 48 | 48 | ns |

## FTAB $=1$, FTF $=0$

| A0-A15, Bo-B15 | - | 32 | 46 | 36 | - | 44 | 56 | 44 | ns |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK | 28 | - | - | - | 37 | - | - | - | ns |
| C0 | - | - | 32 | 23 | - | - | 42 | 25 | ns |
| l0-4, RS0, RS1 ${ }^{(1)}$ | - | 38 | 38 | 38 | - | 48 | 48 | 48 | ns |

FTAB $=1$, FTF $=1$

| $\mathrm{A}_{0}-\mathrm{A}_{15}, \mathrm{Bo}_{0} \mathrm{~B}_{15}$ | 45 | 32 | 46 | 36 | 65 | 44 | 56 | 44 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{Co}_{0}$ | 32 | - | 32 | 23 | 42 | - | 42 | 25 | ns |
| lo-4, RSo $^{\mathrm{RS} 1}{ }^{(1)}$ | 46 | 38 | 38 | 38 | 66 | 48 | 48 | 48 | ns |

## AC ELECTRICAL CHARACTERISTICS－MILITARY（VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ）－（Cont＇d）

| Minimum Set－up and Hold Times Relative to Clock（CLK） |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input | IDT7381L25 IDT7383L25 |  | $\begin{aligned} & \text { IDT7381L30 } \\ & \text { IDT7383L30 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { IDT7381L35 } \\ & \text { IDT7383L35 } \\ & \hline \end{aligned}$ |  | IDT7381L45 IDT7383L45 |  | $\begin{aligned} & \text { IDT7381L65 } \\ & \text { IDT7383L65 } \end{aligned}$ |  | Unit |
|  | Set－up | Hold | Set－up | Hold | Set－up | Hold | Set－up | Hold | Set－up | Hold |  |
| FTAB $=0, \mathrm{FTF}=\mathrm{X}$ |  |  |  |  |  |  |  |  |  |  |  |
| A0－A15，B0－B15 | 7 | 0 | 8 | 0 | 8 | 0 | 8 | 0 | 10 | 0 | ns |
| $\mathrm{Co}_{0}{ }^{(2)}$ | 14 | \％ 9 ： | 18 | 0 | 19 | 0 | 20 | 0 | 25 | 0 | ns |
| 10－4，RSo，RS ${ }^{(1)}{ }^{(2)}$ | 19 | \％ 0 | 30 | 0 | 32 | 0 | 36 | 0 | 50 | 0 | ns |
| ENA，ENB，ENF | 7 | 0 | 8 | 0 | 8 | 0 | 8 | 0 | 10 | 0 | ns |
| FTAB $=1$, FTF $=0$ 年 |  |  |  |  |  |  |  |  |  |  |  |
| $A_{0}-A_{15}, B_{0}-B_{15}$ | 14．2． | 0 | 27 | 0 | 30 | 0 | 33 | 0 | 43 | 0 | ns |
| Co | 楼 | 0 | 18 | 0 | 19 | 0 | 20 | 0 | 25 | 0 | ns |
| 10－4，RSo，RS ${ }^{(1)}$ | ，\％ | 0 | 30 | 0 | 34 | 0 | 36 | 0 | 50 | 0 | ns |
| ENF | ${ }^{*} 7$ | 0 | 8 | 0 | 8 | 0 | 8 | 0 | 10 | 0 | ns |


| Minimum Clock Cycle Times and Pulse Widths |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | IDT7381L25 | $\begin{aligned} & \text { IDT7381L30 } \\ & \text { IDT7383L30 } \end{aligned}$ | IDT7381L35 IDT7383L35 | IDT7381L45 IDT7383L45 | IDT7381L65 IDT7383L65 | Unit |
| Clock LOW Time | 8 永 | 12 | 13 | 15 | 20 | ns |
| Clock HIGH Time | 8 \％ | 12 | 13 | 15 | 20 | ns |
| Clock Period | 20\％＊ | 26 | 30 | 38 | 52 | ns |


| Maximum Output Enable／Disablo Times |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | $\begin{aligned} & \text { IDT/381L25 } \\ & \text { IDT\#383L25 } \end{aligned}$ | $\begin{aligned} & \text { IDT7381L30 } \\ & \text { IDT7383L30 } \\ & \hline \end{aligned}$ | IDT7381L35 <br> IDT7383L35 | $\begin{aligned} & \text { IDT7381L45 } \\ & \text { IDT7383L45 } \end{aligned}$ | IDT7381L65 IDT7383L65 | Unit |
| Enable Time | \％ 14 | 18 | 19 | 20 | 22 | ns |
| Disable Time | \％ 14 | 18 | 19 | 20 | 22 | ns |

NOTES：
2525 tbl 20
1．For IDT7381，pins lo－l2，RSo，RS1 apply．For IDT7383，pins lo－l4 apply．
2．Only for $\mathrm{FTF}=0$ ．

WAVEFORMS FOR FTAB $=0$, FTF $=X$


Prop. 1: Propagation delay with respect to the CLK.
Prop. 2: Propagation delay with respect to lo-4, RSo-2.
Prop. 3: Propagation delay with respect to Co .

WAVEFORMS FOR FTAB $=1$, FTF $=X$


Prop. 1: Propagation delay with respect to the CLK.
Prop. 2: Propagation delay with respect to lo-4, RSO-2.
Prop. 3: Propagation delay with respect to C 0 .
Prop. 4: Propagation delay with respect to $\mathrm{A}, \mathrm{B}$.

## PROPAGATION DELAY CALCULATIONS FOR TWO IDT7381/7383s

| From Input | To Output |  | To Set PUT Time <br> Relative to Clock (CLK) |
| :---: | :---: | :---: | :---: |
|  | Fo-15 | Flags ${ }^{(2)}$ |  |
| $\begin{aligned} & \text { FTAB }=0, \text { FTF }=0 \\ & \text { CLK } \\ & \text { Co } \\ & \mathrm{l}^{0}-4, \mathrm{RS} 0-1{ }^{(1)} \\ & \text { A } 0-15, \mathrm{~B}^{1}-15 \\ & \text { ENA, ENB,ENF } \end{aligned}$ | As in 16-bit case | $\left\{\begin{array}{l} \left(\mathrm{Clk}_{\mathrm{l}} \rightarrow \mathrm{C}_{16}\right)+\left(\mathrm{C}_{0} \rightarrow \mathrm{flag}\right) \\ \left(\mathrm{C}_{0} \rightarrow \mathrm{C}_{16}\right)+\left(\mathrm{C}_{0} \rightarrow \text { flag }\right) \\ \left(10-4, \mathrm{RSO}_{-1} \rightarrow \mathrm{C}_{16}\right)+\left(\mathrm{C}_{0} \rightarrow \text { flag }\right) \end{array}\right.$ | $\left(\mathrm{C}_{0} \rightarrow \mathrm{C}_{16}\right)+\left(\mathrm{C}_{0}\right.$ set-up time) <br> (10-4, RSO-1 $\rightarrow \mathrm{C}_{16}$ ) + (Co set-up time) <br> As in 16-bit case <br> As in 16-bit case |
| $\begin{aligned} & \text { FTAB }=0, \text { FTF }=1 \\ & \text { CLK } \\ & \text { Co } \\ & \text { lo-4, RSo }-1(1) \\ & \text { Ao-15, Bo }-15 \\ & \text { ENA, ENB ENF } \end{aligned}$ | $\begin{aligned} & \left(C_{1 k} \rightarrow C_{16}\right)+\left(C_{0} \rightarrow F_{0-15}\right) \\ & \left(\mathrm{C}_{0} \rightarrow \mathrm{C}_{16}\right)+\left(\mathrm{C}_{0} \rightarrow \mathrm{~F}_{0}-15\right) \\ & \left(\mathrm{l}_{2}-4, \mathrm{RSO}_{0}-\mathrm{C}_{16}\right)+\left(\mathrm{C}_{0} \rightarrow \mathrm{~F}_{0}-15\right) \end{aligned}$ | $\left\lvert\, \begin{aligned} & \left(\mathrm{Clk}_{\mathrm{l}} \rightarrow \mathrm{C}_{16}\right)+\left(\mathrm{C}_{0} \rightarrow \text { flag }\right) \\ & \left(\mathrm{C}_{0} \rightarrow \mathrm{C}_{16}\right)+\left(\mathrm{C}_{0} \rightarrow \text { flag }\right) \\ & \left(\mathrm{l} 0-4, \mathrm{RSO}_{0-1} \rightarrow \mathrm{C}_{16}\right)+\left(\mathrm{C}_{0} \rightarrow \text { flag }\right) \end{aligned}\right.$ | $\left(\mathrm{C}_{0} \rightarrow \mathrm{C}_{16}\right)+\left(\mathrm{Co}_{0}\right.$ set-up time) <br> (10-4, RS0-1 $\rightarrow \mathrm{C}_{16}$ ) + (Co set-up time) <br> As in 16-bit case <br> As in 16-bit case |
| $\begin{aligned} & \text { FTAB }=1, \text { FTF }=0 \\ & \text { CLK } \\ & \text { C0 } \\ & 10-4, \text { RSO }-1(1) \\ & \text { A0-15, Bo-15 } \\ & \text { ENA, ENB,ENF } \\ & \hline \end{aligned}$ | As in 16-bit case | $\begin{aligned} & \left(\mathrm{C}_{0} \rightarrow \mathrm{C}_{16}\right)+\left(\mathrm{C}_{0} \rightarrow \text { flag }\right) \\ & \left(\mathrm{lo-4,} \mathrm{RS} 0-1 \rightarrow \mathrm{C}_{16}\right)+\left(\mathrm{C}_{0} \rightarrow \text { flag }\right) \\ & \left(\text { Ao-15, B0-15 } \rightarrow \mathrm{C}_{16}\right)+\left(\mathrm{C}_{0} \rightarrow \text { flag }\right) \\ & \cdots \end{aligned}$ | ( $\mathrm{C}_{0} \rightarrow \mathrm{C}_{16}$ ) + (Co set-up time) <br> (lo-4, RSO-1 $\rightarrow$ C16) + (Co set-up time) <br> As in 16-bit case <br> As in 16-bit case |
| $\begin{aligned} & \text { FTAB }=0, \text { FTF }=1 \\ & \text { CLK } \\ & \text { C0 } \\ & 10-4, \text { RSO }-1(1) \\ & \text { A0-15, Bo-15 } \end{aligned}$ <br> ENA, ENB,ENF | Don't care condition . . . . | Don't care condition $\begin{aligned} & \left(\mathrm{C}_{0} \rightarrow \mathrm{C}_{16}\right)+\left(\mathrm{C}_{0} \rightarrow \text { flag }\right) \\ & \left(\mathrm{lo}-4, \mathrm{RSO}_{0} \rightarrow \mathrm{C}_{16}\right)+\left(\mathrm{C}_{0} \rightarrow \text { flag }\right) \\ & \left(\text { Ao-15, B0-15 } \rightarrow \mathrm{C}_{16}\right)+\left(\mathrm{C}_{0} \rightarrow \text { flag }\right) \end{aligned}$ | $\cdots$ $\cdots$ $\cdots$ $\cdots$ $\cdots$ $\cdots$ |

NOTES:

1. For IDT7381, pins lo-2, RSO-2 apply. For IDT7383, pins lo-4 apply.
2. Flags are $\overline{\mathrm{F}}, \overline{\mathrm{G}}, \mathrm{OVF}, \mathrm{Z}, \mathrm{C}_{16}$ for IDT7381. Flags are $\mathrm{N}, \mathrm{OVF}, \mathrm{Z}_{16}$ for IDT7383.

## CASCADING THE IDT7381/3

Some applications require 32-bit or wider input operands. Cascading is the hardware solution. It provides a high speed alternative in handling more than 16 -bit wide operands.

This section is divided in three parts:

1. Cascading the IDT7381
2. Cascading the IDT7383
3. Time delay considerations

## 1. Cascading the IDT7381

Cascadingto32-bit wide operands takes only two IDT7381s and no external hardware. However, cascading to data widths greater than 32-bit can be done in two ways: without external hardware (slow method) or by using a carry look ahead generator like the IDT39C02A or the FCT182 (fast method).
a) Cascading the IDT7381 without a carry-look-ahead generator: (Figures 2 and 3 )

1. Connect the C 16 output of the least significant device into the Co input of the next most significant device.
2. Common lines to all devices are: RSo-1, I0-2, Clk, FTF, FTAB, ENA, ENB, ENF.
3. Take OVF, $\mathrm{C} 16, \overline{\mathrm{P}}, \overline{\mathrm{G}}$ of the most significant device as valid.
4. The system's zero flag $(Z)$ is obtained by ANDing all zero flag results.
b) Cascading three or more IDT7381s with carry-lookahead (CLA) generator: (Figure 4)
5. Connect the $\bar{P}$ and $\bar{G}$ outputs of each device to the CLA generator's corresponding inputs.
6. Take the CLA generator outputs into the Co inputs of each device (except for the least significant one).
7. Common lines to all devices are: RSo-1, 10-2, Clk, FTF, FTAB, $\overline{E N A}, \overline{E N B}, \overline{E N F}$.
8. Take OVF, $\mathrm{C}_{16}, \overline{\mathrm{P}}, \overline{\mathrm{G}}$ of the most significant device as valid.
9. Carry-in to the system should be connected to the Co input of the least significant device and also to the CLA generator.

## 2. Cascading the IDT7383

(Figures 5 and 6)

1. Connect the C16 output of the least significant device into the Co input of the next most significant device.
2. Common lines to all devices are: $10-4, \mathrm{Clk}, \mathrm{FTF}$, FTAB, ENA, ENB, ENF.
3. Take OVF, $\mathrm{C}_{16}, \mathrm{~N}$ of the most significant device as valid.
4. The system's zero flag $(Z)$ is obtained by ANDing all zero flag results.

## 3. Time Delay Considerations

Once cascading has taken place, time delays may become critical in high performance systems. Our main interest here is focused on "propagation delays", i.e. calculating the time required for an input signal to propagate through several cascaded devices up to a specific output in another device within the cascaded system.

## Propagation Delay

The propagation delay for two devices between the input and output of interest (input to output delay) is done as follows:

1. Calculate delay between the input and $C_{16}$ in the first device.
2. Calculate delay between Co and the output in the second device.
3. Add both results.

The following table is an example on how to build a propagation delay table for all inputs in a 32-bit IDT7381/3 cascaded system.

Propagation delay calculations can be extended to $n$-cascaded devices as the sum of the delays in all devices between the input and output of interest. That is:

$$
(\text { Input }) 1 \rightarrow\left(C_{16}\right)_{1}=t 1
$$

$$
(\mathrm{C} 0) \mathrm{i} \rightarrow\left(\mathrm{C}_{16}\right) \mathrm{i}=\mathrm{ti}
$$

$$
(\mathrm{C} 0) i+1 \rightarrow\left(\mathrm{C}_{16}\right) \mathrm{i}+1=\mathrm{ti}+1
$$

(Co) $n \rightarrow$ (Output) $n=$ tn
Where the subscript $i$ denotes the device number and the arrow $(\rightarrow)$ represents the delay in between. Notice that $i+1$ is the immediate upper device from device i . Adding the delays ti we get:

Propagation delay $=\mathrm{t} 1+\mathrm{t} 2+\ldots+\mathrm{ti}+\mathrm{ti}+1+\ldots+\mathrm{t} n$

## Total Delay

As seen from Figure 11, the propagation delay is within the IDT7381/3 devices only. A complete analysis should also include the delay associated with the transmission line Li (which depends on the line length and its impedance). This line delay should then be added to the propagation delay to obtain the total delay for the cascaded system:

Total delay = Propagation delay + Transmission line delay

## CMOS TESTING CONSIDERATIONS

There are certain testing considerations which must be taken into account when testing high-speed CMOS devices in an automatic environment. These are:

1) Proper decoupling at the test head is necessary. Placement of the capacitor set and the value of capacitors used is critical in reducing the potential erroneous failures resulting from large $\mathrm{V}_{\mathrm{cc}}$ current changes. Capacitor lead length must be short and as close to the DUT power pins as possible.
2) All input pins should be connected to a voltage potential during testing. If left floating, the device may begin to oscillate causing improper device operation and possible latchup.
3) Definition of input levels is very important. Since many inputs may change coincidentally, significant noise at the device pins may cause the VIL and VIH levels not to be met until the noise has settled. To allow for this testing/board induced noise, IDT recommends using VIL $\leq O \mathrm{~V}$ and $\mathrm{VIH} \geq$ 3 V for AC tests.
4) Device grounding is extremely important for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is required. The ground plane must be sustained from the performance board to the DUT interface board. All unused interconnect pins must be properly connected to the ground pin. Heavy gauge stranded wire should be used for power wiring and twisted pairs are recommended to minimize inductance.

## TEST LOAD CIRCUIT



DEFINITIONS:
$C L=$ Load capacitance: includes jig and probe capacitance
$R_{L}=$ Termination resistance: should be equal to Zout of the Pulse Generator
Figure 1. AC Test Load Circuit

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |


| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All other Outputs | Open |



Figure 2. Cascading Two IDT7381s to 32 Bits


Figure 3. Cascading Three IDT7381s to 48 Bits Wide without a Carry-lookahead Generator


Figure 4. Cascading Three IDT7381s to 48 Bits Wide with a Carry-lookahead Generator


Figure 5. Cascading Two IDT7383s to 32 Bits


Figure 6. Cascading Three IDT7383s to 48 Bits


Figure 7. 32-Bit Configuration for $F T A B=0, F T F=0$


Figure 8. 32-Bit Configuration for $\mathrm{FTAB}=0, \mathrm{FTF}=1$


Figure 9. 32-Bit Configuration for $F T A B=1, F T F=0$


Figure 10. 32-Bit Configuration for FTAB $=1, F T F=1$


Figure 11. Propagation Delay $=\mathbf{t 1}+\mathbf{t 2}+\ldots+\mathbf{t n}$ N-Cascaded Devices

## ORDERING INFORMATION



## FEATURES:

- IDT73200: Eight 16-bit high-speed pipeline registers
- IDT73201: Seven 16-bit high-speed pipeline registers plus a direct feed-through path
- 12ns to 20ns access time
- Programmable multilevel register configurations
- Powerful instruction set: transfer, hold, load directly
- Functionally replaces four Am29520s
- Read/Write buffer for 32-bit RISC/CISC microprocessors
- Applications as temporary address storage or programmable pipeline registers for DSP products
- Coefficient storage for FIR filters
- Three-state outputs
- TTL-compatible
- Produced with advanced submicron CEMOS ${ }^{\text {mм }}$ high-performance technology
- Available in 48-pin plastic and ceramic DIP and 52-pin surface mount PLCC and LCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT73200 and IDT73201 are mutilevel pipeline registers. With IDT's high-performance CEMOS ${ }^{\text {M }}$
technology, the IDT73200 and IDT73201 have access times of 12 ns .

The IDT73200 contains eight 16 -bit registers which can be configured as one 8-level, two 4-level, four 2-level or eight 1-level pipeline registers.

The IDT73201 contains seven 16-bit registers and a direct feed-through path. The seven registers can be configured as one 7 -level, a 4 -level plus a 3-level, three 2-level or seven 1-level pipeline registers.

An eight-to-one output multiplexer allows data to be read from any one of the registers or from the feed-through path on the IDT73201. Three input control pins (SELo-SEL2) select which of the multiplexer inputs are directed to the output (Yo-Y15).

These pipeline registers are ideal for high throughput, vector-oriented operations such as those in digital signal processing (DSP). The IDT73200 and IDT73201 can also be used as quick access scratch pad registers for general purpose computing.

The two pipeline registers are packaged in 48-pin plastic and ceramic DIPs for through-hole designs as well as 52-pin PLCC and LCC for surface mount designs. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAMS



## PIN CONFIGURATIONS




PLCC/LCC
TOP VIEW

## PIN DESCRIPTIONS

| Pin Name | 1/0 | Description |
| :---: | :---: | :---: |
| $\mathrm{D}_{0}$ - D15 | 1 | Sixteen-bit data input port. |
| $Y_{0}-Y_{15}$ | 0 | Sixteen-bit data output port. |
| 10-13 | 1 | Four control pins to select the register operation performed. |
| SELO - SEL2 | 1 | Three control pins to select the register appearing at the output. |
| CLK | 1 | Clock input. |
| $\overline{\text { CEN }}$ | 1 | Clock enable control pin. When this pin is low, the instruction lo- 13 is performed on the registers. When high, no register operation occurs. |
| $\overline{\mathrm{OE}}$ | 1 | Output enable control pin. When this pin is high, the output port Y is in a high impedance state. When low, the output port Y is active. |
| Vcc |  | Power supply pin, 5V. |
| GND |  | Ground pins, oV. |

## IDT73200 OUTPUT SELECTION

| SEL2 | SEL1 | SEL0 | Y Output |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\mathrm{~A} \rightarrow \mathrm{Y}_{0}-\mathrm{Y}_{15}$ |
| 0 | 0 | 1 | $\mathrm{~B} \rightarrow \mathrm{Y}_{0}-\mathrm{Y}_{15}$ |
| 0 | 1 | 0 | $\mathrm{C} \rightarrow \mathrm{Y}_{0}-\mathrm{Y}_{15}$ |
| 0 | 1 | 1 | $\mathrm{D} \rightarrow \mathrm{Y}_{0}-\mathrm{Y}_{15}$ |
| 1 | 0 | 0 | $\mathrm{E} \rightarrow \mathrm{Y}_{0}-\mathrm{Y}_{15}$ |
| 1 | 0 | 1 | $\mathrm{~F} \rightarrow \mathrm{Y}_{0}-\mathrm{Y}_{15}$ |
| 1 | 1 | 0 | $\mathrm{G} \rightarrow \mathrm{Y}_{0}-\mathrm{Y}_{15}$ |
| 1 | 1 | 1 | $\mathrm{H} \rightarrow \mathrm{Y}_{0}-\mathrm{Y}_{15}$ |

IDT73201 OUTPUT SELECTION

| SEL2 | SEL1 | SEL0 | Y Output |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $A \rightarrow Y_{0}-Y_{15}$ |
| 0 | 0 | 1 | $B \rightarrow Y_{0}-Y_{15}$ |
| 0 | 1 | 0 | $\mathrm{C} \rightarrow \mathrm{Y}_{0}-Y_{15}$ |
| 0 | 1 | 1 | $\mathrm{D} \rightarrow \mathrm{Y}_{0}-\mathrm{Y}_{15}$ |
| 1 | 0 | 0 | $\mathrm{E} \rightarrow \mathrm{Y}_{0}-\mathrm{Y}_{15}$ |
| 1 | 0 | 1 | $\mathrm{~F} \rightarrow \mathrm{Y}_{0}-\mathrm{Y}_{15}$ |
| 1 | 1 | 0 | $\mathrm{G} \rightarrow \mathrm{Y}_{0}-\mathrm{Y}_{15}$ |
| 1 | 1 | 1 | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{Y}_{0}-\mathrm{Y}_{15}$ |
| 2562103 |  |  |  |

IDT73200 INSTRUCTION TABLE

| 13 | 12 | 11 | 10 | Mnemonic | Function | Pipeline Levels |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | LDA | Do - $\mathrm{D}_{15} \rightarrow \mathrm{~A}$ | 1 |
| 0 | 0 | 0 | 1 | LDB | Do - $\mathrm{D}_{15} \rightarrow \mathrm{~B}$ | 1 |
| 0 | 0 | 1 | 0 | LDC | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{C}$ | 1 |
| 0 | 0 | 1 | 1 | LDD | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{D}$ | 1 |
| 0 | 1 | 0 | 0 | LDE | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{E}$ | 1 |
| 0 | 1 | 0 | 1 | LDF | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{~F}$ | 1 |
| 0 | 1 | 1 | 0 | LDG | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{G}$ | 1 |
| 0 | 1 | 1 | 1 | LDH | $\mathrm{D} 0-\mathrm{D}_{15} \rightarrow \mathrm{H}$ | 1 |
| 1 | 0 | 0 | 0 | LSHAH | $\mathrm{Do}-\mathrm{D} 15 \rightarrow \mathrm{~A} \rightarrow \mathrm{~B} \rightarrow \mathrm{C} \rightarrow \mathrm{D} \rightarrow \mathrm{E} \rightarrow \mathrm{F} \rightarrow \mathrm{G} \rightarrow \mathrm{H}$ | 8 |
| 1 | 0 | 0 | 1 | LSHAD | $\mathrm{D} 0-\mathrm{D} 15 \rightarrow \mathrm{~A} \rightarrow \mathrm{~B} \rightarrow \mathrm{C} \rightarrow \mathrm{D}$ | 4 |
| 1 | 0 | 1 | 0 | LSHEH | $\mathrm{D} 0-\mathrm{D} 15 \rightarrow \mathrm{E} \rightarrow \mathrm{F} \rightarrow \mathrm{G} \rightarrow \mathrm{H}$ | 4 |
| 1 | 0 | 1 | 1 | LSHAB | Do - $\mathrm{D}_{15} \rightarrow \mathrm{~A} \rightarrow \mathrm{~B}$ | 2 |
| 1 | 1 | 0 | 0 | LSHCD | $\mathrm{D} 0-\mathrm{D}_{15} \rightarrow \mathrm{C} \rightarrow \mathrm{D}$ | 2 |
| 1 | 1 | 0 | 1 | LSHEF | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{E} \rightarrow \mathrm{F}$ | 2 |
| 1 | 1 | 1 | 0 | LSHGH | $\mathrm{D} 0-\mathrm{D} 15 \rightarrow \mathrm{G} \rightarrow \mathrm{H}$ | 2 |
| 1 | 1 | 1 | 1 | HOLD | Hold All Registers | - |

IDT73201 INSTRUCTION TABLE

| 13 | 12 | 11 | 10 | Mnemonic | Function | Pipeline Levels |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | LDA | Do - D $15 \rightarrow A$ | 1 |
| 0 | 0 | 0 | 1 | LDB | D0 - D $15 \rightarrow \mathrm{~B}$ | 1 |
| 0 | 0 | 1 | 0 | LDC | Do - $\mathrm{D}_{15} \rightarrow \mathrm{C}$ | 1 |
| 0 | 0 | 1 | 1 | LDD | Do - $\mathrm{D}_{15} \rightarrow$ D | 1 |
| 0 | 1 | 0 | 0 | LDE | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{E}$ | 1 |
| 0 | 1 | 0 | 1 | LDF | Do - D15 $\rightarrow$ F | 1 |
| 0 | 1 | 1 | 0 | LDG | $\mathrm{D}_{0}-\mathrm{D}_{15} \rightarrow \mathrm{G}$ | 1 |
| 0 | 1 | 1 | 1 | HOLD | Hold All Registers | - |
| 1 | 0 | 0 | 0 | LSHAG | $\mathrm{D} 0-\mathrm{D}_{15} \rightarrow \mathrm{~A} \rightarrow \mathrm{~B} \rightarrow \mathrm{C} \rightarrow \mathrm{D} \rightarrow \mathrm{E} \rightarrow \mathrm{F} \rightarrow \mathrm{G}$ | 7 |
| 1 | 0 | 0 | 1 | LSHAD | $\mathrm{D} 0-\mathrm{D} 15 \rightarrow \mathrm{~A} \rightarrow \mathrm{~B} \rightarrow \mathrm{C} \rightarrow \mathrm{D}$ | 4 |
| 1 | 0 | 1 | 0 | LSHEG | Do - D15 $\rightarrow \mathrm{E} \rightarrow \mathrm{F} \rightarrow \mathrm{G}$ | 3 |
| 1 | 0 | 1 | 1 | LSHAB | Do - D15 $\rightarrow$ A $\rightarrow$ B | 2 |
| 1 | 1 | 0 | 0 | LSHCD | D0 - D15 $\rightarrow$ C $\rightarrow$ D | 2 |
| 1 | 1 | 0 | 1 | LSHEF | $\mathrm{D} 0-\mathrm{D}_{15} \rightarrow \mathrm{E} \rightarrow \mathrm{F}$ | 2 |
| 1 | 1 | 1 | 0 | LDG | D0 - D15 $\rightarrow$ G | 1 |
| 1 | 1 | 1 | 1 | HOLD | Hold All Registers | - |

## IDT73200 PIPELINE CONFIGURATIONS

Eight 1-Level


Two 4-Level


Four 2-Level


One 8-Level


ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| Vcc | Power Supply <br> Voltage | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to <br> $\mathrm{Vcc}+0.5$ | -0.5 to <br> $\mathrm{Vcc}+0.5$ | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2562 bl 06

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

## IDT73201 PIPELINE CONFIGURATIONS

Seven 1-Level


Three 2-Level

One 4-Level, One 3-Level One 7-Level



CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CiN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| CouT | Output Capacitance | VouT $=0 \mathrm{~V}$ | 12 | pF |

NOTE:
2562 ゅ1 07

1. This parameter is sampled at initial characterization and is not $100 \%$ tested.

## TEST CIRCUIT

| Test | Switch |
| :---: | :---: |
| tPLZ | Closed |
| tPZL | Closed |
| Open Drain | Closed |
| All Other Tests | Open |

## DEFINITIONS:

$\mathrm{CL}=$ Load capacitance includes jig and probe capacitance.
RT = Termination should be equal to Zout of the pulse generator.
(Typically 50న2)
$\mathrm{V} / \mathrm{N}=0 \mathrm{~V}$ to 3.0 V
INPUT: $\mathrm{t}_{\mathrm{r}}=\mathrm{tt}=2.5 \mathrm{~ns}(10 \%$ to $90 \%)$ unless otherwise specified

## DC ELECTRICAL CHARACTERISTICS

Commercial: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, 5 \mathrm{~V} \pm 5 \%$; Military: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, 5 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Condition |  | Min. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | High-Level Input Voltage | - |  | 2.0 | - | V |
| VIL | Low-Level Input Voltage | - |  | - | 0.8 | V |
| IH | High Level Input Current | $\mathrm{Vcc}=$ Max. | $\mathrm{Vl}=\mathrm{Vcc}$ | - | 10 | $\mu \mathrm{A}$ |
| lil | Low-Level Input Current | $\mathrm{Vcc}=$ Max . | $V_{1}=$ GND | - | -10 | $\mu \mathrm{A}$ |
| VOH | High-Level Output Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} ., \\ & \mathrm{IOH}=-8 \mathrm{~mA}(\mathrm{COM} \text { 'L. }),-6 \mathrm{~mA}(\text { MIL. }) \end{aligned}$ |  | 2.4 | - | V |
| Vol | Low-Level Output Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} ., \\ & \mathrm{IOL}=16 \mathrm{~mA}\left(\mathrm{COM}^{\prime} \mathrm{L} .\right), 12 \mathrm{~mA}(\text { MIL. } .) \end{aligned}$ |  | - | 0.4 | V |
| VIK | Input Clamp Voltage | $\mathrm{l}=-18 \mathrm{~mA}$ |  | - | -1.2 | V |
| los | Short Circuit Output Current ${ }^{(2)}$ | $\begin{aligned} & V C C=M a x ., V O=G N D \\ & V I=V C C \text { or } G N D \end{aligned}$ |  | -20 | - | mA |
| IozH | High Impedance Output Current | $V C C=M a x$. | $\mathrm{VI}=\mathrm{Vcc}$ | - | 20 | $\mu \mathrm{A}$ |
| 1OZL | Low Impedance Output Current | $\mathrm{Vcc}=$ Max. | $V_{1}=G N D$ | - | -20 | $\mu \mathrm{A}$ |

NOTES:

1. For conditions shown as Min. or Max., use appropriate value based on temperature range.
2. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed 100 milliseconds.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Iccoc | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\text { Max. } \\ & \mathrm{VI}=\mathrm{VLC} \text { or } \mathrm{VHC} \end{aligned}$ |  | - | 2 | 10 | mA |
| lccar ${ }^{(3)}$ | Quiescent Power Supply Current Inputs HIGH | $\begin{aligned} & V C C=\operatorname{Max} . \\ & V I=3.4 V \end{aligned}$ |  | - | 15 | 45 | mA |
| $\mathrm{ICCD1}{ }^{(4)}$ | Dynamic Power Supply Current | $\begin{aligned} & V C C=\text { Max. } \\ & \text { Outputs Disabled, } \overline{O E}=H I G H \\ & f C P=10 M H z, 50 \% \text { Duty } C y c l e \\ & V_{I} \leq V H C, V I \geq V L C \end{aligned}$ | COM'L. | - | 10 | 30 | mA |
|  |  |  | MIL. | - | 10 | 40 |  |
| $\operatorname{lcCD1}{ }^{(4)}$ | Dynamic Power Supply Current | $\begin{aligned} & \text { VcC }=\text { Max. } \\ & \text { Outputs Disabled, } \overline{O E}=\text { HIGH } \\ & \text { fCP }=40 \mathrm{MHz}, 50 \% \text { Duty Cycle } \\ & \text { VI } \leq \text { VHC, VI } \geq \text { VLC } \end{aligned}$ | COM'L. | - | 10 | 60 | mA |
|  |  |  | MIL. | - | 10 | 80 |  |

## NOTES:

2562 tbl 09

1. For conditions shown as Min. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading, not production tested.
3. This parameter is not directly testable but is derived for use in the total power supply calculation.
4. $\mathrm{IC}=$ lQUIESCENT + linputs + IDYNAMIC
$I C=I \cos +(I \cos \times D H \times N T)+I C C D$
IccQc = Quiescent Current
Iccat = Power Supply Current for a TTL High Input (ViN = 3.4V)
DH = Duty Cycle for each TTL Input High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Charge moved by an input transition pair (HLH or LHL)
All currents are in milliamps and all frequencies are in megahertz.

## AC ELECTRICAL CHARACTERISTICS

Commerical: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VcC}=5 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$

| Parameter | Commercial |  |  |  | Military |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \hline 73200 \mathrm{~L} 12 \\ & 73201 \mathrm{~L} 12 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 73200 \mathrm{~L} 15 \\ & 73201 \mathrm{~L} 15 \end{aligned}$ |  | $\begin{aligned} & 73200 L 15 \\ & 73201 \mathrm{~L} 15 \end{aligned}$ |  | $\begin{aligned} & \hline 73200 \mathrm{~L} 20 \\ & 73201 \mathrm{~L} 20 \end{aligned}$ |  |  |
|  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| CLK to Yo-Y15 Propagation Delay | - | 12 | - | 15 | - | 15 | - | 20 | ns |
| SELO-SEL2 to Y0-Y 15 Propagation Delay | - | 12 | - | 15 | - | 15 | - | 20 | ns |
| Do-D15 to CLK Set-up Time | 3 | - | 4 | - | 4 | - | 5 | - | ns |
| Do-D15 to CLK Hold Time | 1 | - | 2 | - | 2 | - | 3 | - | ns |
| 10-13 to CLLK Set-up Time | 4 | - | 5 | - | 5 | - | 6 | - | ns |
| 10-13 to CLK Hold Time | 2 | - | 2 | - | 2 | - | 3 | - | ns |
| CEN to CLK Set-up Time | 4 | - | 5 | - | 5 | - | 6 | - | ns |
| CEN to CLK Hold Time | 2 | - | 2 | - | 2 | - | 3 | - | ns |
| $\overline{\mathrm{OE}}$ Enable Time ${ }^{(1)}$ | - | 9 | - | 10 | - | 10 | - | 13 | ns |
| $\overline{\text { OEF Disable Time }{ }^{(1)}}$ | - | 8 | - | 9 | - | 9 | - | 13 | ns |
| CLK Pulse Width HIGH | 5 | - | 5 | - | 5 | - | 6 | - | ns |
| CLK Pulse Width LOW | 5 | - | 5 | - | 5 | - | 6 | - | ns |
| CLK Period | - | 12 | - | 15 | - | 15 | - | 20 | ns |
| Data In to Data Out Flowthrough ${ }^{(2)}$ | - | 12 | - | 15 | - | -15 | - | 20 | ns |

NOTES:

1. Output Enable and Disable times measured to 500 mV change of output voltage level.
2. 73201 only.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 4.0V |
| :--- | :---: |
| Input Rise/Fall Times | 4 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |



Figure 1. AC Output Test Circuit
3) Definition of input levels is very important. Since many inputs may change coincidentally, significant noise at the device pins may cause the $V_{i L}$ and $V_{I H}$ levels not to be met until the noise has settled. To allow for this testing/ board induced noise, IDT recommends using $V_{I L} \leq 0 \mathrm{~V}$ and $\mathrm{VIH} \geq 3 \mathrm{~V}$ for AC tests.
4) Device grounding is extremely important for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is required. The ground plane must be sustained from the performance board to the DUT interface board. All unused interconnect pins must be properly connected to the ground pin. Heavy gauge stranded wire should be used for powerwiring and twisted pairs are recommended to minimize inductance.

## ORDERING INFORMATION



## FEATURES

- Two bidirectional interfacing ports
- Single-level pipeline register for one port and one-level (73211) or two-level (73210) pipeline register for the other port
- 8-bit wide interface ports plus parity bit
- Even parity checking in both directions
- Even/odd parity generation from Port A to Port B
- Even parity generation from Port $B$ to Port $A$
- Parity polarity control
- High output drive capability: 64/48mA (commercial/ military)
- Available in 32-pin, 300 mil plastic DIP and sidebraze DIP, surface mount 32-pin SOJ and LCC packages
- High-speed, low-power, CEMOS ${ }^{\text {TM }}$ process technology
- Military product compliant to MIL-STD-883, Class B


## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology Inc.

## APPLICATIONS

## - Cache memory bus interface

- Read and write buffers for RISC microprocessor system
- Registered transceiver with parity


## FUNCTIONAL DESCRIPTION

The IDT73210/1 Octal Register Transceivers are highspeed, low-power data interface with data integrity checking capability.

They are designed for high-performance systems requiring bidirectional data transfer between two buses and maintaining error checking via parity.

In any RISC or CISC microprocessor system, the IDT73210/1 can be used to interface cache memory with main memory. Data integrity is ensured through parity checking. Control features allow dynamic reconfiguration of check/generate and odd/even parity options.

## DETAILED FUNCTIONAL DESCRIPTION

Port A to Port B Path (IDT73210 and IDT73211) is comprised of a register $(X)$, an even/odd parity generator and an even parity checker. The input data is on the A0-8 lines. When $\overline{\mathrm{AEN}}$ is low, A0-8 is latched into Register X on the low-to-high $C P$ transition. Even parity of the latched data is checked. If PERRA goes high, a parity error has occurred. A new parity bit, B 8 , is generated. The output data bus is $\mathrm{B} 0-8$ and is enabled when $\overline{B O E}$ is low.

Port B to Port A Path (IDT73210) is comprised of a latch (W), two registers ( Y and Z ), an even parity generator/checker and a parity bit latch complementor. The input data bus is on the Bo-8 lines.

When SEL is high, the incoming data is latched into Latch W. When LE is high, Latch $W$ is transparent; when LE is low, Latch $W$ is closed. The parity bit, B 8 , can be complemented by the POLARITY pin. If POLARITY is low, the parity sense remains the same. If POLARITY is high, the parity sense is complemented. Parity is not generated in this path. Even parity of latched data is checked. If PERRB goes high, a parity error has occurred. When $\overline{\mathrm{BEN}}$ is low, Wo-8 is latched into Register $Z$ on the low-to-high CP transition. The previous contents are held in Register $Z$ if $\overline{B E N}$ is high or if there is no
low-to-high CP transition. The output data bus is $\mathrm{AO}-8$ and is enabled when $\overline{\mathrm{AOE}}$ is low. When SEL is high, there is only a one clock cycle latency.

When SEL is low, the incoming data is latched into Register Y on the low-to-high CP transition, when $\overline{\mathrm{BEN}}$ is low. Even parity of the registered data is checked. If PERRB goes high, a parity error has occurred. Even parity (QY8) is generated on the contents in Register Y . When BEN is low, the contents of register $Y$ are transferred to Register $Z$ on the low-to-high $C P$ transition. When $\overline{B O E}$ is low, the content of Register $Z$ is made available at output Port A. When SEL is low, there is a two clock cycle latency.

Port B to Port A Path (IDT73211) is comprised of a latch (W), two registers ( Y and Z ), an even parity generator/checker and a parity bit latch complementor. The input data bus is on the B0-8 lines.

When SEL is high, the incoming data is latched into Latch W. When LE is high, Latch $W$ is transparent; when LE is low, Latch $W$ is closed. The parity bit, B8, can be complemented by the POLARITY pin. If POLARITY is low, the parity sense remains the same. If POLARITY is high, the parity sense is complemented. Parity is not generated in this path. Even parity of latched data is checked. If PERRB goes high, a parity error has occurred. When $\overline{B E N}$ is low, Wo-8 is latched into Register $Z$ on the low-to-high CP transition. The previous contents are held in Register $Z$ if $\overline{B E N}$ is high or if there is no low-to-high CP transition. The output data bus is A0-8 and is enabled when $\overline{A O E}$ is low. When SEL is high, there is only a one clock cycle latency.

When SEL is low, the incoming data is latched into Latch $Y$ when LE is high. Latch $Y$ is closed when LE is low. Even parity of latched data is checked. If PERRB goes high, a parity error has occurred. Even parity (QY8) is generated on the contents in Latch $Y$. When BEN is low, the contents of Latch $Y$ are transferred to Register $Z$ on the low-to-high CP transition. When $\overline{\mathrm{BOE}}$ is low, the content of Register Z is made available at output Port A. When SEL is low, there is a one clock cycle latency.

The power pins are Vcc and GNDo-2. GNDo is internal quiet ground, GND1 is Port B ground and GND2 is Port A ground.

## PIN CONFIGURATIONS ${ }^{(1)}$



NOTE:

1. GNDo is internal quiet ground
$\mathrm{GND}_{1}$ is $B$ Port ground
$\mathrm{GND}_{2}$ is A Port ground

## PIN DESCRIPTIONS



2594 thl 01

## OPERATING MODES SUMMARY

IDT73210/1 A TO B DIRECTION

|  |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
| Input | Reg. X | PERRA | (B8) | B0-8 |
| A0-8 | $\begin{aligned} & \begin{array}{l} A 0-8 \rightarrow Q X 0-8 \\ (C P=L o \text { to } H i) \\ (\overline{A E N}=0) \end{array} \end{aligned}$ | Result of even parity check | Even/odd parity bit $\mathrm{B} 8=$ POLARITY XOR <br> Even parity generate from QXO-7 | $\begin{aligned} & \mathrm{QXO-8} \rightarrow \mathrm{B0}-8 \\ & (\overline{\mathrm{BOE}}=0) \end{aligned}$ |

## IDT73210/1 B TO A DIRECTION WHEN SEL = 1

|  |  |  | Reg. $\mathbf{Z}$ |  | Output |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input | Latch W | PERRB | (QZ8) | QZO-8 | (A8) | A0-8 |
| B0-8 | $\begin{aligned} & \mathrm{B} 0-8 \rightarrow \mathrm{~W}_{0}-8 \\ & (\mathrm{LE}=1) \end{aligned}$ | Result of even parity check | Bit complemented by POLARITY (Even/odd parity translation) | $\begin{aligned} & \text { W0-8 } \rightarrow \text { QZO-8 } \\ & (C P=L 0 \text { to } \mathrm{Hi}) \\ & (\overline{\mathrm{BEN}}=0) \end{aligned}$ | $A 8=\text { POLARITY XOR }$ Wb | $\begin{aligned} & \mathrm{QZO-8} \rightarrow \mathrm{A0-8} \\ & (\overline{\mathrm{AOE}}=0) \end{aligned}$ |

IDT73210 B TO A DIRECTION WHEN SEL $=0$

|  |  |  | Reg. $\mathbf{Z}$ |  | Output |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input | Reg. Y | PERRB | (QZ8) | QZO-8 | (A8) | A0-8 |
| B0-8 | $\begin{aligned} & \mathrm{BO}-8 \rightarrow \text { QYO-8 } \\ & (\mathrm{CP}=\mathrm{Lo} \text { to Hi) } \\ & (\overline{\mathrm{BEN}=0)} \end{aligned}$ | Result of even parity check | Even parity generated bit | $\begin{aligned} & \text { QYO-8 } \rightarrow \text { QZO-8 } \\ & (\mathrm{CP}=\mathrm{Lo} \mathrm{to} \mathrm{Hi}) \\ & (\overline{\mathrm{BEN}}=0) \end{aligned}$ | $A 8=$ Even parity generated from QYo-7 | $\begin{aligned} & Q Z_{0-8} \rightarrow A 0-8 \\ & (\overline{B O E}=0) \end{aligned}$ |

IDT73211 B TO A DIRECTION WHEN SEL = 0

|  |  |  | Reg. $\mathbf{Z}$ |  | Output |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input | Latch $Y$ | PERRB | (QZ8) | QZO-8 | (As) | A0-8 |
| B0-8 | $\begin{aligned} & \mathrm{Bo}-8 \rightarrow \text { QYO-8 } \\ & (\mathrm{LE}=1) \end{aligned}$ | Result of even parity check | Even parity generated bit | $\begin{aligned} & \text { QYO-8 } \rightarrow \text { QZO-8 } \\ & (\mathrm{CP}=\mathrm{Lo} \text { to } \mathrm{Hi}) \\ & (\overline{\mathrm{BEN}}=0) \end{aligned}$ | $A 8=$ Even parity generated from QYO-7 | $\begin{aligned} & \mathrm{QZO-8} \rightarrow \mathrm{~A} 0-8 \\ & (\overline{\mathrm{BOE}}=0) \end{aligned}$ |



2594 drw 04
Figure 1. R3000 System with No Parity Support in Main Memory


Figure 2. R3000 System with Parity Support in Main Memory


Figure 3. Read and Write Buffers Using Eight IDT73210/1

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to Ground | -0.5 to <br> $\mathrm{Vcc}+0.5$ | -0.5 to <br> Vcc +0.5 | V |
| Vcc | Power Supply <br> Voltage | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 1.2 | 1.5 | W |
| IOUT | Total Output <br> Current | 200 | 250 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 5 | pF |
| COUT | Output <br> Capacitance | VouT $=0 \mathrm{~V}$ | 7 | pF |
| ClO | Input - Output <br> Capacitance | VouT $=0 \mathrm{~V}$ | 7 | pF |

NOTE:
2594 thl 07

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

The following conditions apply unless otherwise specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  |  | 2.0 | - | - | V |
| Vil | Input LOW Level | Guaranteed Logic LOW Level |  |  | - | - | 0.8 | V |
| IH | Input HIGH Current | $\begin{aligned} & V C C=M a x . \\ & V_{1}=2.7 V \end{aligned}$ |  | Except 1/O | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  |  | I/O pins | - | - | 20 |  |
| IIL. | Input LOW Current | $\begin{aligned} & V C C=M a x . \\ & V I=0.5 V \end{aligned}$ |  | Except I/O | - | - | -10 | $\mu \mathrm{A}$ |
|  |  |  |  | I/O pins | - | - | -20 |  |
| VIK | Clamp Diode Voltage | $\mathrm{Vcc}=\mathrm{Min} ., \mathrm{IN}=-18 \mathrm{~mA}$ |  |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{VCC}=\mathrm{Max} .{ }^{(3)}, \mathrm{Vo}=\mathrm{GND}$ |  | PERRA, PERRB | -30 | - | -150 | mA |
|  |  |  |  | A0-8, B0.8 | -20 | - | -75 |  |
| VOH | Output HIGH Voltage | $\begin{aligned} & V C C=M i n . \\ & V I N=V_{I H} \text { or } V I L \end{aligned}$ |  | $\begin{aligned} & 1 \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & 1 \mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM} \cdot \mathrm{~L} . \end{aligned}$ | 2.4 | 3.3 | - | V |
| Vol | Output LOW Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{A} 0-8 \\ & \mathrm{~B} 0-8 \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=48 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOL}=64 \mathrm{~mA} \text { COM } \mathrm{L} . \end{aligned}$ | - | 0.3 | 0.5 | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | PERRA PERRB | $\begin{aligned} 1 O \mathrm{~L} & =20 \mathrm{~mA} \text { MIL. } \\ 1 O \mathrm{~L} & =24 \mathrm{~mA} \mathrm{COM} \cdot \mathrm{~L} . \end{aligned}$ |  |  |  |  |
| VH | Input Hysteresis for CP only | $V C C=5 \mathrm{~V}$ |  |  | - | 200 | - | mV |

## NOTES:

2594 tا 09

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient, not production tested.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed 100 millisecond.

## POWER SUPPLY CHARACTERISTICS

Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Iccoc | Quiescent Power Supply Current | VCC = Max., VIN = GND or VCC |  | - | 0.001 | 2.0 | mA |
| ICCOT | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V C C=M a x . \\ & V I N=3.4^{(3)} \end{aligned}$ | COM'L. | - | 3 | 10 | mA |
|  |  |  | MIL. | - | 3 | 15 |  |
| ICCD1 | Dynamic Power Supply Current ${ }^{(4)}$ | $V c c=$ Max. <br> Outputs Disabled <br> $\mathrm{fcP}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\mathrm{f}=5 \mathrm{MHz}$ | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & \text { VIN } \leq V_{L C} \end{aligned}$ | - | 6.0 | 15 | mA |
| ICCD2 | Dynamic Power Supply Current ${ }^{(4)}$ | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Disabled $\mathrm{fCP}=40 \mathrm{MHz}$ <br> 50\% Duty Cycle $\mathrm{fi}_{\mathrm{i}}=20 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{VIN} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 24 | 60 | mA |

NOTES:
2594 to 08

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading, not production tested.
3. This parameter is not directly testable but is derived for use in the total power supply calculation.
4. ic = IQUESCENT + IINPUTS + IDYNAmic
$I C=I c c a c+I \operatorname{Icat} D H N T+I C c D$
Iccoc = Quiescent Current
ICCOT = Power Supply Current for a TTL High Input ( $\mathrm{V} \mid \mathrm{N}=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE

$T A=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%$
$\mathrm{CL}=50 \mathrm{pF} ; \mathrm{RL}=500 \Omega$

| Parameter | Description | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay <br> Clock to A0-8 ( $\overline{\mathrm{AOE}}=$ Low) <br> Clock to $\mathrm{BO}-8$ ( $\overline{\mathrm{BOE}}=$ Low) | - | - | 10.0 | ns |
| tPHL | Propagation Delay CP to PERRA, PERRB | - | - | 8.5 | ns |
| tPHL | Propagation Delay POLARITY to Bo-8 | - | - | 7.0 | ns |
| tPHL | Propagation Delay Bo-8 to PERRB $L E=H i g h$ | - |  | 8.5 | ns |
| ts | Set-up Time <br> A0-8, Bo-8, POLARITY, SEL to CP | $2.0$ | \#. | - | ns |
| th | Hold Time <br> A0-8, B0-8, POLARITY, SEL to CP |  | - | - | ns |
| ts | Set-up Time $\overline{A E N}, \overline{B E N}$ to CP Low-to-High | 2.0 | - | - | ns |
| th | Hold Time <br> $\overline{\mathrm{AEN}}, \overline{\mathrm{BEN}}$ to CP Low-to-High | 1.5 | - | - | ns |
| ts | Set-up Time <br> B0-8 to LE | 2.0 | - | - | ns |
| th | Hold Time <br> Bo-8 to LE | 1.5 | - | - | ns |
| ts | Set-up Time Bo-8 to CP to Low-to-High; LE $=$ High | 3.0 | - | - | ns |
| th | Hold Time <br> Bo-8 to CP to Low-to-High; LE $=$ High | 1.5 | - | - | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $\overline{\mathrm{AOE}}$ to $\mathrm{A} 0-8, \overline{\mathrm{BOE}}$ to $\mathrm{Bo}-8$ | - | - | 7.0 | ns |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \mathrm{tPLZ} \end{aligned}$ | Output Disable Time $\overline{\mathrm{AOE}}$ to $\mathrm{A} 0-8, \overline{\mathrm{BOE}}$ to $\mathrm{B} 0-8$ | - | - | 6.5 | ns |
| tPWH | Clock Pulse Width High | 7.0 | 5.0 | - | ns |
| tPWL | Clock Pulse Width Low | 7.0 | 5.0 | - | ns |

NOTE:

1. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V}$ and $+25^{\circ} \mathrm{C}$ ambient, not production tested.

## SWITCHING CHARACTERISTICS OVER MILITARY OPERATING RANGE

$\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{VcC}=5 \mathrm{~V} \pm 10 \%$
$C L=50 \mathrm{pF} ; \mathrm{RL}=500 \Omega$

| Parameter | Description | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay <br> Clock to A0-8 ( $\overline{\text { AOE }}=$ Low) <br> Clock to B0-8 ( $\overline{\mathrm{BOE}}=$ Low) | - | - | 12.2 | ns |
| tPHL | Propagation Delay CP to PERRA, PERRB | - | - | 10.6 | ns |
| tPHL | Propagation Delay POLARITY to Bo-8 | - |  | 7.0 | ns |
| tPHL | Propagation Delay B0-8 to PERRB LE = High | - |  | 10.6 | ns |
| ts | Set-up Time A0-8, B0-8, POLARITY, SEL to CP | 2.0 | $\stackrel{-}{\text { a }}$ | - | ns |
| th | Hold Time <br> A0-8, B0-8, POLARITY, SEL to CP | $1.5$ | - | - | ns |
| ts | Set-up Time $\overline{A E N}, \overline{B E N}$ to CP Low-to-High | $2.0$ | - | - | ns |
| th | Hold Time <br> $\overline{A E N}, \overline{B E N}$ to CP Low-to-High | 1.5 | - | - | ns |
| ts | Set-up Time Bo-8 to LE | 2.0 | - | - | ns |
| th | Hold Time Bo-8 to LE | 1.5 | - | - | ns |
| ts | Set-up Time <br> Bo-8 to CP to Low-to-High; LE $=$ High | 3.0 | - | - | ns |
| $t \mathrm{H}$ | Hold Time <br> Bo-8 to CP to Low-to-High; LE $=$ High | 1.5 | - | - | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $\overline{\mathrm{AOE}}$ to $\mathrm{A} 0-8, \overline{\mathrm{BOE}}$ to $\mathrm{BO}-8$ | - | - | 7.0 | ns |
| $\begin{aligned} & \hline \mathrm{tPHZ} \\ & \mathrm{tPLZ} \end{aligned}$ | Output Disable Time $\overline{\mathrm{AOE}}$ to $\mathrm{A} 0-8, \overline{\mathrm{BOE}}$ to $\mathrm{BO}-8$ | - | - | 6.5 | ns |
| tPWH | Clock Pulse Width High | 8 | 6 | - | ns |
| tPWL | Clock Puise Width Low | 8 | 6 | - | ns |

NOTE:

1. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V}$ and $+25^{\circ} \mathrm{C}$ ambient.


Figure 4. Input Interface Circuit


Figure 5. Output Interface Circuit

## DEFINITIONS:


$C L=$ Load capacitance: includes jig and probe capacitance
RL = Termination resistance: should be equal to Zout of the Pulse Generator
Figure 6. AC Test Load Circuit

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 6 |


| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All other Tests | Open |
| 2594 tol 13 |  |

## ORDERING INFORMATION



## 16-BIT CMOS <br> ERROR DETECTION <br> AND CORRECTION UNIT

## IDT39C60 IDT39C60-1 IDT39C60A IDT39C60B

## FEATURES

- Low-power CEMOS ${ }^{\text {m }}$
- Military: 100 mA (max.)
- Commercial: 85mA (max.)
- Fast
- Data in to Error Detect IDT39C60B: 16ns (max.), IDT39C60A: 20ns (max.) IDT39C60-1: 25ns (max.), IDT39C60: 32ns (max.)
- Data in to Corrected Data out IDT39C60B: 25ns (max.), IDT39C60A: 30ns (max.) IDT39C60-1: 52ns (max.), IDT39C60: 65ns (max.)
- Improves system memory reliability
- Corrects all single-bit errors, detects all double and some triple-bit errors
- Cascadable
- Data words up to 64 bits
- Built-in diagnostics
- Capable of verifying proper EDC operation via software control
- Simplified byte operations
- Fast byte writes possible with separate byte enables
- Available in 48-pin DIP, 52-pin PLCC and LCC
- Pin-compatible to all versions of the AMD2960
- Military product available compliant to MIL-STD-883, Class B
- Standard Military Drawing \#5962-88613 available for this function


## DESCRIPTIONS

The IDT39C60 family are high-speed, low-power, 16-bit Error Detection and Correction Units which generate checkbits on a 16-bit data field according to a modified Hamming Code and correct the data word when checkbits are supplied. When performing a read operation from memory, the IDT39C60s will correct $100 \%$ of all single bit errors, will detect all double bit errors and some triple bit errors.

The IDT39C60s are easily cascadable from 16 bits up to 64 bits. Sixteen-bit systems use 6 check bits, 32-bit systems use 7 check bits and 64-bit systems use 8 check bits. For all three configurations, the error syndrome is made available.

All parts incorporate 2 built-in diagnostic modes. Both simplify testing by allowing for diagnostic data to be entered into the device and to execute system diagnostic functions.

The IDT39C60s are pin-compatible, performance-enhanced functional replacements for all versions of the 2960. They are fabricated using CEMOS, a CMOS technology designed for high-performance and high-reliability. The devices are packaged in either 48 -pin DIPs and 52-pin PLCC and LCCs.

Military grade product is manufactured in compliance to the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM


CEMOS and MICROSLICE are trademarks of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES

## PIN CONFIGURATION



## PIN DESCRIPTIONS

| Pin Name | I/O | Description |
| :---: | :---: | :---: |
| DATA0-15 | I/O | 16 bidirectional data lines provide input to the Data Input Latch and receive output from the Data Output Latch. DATA0 is the least significant bit; DATA15 the most significant. |
| CBO-6 | 1 | Seven check bit input lines are used to input check bits for error detection. Also used to input syndrome bits for error correction in 32- and 64-bit configurations. |
| LEIN | 1 | Latch Enable - Data Input Latch. Controls latching of the input data. When HIGH, the Data Input Latch and Check Bit Input Latch follow the input data and input check bits. When LOW, the Data Input Latch and Check Bit Input Latch are latched to their previous state. |
| GENERATE | 1 | Generate Check Bits input. When this input is LOW, the EDC is in the Check Bit Generate mode. When HIGH, the EDC is in the Detect mode or Correct mode. In the Generate mode, the circuit generates the check bits or partial check bits specific to the data in the Data Input Latch. The generated check bits are placed on the SC outputs. In the Detect or Correct modes the EDC detects single and multiple errors and generates syndrome bits based upon the contents of the Data Input Latch and Check Bit Input Latch. In Correct mode, single-bit errors are also automatically corrected - corrected data is placed at the input of the Data Output Latch. The syndrome result is placed on the SC outputs and indicates, in a coded form, the number of errors and the bit-in-error. |
| SC0-6 | 0 | Syndrome/Check Bit outputs hold the check/partial check bits when the EDC is in Generate mode and will hold the syndrome/partial syndrome bits when the device is in Detect or Correct modes. These are 3-state outputs. |
| OEsc | 1 | Output Enable - Syndrome/Check Bits. When LOW, the 3-state output lines SCO-6 are enabled. When HIGH, the SC outputs are in the high impedance state. |
| ERROR | 0 | Error Detected output. When the EDC is in Detect or Correct mode, this output will go LOW if one or more syndrome bits are asserted, meaning there are one or more bit errors in the data or check bits. If no syndrome bits are asserted, there are no errors detected and the output will be HIGH. In Generate mode, ERROR is forced HIGH. (In a 64-bit configuration, ERROR must be implemented externally.) |
| MULT ERROR | 0 | Multiple Errors Detected output. When the EDC is in Detect or Correct mode this output, if LOW, indicates that there are two or more bit errors that have been detected. If HIGH, this indicates that either one or no errors have been detected. In Generate mode, MULT ERROR is forced HIGH. (In a 64-bit configuration, MULT ERROR must be implemented externally.) |
| CORRECT | 1 | Correct input. When HIGH, this signal allows the correction network to correct any single-bit error in the Data Input Latch (by complementing the bit-in-error) before putting it into the Data Output Latch. When LOW, the EDC will drive data directly from the Data Input Latch to the Data Output Latch without correction. |
| LEOUT | 1 | Latch Enable - Data Output Latch. Controls the latching of the Data Output Latch. When LOW, the Data Output Latch is latched to its previous state. When HIGH, the Data Output Latch follows the output of the Data Input Latch as modified by the correction logic network. In Correct mode, single-bit errors are corrected by the network before loading into the Data Output Latch. In Detect mode, the contents of the Data Input Latch are passed through the correction network unchanged into the Data Output Latch. The inputs to the Data Output Latch are disabled with its contents unchanged if the EDC is in Generate mode. |
| $\begin{aligned} & \overline{\mathrm{OE}} \text { BYTE }_{0} \\ & \overline{\mathrm{OE}} \text { BYTE }_{1} \end{aligned}$ | 1 | Output Enable - Bytes 0 and 1, Data Output Latch controls the 3-state outputs for each of the two bytes of the Data Output Latch. When LOW, these lines enable the Data Output Latch and, when HIGH, these lines force the Data Output Latch into the high impedance state. The two enable lines can be separately activated to enable only one byte of the Data Output at a time. |
| PASSTHRU | 1 | PASSTHRU input, when HIGH, forces the contents of the Check Bit Input Latch onto the Syndrome/Check Bit outputs (SC0-6) and the unmodified contents of the Data Input Latch onto the inputs of the Data Output Latch. |
| DIAG MODE0-1 CODE IDO-2 | $1$ | Diagnostic Mode Select controls the initialization and diagnostic operation of the EDC. <br> Code Identification inputs identify the size of the total data word to be processed and which 16 -bit slice of larger data words a particular EDC is processing. The three allowable data word sizes are 16, 32, and 64 bits and their respective modified Hamming Codes are designated $16 / 22,32 / 39$ and $64 / 72$. Special CODE ID input 001 (ID2, ID1, IDo) is also used to instruct the EDC that the signals CODE ID0-2, DIAG MODE0-1, CORRECT and PASSTHRU are to be taken from the diagnostic latch rather than the control lines. |
| LEDIAG | 1 | Latch Enable - Diagnostic Latch. The Diagnostic Latch follows the 16 -bit data on the input lines when HIGH. When LOW, the outputs of the Diagnostic Latch are latched to their previous states. The Diagnostic Latch holds diagnostic check bits and internal control signals for CODE ID0-2, DIAG MODE0-1, CORRECT and PASSTHRU. |

## PRODUCT DESCRIPTION

The IDT39C60 EDC Unit is a powerful 16-bit cascadable slice used for check bit generation, error detection, error correction and diagnostics. As shown in the Functional Block Diagram, the device consists of the following:

- Data Input Latch
- Data Output Latch
- Diagnostic Latch
- Check Bit Input Latch
- Check Bit Generation Logic
- Syndrome Generation Logic
- Error Detection Logic
- Error Correction Logic
- Control Logic


## DATA INPUT/OUTPUT/DIAGNOSTIC LATCHES

The LEIN, Latch Enable input, controls the Data Input which can load 16 bits of data from the bidirectional DATA lines. The input data is used for either check bit generation or error detection/correction.

The 16 bits of data from the DATA lines can be loaded into the Diagnostic Latch under control of the Diagnostic Latch Enable, LEDIAG, giving check bit information in one byte and control information in the other byte. The Diagnostic Latch is used when in Internal Control mode or in one of the Diagnostics modes.

The Data Output Latch is split into two bytes and enabled onto the DATA lines through separate byte control lines. The Data Output Latch stores the result of an error correction operation or is loaded directly from the Data Input Latch under control of the Latch Enable Out (LEOUT). The PASSTHRU control input determines which data is loaded.

## CHECK BIT GENERATION LOGIC

This block of combinational logic generates 7 check bits using a modified Hamming Code from the 16 bits of data input from the Data Input Latch.

## SYNDROME GENERATION LOGIC

This logic compares the check bits generated through the Check Bit Generator with either the check bits in the Check Bit Input Latch or 7 bits assigned in the Diagnostic Latch.

Syndrome bits are produced by an exclusive-OR of the two sets of bits. A match indicates no errors. If errors occur, the syndrome bits can be decoded to indicate the bit in error, whether 2 errors were detected or 3 or more errors.

## ERROR DETECTION/CORRECTION LOGIC

The syndrome bits generated by the Syndrome Logic are decoded and used to control the ERROR and $\overline{M U L T E R R O R}$ outputs. If one or more errors are detected,
$\overline{E R R O R}$ goes low. If two or more errors are detected, both $\overline{E R R O R}$ and MULT ERROR go low. Both outputs remain high when there are no errors detected.

For single bit errors, the correction logic will complement (correct) the bit in error, which can then be loaded into the Data Out Latches under the LEOUT control. If check bit errors need to be corrected, then the device must be operated in the Generate mode.

## CONTROL LOGIC

The control logic determines the specific mode of operation, usually from external control signals. However, the Internal Control mode allows these signals to be provided from the Diagnostic Latch.

## DETAILED PRODUCT DESCRIPTION

The IDT39C60 EDC unit contains the logic necessary to generate check bits on a 16 -bit data input according to a modified Hamming Code. The EDC can compare internally generated check bits against those read with the 16-bit data to allow correction of any single bit data error and detection of all double and some triple bit errors. The IDT39C60 can be used for 16 -bit data words ( 6 check bits), 32-bit data words ( 7 check bits) or 64-bit data words ( 8 check bits).

## CODE AND BYTE SELECTION

The 3 code identification pins, IDO-2, are used to determine the data word size from 16,32 or 64 bits and the byte position of each 16-bit IDT39C60 EDC device.

Code 16/22 refers to a 16 -bit data field with 6 check bits.
Code $32 / 39$ refers to a 32 -bit data field with 7 check bits.
Code 64/72 refers to a 64-bit data field with 8 check bits.
The ID0-2 of 001 is used to place the device in the Internal Control mode as described later in this section.

Table 1 defines all possible identification codes.

## CHECK AND SYNDROME BITS

The IDT39C60 provides either check bits or syndrome bits on the three-state output pins, $\mathrm{SCO}_{0}-6$. Check bits are generated from a combination of the Data Input bits, while syndrome bits are an Exclusive-OR of the check bits generated from read data with the read check bits stored with the data. Syndrome bits can be decoded to determine the single bit-in-error or that a double error was detected. Some triple bit errors are also detected. The check bits are labeled:
$\mathrm{C} 0, \mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4}$
$\mathrm{C}_{0}, \mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4}, \mathrm{C}_{5}$
$\mathrm{C} 0, \mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4}, \mathrm{C} 5, \mathrm{C}_{6}$
$\mathrm{C}_{3}, \mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4}, \mathrm{C}_{5}, \mathrm{C}_{6}, \mathrm{C}_{7}$
for the 8 -bit configuration for the 16 -bit configuration for the 32-bit configuration

Syndrome bits are similarly labeled So through S7.

## CONTROL MODE SELECTION

Tables 2 and 3 describe the 9 operating modes of the IDT39C60. The Diagnostic mode pins, DIAG MODE0-1, define 4 basic areas of operation, with GENERATE, CORRECT and PASSTHRU, further dividing operation into 8 functions with the IDo-2 defining the ninth mode as the Internal mode.

Generate mode is used to display the check bits on the outputs $\mathrm{SC}_{0}-6$. The Diagnostic Generate mode displays check bits as stored in the Diagnostic Latch.

Detect mode provides an indication of errors or multiple errors on the outputs $\overline{\text { ERROR }}$ and MULTERROR. Single bit errors are not corrected in this mode. The syndrome bits are provided on the outputs $\mathrm{SC} 0-6$. For the Diagnostic Detect mode, the syndrome bits are generated by comparing the internally generated check bits from the Data In Latch with check bits stored in the diagnostic latch rather than with the check bit latch contents.

| CODE <br> ID | CODE <br> ID1 | CODE <br> IDo | Hamming Code <br> and Slice Selected |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Code 16/22 |
| 0 | 0 | 1 | Internal Control Mode |
| 0 | 1 | 0 | Code 32/39, Byte 0 and 1 |
| 0 | 1 | 1 | Code 32/39, Byte 2 and 3 |
| 1 | 0 | 0 | Code 64/72, Byte 0 and 1 |
| 1 | 0 | 1 | Code 64/72, Byte 2 and 3 |
| 1 | 1 | 0 | Code 64/72, Byte 4 and 5 |
| 1 | 1 | 1 | Code 64/72, Byte 6 and 7 |

Table 1. Hamming Code and Slice Identification

Correct mode is similar to the Detect mode except that single bit errors will be complemented (corrected) and made available as input to the Data Out Latch. Again, the Diagnostic Correct mode will correct single bit errors as determined by syndrome bits generated from the Data Input and contents of the Diagnostic Latch.

The Initialize mode provides check bits for all zero bit data. Data In Latch is set and latched to a logic zero and made available as input to the Data Out Latch.

The Internal mode disables the external control pins DIAG MODE0-1, CORRECT, PASSTHRU and CODE ID to be defined by the Diagnostic Latch. When in the internal control mode, the data loaded into the diagnostic latch should have the CODE ID different from 001 as this would represent an invalid operation.

$\left.$| DIAG <br> MODE $_{1}$ | DIAG <br> MODE 2 | Diagnostic Mode Selected |
| :---: | :---: | :--- |\(\left|\begin{array}{|c|l|}\hline 0 \& 0 <br>

\hline 0 \& 1 <br>
Non-diagnostic mode. The EDC <br>

functions normally in all modes.\end{array}\right|\)| Diagnostic Generate. The contents of |
| :--- |
| the Diagnostic Latch are substituted for |
| the normally generated check bits when |
| in the Generate mode. The EDC func- |
| tions normally in the Detect or Correct |
| modes. | \right\rvert\,

2595 か1 03
Table 2. Diagnostic Mode Control

| Operating Mode | DM1 | DMo | GENERATE | CORRECT | PASS- <br> THRU | DATAOUT Latch <br> (LEOUT $=\mathrm{High}$ ) | $\begin{gathered} S_{0} C_{0-6} \\ (\overline{O E S C}=\text { Low }) \end{gathered}$ | $\frac{\overline{\text { ERROR }}}{\overline{\text { MULT ERROR }}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Generate | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | 0 | X | 0 | - | Check Bits Generated from DATAIN Latch | High |
| Detect | 0 | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | 1 | 0 | 0 | DATAIN Latch | Syndrome Bits DATAIN/ Check Bit Latch | Error Dep ${ }^{(1)}$ |
| Correct | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 1 | 1 | 0 | DATAIN Latch with Single Bit Correction | Syndrome Bits DATAIN/ Check Bit Latch | Error Dep |
| PASSTHRU |  | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & \hline \end{aligned}$ | X | X | 1 | DATAIN Latch | Check Bit Latch | High |
| Diagnostic Generate | 0 | 1 | 0 | X | 0 | - | Check Bits from Diagnostic Latch | High |
| Diagnostic Detect | 1 | 0 | 1 | 0 | 0 | DATAIN Latch | Syndrome Bits DATAIN/ Diagnostic Latch | Error Dep |
| Diagnostic Correct | 1 | 0 | 1 | 1 | 0 | DATAIN Latch with Single Bit Correction | Syndrome Bits DATAIN/ Diagnostic Latch | Error Dep |
| Initialization Mode | 1 | 1 | $X$ | X | X | DATAin Latch Set to 0000 | Check Bits Generated from DATAIN Latch (0000) | - |
| Internal Mode | ID0-2 $=001$ (Control Signals IDo-2, DIAG MODE0-1, CORRECT and PASSTHRU are taken from the Diagnostic Latch) |  |  |  |  |  |  |  |

NOTE:
2595 ゅ 04

1. ERROR DEP (Error Dependent): ERROR will be low for single or multiple errors, with MULT ERROR low for double or multiple errors. Both signals are high for no errors.

Table 3. IDT39C60 Operating Modes

## 16-BIT DATA WORD CONFIGURATION

Figure 1 indicates the 22-bit data format for two bytes of data and 6 check bits.

A single IDT39C60 EDC unit, connected as shown in Figure 2, provides all the logic needed for single bit error correction and double bit error detection of a 16-bit data field. The identification code $16 / 22$ indicates 6 check bits are required. The CB6 pin is, therefore, a "Don't Care" and ID2, $\mathrm{ID} 1, \mathrm{ID} 0=000$.


Figure 1. 16-Bit Data Format


Table 3 describes the operating modes available. The output pin SC6, is forced high for either syndrome or check bits since only 6 check bits are used for the $16 / 22$ code.

Table 4 indicates the data bits participating in the check bit generation. For example, check bit Co is the Exclusive-OR function of the 8 data input bits marked with an X . Check bits are generated and output in the Generate and Initialization Mode. Check bits are passed as stored in the PASSTHRU or Diagnostic Generate Mode.

Syndrome bits are generated by an Exclusive-OR of the generated check bits with the read check bits. For example, SX is the XOR of check bits CX from those read with those generated. Table 5 indicates the decoding of the six
syndrome bits to indicate the bit-in-error for a single bit error, or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct Mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple errordetection, the data available as input to the Data Out Latch is not defined.

Table 6 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the diagnostic check bits to determine syndrome bits or to pass as check bits to the SCo-5 outputs. The Internal Mode substitutes the indicated bit position for the external control signals.

| Generated Check Bits | Participating Data Bits ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Parity | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| Co | Even (XOR) |  | X | X | X |  | X |  |  | X | X |  | X |  |  | X |  |
| C1 | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| C2 | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| C3 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| $\mathrm{C}_{5}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |

NOTE:

1. The check bit is generated as either an XOR or XNOR of the eight data bits noted by an " $X$ " in the table.

Table 4. 16-Bit Modified Hamming Code - Check Bit Encode Chart

|  |  |  |  | Hex | 0 | 1 | 2 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Syndrome Bits |  |  | $\begin{aligned} & \mathrm{S}_{5} \\ & \mathrm{~S}_{4} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $0$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |
| Hex |  | S2 | S1 | So |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | * | C4 | C5 | T |
| 1 | 0 | 0 | 0 | 1 | Co | T | T | 14 |
| 2 | 0 | 0 | 1 | 0 | C1 | T | T | M |
| 3 | 0 | 0 | 1 | 1 | T | 2 | 8 | T |
| 4 | 0 | 1 | 0 | 0 | C2 | T | T | 15 |
| 5 | 0 | 1 | 0 | 1 | T | 3 | 10 | T |
| 6 | 0 | 1 | 1 | 0 | T | 4 | 9 | T |
| 7 | 0 | 1 | 1 | 1 | M | T | T | M |
| 8 | 1 | 0 | 0 | 0 | C3 | T | T | M |
| 9 | 1 | 0 | 0 | 1 | T | 5 | 11 | T |
| A | 1 | 0 | 1 | 0 | T | 6 | 12 | T |
| B | 1 | 0 | 1 | 1 | 1 | T | T | M |
| C | 1 | 1 | 0 | 0 | T | 7 | 13 | T |
| D | 1 | 1 | 0 | 1 | M | T | T | M |
| E | 1 | 1 | 1 | 0 | 0 | T | T | M |
| F | 1 | 1 | 1 | 1 | T | M | M | T |

NOTES:

- = No errors detected

Number = The number of the single bit-in-error
$\mathrm{T}=$ Two errors detected
$M=$ Three or more errors detected
Table 5. Syndrome Decode to Bit-In-Error (16-Bit Configuration)

| Data Bit | Internal Function |
| :---: | :--- |
| 0 | Diagnostic Check Bito |
| 1 | Diagnostic Check Bit1 |
| 2 | Diagnostic Check Bit2 |
| 3 | Diagnostic Check Bit3 |
| 4 | Diagnostic Check Bit4 |
| 5 | Diagnostic Check Bit5 |
| 6,7 | Don't Care |
| 8 | CODE IDo |
| 9 | CODE ID1 |
| 10 | CODE ID2 |
| 11 | DIAG MODE0 |
| 12 | DIAG MODE1 |
| 13 | CORRECT |
| 14 | PASSTHRU |
| 15 | Don't Care |

Table 6. Diagnostic Latch Loading - 16-Bit Format


2595 drw 06
Figure 3. 8-Bit Configuration

## 32-BIT DATA WORD CONFIGURATION

Two IDT39C60 EDC units, connected as shown in Figure 5, provide all the logic needed for single bit error correction and double bit error detection of a 32 -bit data field. The identification code $32 / 39$ indicates 7 check bits are required. Table 1 gives the ID2, ID1, IDo values needed for distinguishing the byte $0 / 1$ from byte $2 / 3$. Valid syndrome, check bits and the ERROR and MULTERROR signal come from the byte $2 / 3$ unit. Control signals not indicated are connected to both units in parallel. The $\overline{O E S C}$ always enables the $\mathrm{SCO}-6$ outputs of byte 0/1, but must be used to select data check bits or syndrome bits fed back from the byte $2 / 3$ for data correction modes.

Data In bits 0 through 15 are connected to the same numbered inputs of the byte 0/1 EDC unit, while Data In bits 16 through 31 are connected to byte $2 / 3$ Data Inputs 0 to 15, respectively.

Figure 4 indicates the 39 -bit data format for 4 bytes of data and 7 check bits. Check bits are input to the byte $0 / 1$ unit through a tri-state buffer unit such as the IDT74FCT244. Correction of single bit errors of the 32 -bit configuration requires a feedback of sydrome bits from byte $2 / 3$ into the byte $0 / 1$ unit. The MUX shown on the functional block diagram is used to select the CB0-6 pins as the syndrome bits rather than internally generated syndrome bits.

Table 3 describes the operating mode available for the 32/39 configuration.

Syndrome bits are generated by an Exclusive-OR of the generated check bits with the read check bits. For example, $\mathrm{S}_{n}$ is the XOR of check bits $\mathrm{C}_{\mathrm{n}}$ from those read with those generated. Table 7 indicates the decoding of the seven syndrome bits to determine the bit-in-error for a single bit error, or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

Inthe Correct Mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Performance data is provided in Table 8 in relating a single IDT39C60 EDC with the two cascaded units of Figure 5. As indicated, a summation of propagation delays is required from the cascading arrangement of EDC units.

Table 9 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic check bits to determine syndrome bits or to pass as check bits to the SC0-6 outputs. The Internal Mode substitutes the indicated bit position for the external control signals.

Table 10 indicates the data bits participating in the check bit generation. For example, check bit Co is the Exclusive-OR function of the 16 data input bits marked with an $X$. Check bits are generated and output in the Generate and Initialization Mode. Check bits are passed as stored in the PASSTHRU or Diagnostic Generate Mode.


NOTES:
2595 tol 08

* = No errors detected

Number $=$ The number of the single bit-in-error
$T=$ Two errors detected
$M=$ Three or more errors detected
Table 7. Syndrome Decode to Bit-In-Error
(32-Bit Configuration)

| 32-BitPropagation Delay |  | Component Delay <br> From IDT39C60 <br> AC Specifications |
| :---: | :---: | :---: |
| From | To |  |
| DATA | Check Bits Out | (DATA to SC) + (CB to SC, CODE ID 011) |
| DATA | Corrected DATAcut | (DATA to SC) + (CB to SC, CODE ID 011) + CB to DATA, CODE ID 010) |
| DATA | Syndromes Out | (DATA to SC) + (CB to SC, CODE ID 011) |
| DATA | ERROR for 32 Bits | (DATA to SC) + (CB to ERROR, CODE ID011) |
| DATA | MULT ERROR for 32 Bits | (DATA to SC) + (CB to MULT ERROR, CODE ID 011) |

Table 8. Key AC Calculations for the 32-Bit Configuration


Figure 4. 32-Bit Data Format


Figure 5. 32-Bit Configuration

| Data Bit | Internal Function |
| :---: | :--- |
| 0 | Diagnostic Check Bito |
| 1 | Diagnostic Check Bit1 |
| 2 | Diagnostic Check Bit2 |
| 3 | Diagnostic Check Bit3 |
| 4 | Diagnostic Check Bit4 |
| 5 | Diagnostic Check Bit5 |
| 6 | Diagnostic Check Bit6 |
| 7 | Don't Care |
| 8 | Slice $0 / 1-$ CODE ID0 |
| 9 | Slice $0 / 1-$ CODE ID1 |
| 10 | Slice 0/1-CODE ID2 |
| 11 | Slice $0 / 1-$ DIAG MODE 0 |
| 12 | Slice 0/1 - DIAG MODE 1 |
| 13 | Slice 0/1-CORRECT |
| 14 | Slice $0 / 1-$ PASSTHRU |
| 15 | Don't Care |
| $16-23$ | Don't Care |
| 24 | Slice $2 / 3-$ CODE ID0 |
| 25 | Slice $2 / 3-$ CODE ID1 |
| 26 | Slice $2 / 3-$ CODE ID2 |
| 27 | Slice $2 / 3-$ DIAG MODE0 |
| 28 | Slice $2 / 3-$ DIAG MODE 1 |
| 29 | Slice $2 / 3-$ CORRECT |
| 30 | Slice $2 / 3-$ PASSTHRU |
| 31 | Don't Care |

2595 tbl 10
Table 9. Diagnostic Latch Loading - 32-Bit Format

| Generated <br> Check Bits | Parity | Participating Data Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| C0 | Even (XOR) | X |  |  |  | X |  | X | X | X | X |  | X |  |  | X |  |
| C1 | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| C3 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| $\mathrm{C}_{4}$ | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| C5 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C6 | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |

2595 +111

| Generated Check Bits | Parity | Participating Data Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| Co | Even (XOR) |  | X | X | X |  | X |  |  |  |  | X |  | X | X |  | X |
| C1 | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| C3 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| C5 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C6 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |

Table 10. 32-Bit Modified Hamming Code - Check Bit Encode Chart

## 64-BIT DATA WORD CONFIGURATION

The IDT39C60 EDC units connected with the MSI gates, as shown in Figure 6, provide all the logic needed for single bit error detection and double bit error detection of a 64-bit data field. The Identification code $64 / 72$ is used, indicating 8 check bits are required. Check bits and Syndrome bits are generated external to the IDT39C60 EDC using Exclusive-OR gates. For error correction, the syndrome bits must be fed back to the CB0-6 inputs. Thus, external tri-state buffers are used to select between the check bits read in from memory and the syndrome bits being fed back.

The ERROR signal is low for one or more errors detected. From any of the 4 devices, MULTERROR is low for some double bit errors and for all three bit errors. Both are high otherwise. The DOUBLE ERROR signal is high only when a double bit error is detected.

Figure 6 indicates the 72 -bit data format of 8 bytes of data and 8 check bits. Check bits are input to the various units through a tri-state buffer such as the IDT74FCT244. Correction of single bit errors of the 64-bit configuration requires a feedback of syndrome bits as generated external to the IDT39C60 EDC. The MUX shown on the functional block diagram is used to select the CBO-6 pins as the syndrome bits rather than internally generated syndrome bits.

Table 3 describes the operating modes available for the 64/ 72 configuration.

Syndrome bits are generated by an Exclusive-OR of the generated check bits with the read check bits. For example, $\mathrm{S}_{\mathrm{n}}$ is the XOR of check bits $\mathrm{C}_{\mathrm{n}}$ from those read with those generated. Table 11 indicates the decoding of the 8 syndrome bits to determine the bit-in-error for a single bit error or whether
a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct Mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Performance data is provided in Table 12 in relating a single IDT39C60 EDC with the four units of Figure 7. Delay through the Exclusive-OR gates and the 3 -state buffer must be included.

Table 13 indicates the Data Bits participating in the check bit generation. For example, check bit Co is the Exclusive-OR function of the 32 data input bits marked with an X. Check bits are generated and output in the Generate and Initialization mode. In the PASSTHRU mode, the contents of the check bit latch are passed through the external Exclusive-OR gates and appear inverted at the outputs Co to C .

Table 14 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic Check Bits to determine syndrome bits or to pass as check bits to the SC0-6 outputs. The Internal Mode substitutes the indicated bit position for the external control signals.

Some multiple errors will cause a data bit to be inverted. For example, in the 16 -bit mode where bits 8 and 13 are in error, the syndrome 111100 ( $\mathrm{So}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}, \mathrm{~S}_{4}, \mathrm{~S}_{5}$ ) is produced. The bit-in-error decoder receives the syndrome $11100\left(\mathrm{So}, \mathrm{S} 1, \mathrm{~S} 2, \mathrm{~S}_{3}, \mathrm{~S} 4\right)$ which it decodes as a single error in data bit 0 and inverts that bit. Figure 8 indicates a method for inhibiting correction when a multiple error occurs.


Figure 6. 64-Bit Data Format

|  |  |  |  |  | Hex | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | S3 | Syndrome Bits |  |  | $\begin{aligned} & \mathrm{S}_{7} \\ & \mathrm{~S}_{6} \\ & \mathrm{~S}_{5} \\ & \mathrm{~S}^{2} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | 1 1 1 1 |
| Hex |  | S2 | $S_{1}$ | So |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 |  | * | C4 | C5 | T | C6 | T | T | 62 | C7 | T | T | 46 | T | M | M | T |
| 1 | 0 | 0 | 0 | 1 |  | C0 | T | T | 14 | T | M | M | T | T | M | M | T | M | T | T | 30 |
| 2 | 0 | 0 | 1 | 0 |  | C1 | T | $T$ | M | T | 34 | 56 | T | T | 50 | 40 | T | M | T | T | M |
| 3 | 0 | 0 | 1 | 1 |  | T | 18 | 8 | T | M | T | T | M | M | T | T | M | T | 2 | 24 | T |
| 4 | 0 | 1 | 0 | 0 |  | C2 | T | T | 15 | T | 35 | 57 | T | T | 51 | 41 | T | M | T | T | 31 |
| 5 | 0 | 1 | 0 | 1 |  | T | 19 | 9 | T | M | T | T | 63 | M | T | T | 47 | T | 3 | 25 | T |
| 6 | 0 | 1 | 1 | 0 |  | T | 20 | 10 | T | M | T | T | M | M | T | T | M | T | 4 | 26 | T |
| 7 | 0 | 1 | 1 | 1 |  | M | T | T | M | T | 36 | 58 | T | T | 52 | 42 | T | M | T | T | M |
| 8 | 1 | 0 | 0 | 0 |  | C3 | T | T | M | T | 37 | 59 | T | T | 53 | 43 | T | M | T | T | M |
| 9 | 1 | 0 | 0 | 1 |  | T | 21 | 11 | T | M | T | T | M | M | T | T | M | T | 5 | 27 | T |
| A | 1 | 0 | 1 | 0 |  | T | 22 | 12 | T | 33 | T | T | M | 49 | T | T | M | T | 6 | 28 | T |
| B | 1 | 0 | 1 | 1 |  | 17 | T | T | M | T | 38 | 60 | T | T | 54 | 44 | T | 1 | T | T | M |
| C | 1 | 1 | 0 | 0 |  | T | 23 | 13 | T | M | T | T | M | M | T | T | M | T | 7 | 29 | T |
| D | 1 | 1 | 0 | 1 |  | M | T | T | M | T | 39 | 61 | T | T | 55 | 45 | T | M | T | T | M |
| E | 1 | 1 | 1 | 0 |  | 16 | T | T | M | T | M | M | T | T | M | M | T | 0 | T | T | M |
| F | 1 | 1 | 1 | 1 |  | T | M | M | T | 32 | T | T | M | 48 | T | T | M | T | M | M | T |

NOTES:

* No errors detected

Number $=$ The number of the single bit-in-error
$T=$ Two errors detected

Table 11. Syndrome Decode to Bit-In-Error (64-Bit Configuration)

| 64-BitPropagation Delay |  | Component Delay <br> From IDT39C60 <br> AC Specifications |
| :---: | :---: | :---: |
| From | To |  |
| DATA | Check Bits Out | (DATA to SC) + (XOR Delay) |
| DATA | Corrected DATAOUT | (DATA to SC) + (XOR Delay) + (Buffer Delay) + (CB to DATA, CODE ID 1xx) |
| DATA | Syndromes | (DATA to SC) + (XOR Delay) |
| DATA | ERROR for 64 Bits | ```(DATA to SC) + (XOR Delay) + (NOR Delay)``` |
| DATA | $\begin{aligned} & \text { MULT ERROR } \\ & \text { for } 64 \text { Bits } \end{aligned}$ | (DATA to SC) + (XOR Delay) + (Buffer Delay) + (CB to MULT ERROR, CODE ID 1xx) |
| DATA | DOUBLE ERROR for 64 Bits | (DATA to SC) + (XOR Delay) + (XOR/NOR Delay) |

Table 12. Key AC Calculations for the 64-Bit Configuration


| Generated Check Bits | Parity | Participating Data Bits ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| Co | Even (XOR) |  | X | X | X |  | X |  |  | X | X |  | X |  |  | X |  |
| $\mathrm{C}_{1}$ | Even (XOR) | X | X | X |  | $x$ |  | X |  | X |  | X |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| $\mathrm{C}_{3}$ | Odd (XNOR) | X | X |  |  |  | $x$ | X | X |  |  |  | X | X | X |  |  |
| $\mathrm{C}_{4}$ | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | x |
| $\mathrm{C}_{5}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C6 | Even (XOR) | $x$ | X | X | $x$ | $x$ | $x$ | $x$ | X |  |  |  |  |  |  |  |  |
| $\mathrm{C}_{7}$ | Even (XOR) | X | $x$ | X | X | $x$ | $x$ | X | X |  |  |  |  |  |  |  |  |


| Generated Check Bits | Parity | Participating Data Bits ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| C0 | Even (XOR) |  | X | X | X |  | X |  |  | X | X |  | X |  |  | X |  |
| $\mathrm{C}_{1}$ | Even (XOR) | X | X | X |  | X |  | X |  | X |  | $x$ |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | $x$ |  | X | X |  |  | X |  | X |
| C3 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| $\mathrm{C}_{4}$ | Even (XOR) |  |  | X | X | x | X | X | X |  |  |  |  |  |  | X | X |
| C5 | Even (XOR) |  |  |  |  |  |  |  |  | x | X | x | X | X | x | X | X |
| C6 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| $\mathrm{C}_{7}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | $\times$ |


| Generated |  | Participating Data Bits ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Check Bits | Parity | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
| Co | Even (XOR) | X |  |  |  | X |  | X | X |  |  | X |  | X | X |  | X |
| C1 | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| C3 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| C5 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C6 | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |
| C7 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |


| Generated | Parity | Participating Data Bits ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Check Bits |  | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 |
| Co | Even (XOR) | X |  |  |  | X |  | X | X |  |  | X |  | X | X |  | X |
| $\mathrm{C}_{1}$ | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| C3 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| C5 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C6 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C7 | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |

NOTE:

1. The check bit is generated as either an XOR or XNOR of the 32 data bits noted by an " $X$ " in the table.

Table 13. 64-Bit Modified Hamming Code - Check Bit Encode Chart

| Data Bit | Internal Function | Data Bit | Internal Function |
| :---: | :---: | :---: | :---: |
| 0 | Diagnostic Check Bito | 31 | Don't Care |
| 1 | Diagnostic Check Bit1 | 32-37 | Don't Care |
| 2 | Diagnostic Check Bit2 | 38 | Diagnostic Check Bits |
| 3 | Diagnostic Check Bit3 | 39 | Don't Care |
| 4 | Diagnostic Check Bit4 | 40 | Slice 4/5-CODE IDo |
| 5 | Diagnostic Check Bit5 | 41 | Slice 4/5-CODE ID 1 |
| 6, 7 | Don't Care | 42 | Slice 4/5-CODE ID2 |
| 8 | Slice 0/1-CODE IDo | 43 | Slice 4/5-DIAG MODE0 |
| 9 | Slice 0/1- CODE ID1 | 44 | Slice 4/5-DIAG MODE; |
| 10 | Slice 0/1-CODE ID2 | 45 | Slice 4/5-CORRECT |
| 11 | Slice 0/1 - DIAG MODE0 | 46 | Slice 4/5-PASSTHRU |
| 12 | Slice 0/1 - DIAG MODE 1 | 47 | Don't Care |
| 13 | Slice 0/1 - CORRECT | 48-54 | Don't Care |
| 14 | Slice 0/1 - PASSTHRU | 55 | Diagnostic Check Bit7 |
| 15 | Don't Care | 56 | Slice 6/7-CODE 1Do |
| 16-23 | Don't Care | 57 | Slice 6/7-CODE ID 1 |
| 24 | Slice 2/3-CODE IDo | 58 | Slice 6/7-CODE ID2 |
| 25 | Slice $2 / 3$ - CODE ID 1 | 59 | Slice 6/7 - DIAG MODE0 |
| 26 | Slice 2/3-CODE ID2 | 60 | Slice 6/7-DIAG MODE 1 |
| 27 | Slice $2 / 3$ - DIAG MODE0 | 61 | Slice 6/7-CORRECT |
| 28 | Slice $2 / 3$ - DIAG MODE1 | 62 | Slice 6/7 - PASSTHRU |
| 29 | Slice 2/3-CORRECT | 63 | Don't Care |
| 30 | Slice 2/3 - PASSTHRU |  |  |
|  |  |  |  |

Table 14. Diagnostic Latch Loading - 64-Bit Format

Some multiple errors will cause a data bit to be inverted. For example, in the 16 -bit mode where bits 8 and 13 are in error, the syndrome 111100 ( $\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}, \mathrm{~S}_{4}, \mathrm{~S}_{5}$ ) is produced. The bit-in-error decoder receives the syndrome 11100 (So, S1, S2, S3, S4) which it decodes as a single error in data bit 0 and inverts that bit. Figure 8 indicates a method for inhibiting correction when a multiple error occurs.


2595 drw 11

Figure 8. Inhibition of Data Modification

## FUNCTIONAL EQUATIONS

The following equations and tables describe in detail how the output values of the IDT39C60 EDC are determined as a

## DEFINITIONS

\& DATAl if LEIN is HIGH or the output of bit I of the Data Input Latch if LEIN is LOW
$\mathrm{Cl} \leftarrow \mathrm{CB}$ if LEIN is HIGH or the output of bit I of the Check Bit Latch if LEIN is LOW
DLI $\leftarrow$ Output of bit I of the Diagnostic Latch
SI $\leftarrow$ Internally generated syndromes (same as outputs of SCI if outputs enabled)
$\mathrm{PA} \leftarrow \mathrm{D} 0 \oplus \mathrm{D} 1 \oplus \mathrm{D} 2 \oplus \mathrm{D} 4 \oplus \mathrm{D} 6 \oplus \mathrm{D} 8 \oplus \mathrm{D} 10 \oplus \mathrm{D}_{12}$
$\mathrm{PB} \leftarrow \mathrm{D} 0 \oplus \mathrm{D} 1 \oplus \mathrm{D} 2 \oplus \mathrm{D} 3 \oplus \mathrm{D} 4 \oplus \mathrm{D} 5 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7$
$\mathrm{PC} \leftarrow \mathrm{D} 8 \oplus \mathrm{D} 9 \oplus \mathrm{D} 10 \oplus \mathrm{D} 11 \oplus \mathrm{D} 12 \oplus \mathrm{D} 13 \oplus \mathrm{D} 14$
$\mathrm{PD} \leftarrow \mathrm{D} 0 \oplus \mathrm{D} 3 \oplus \mathrm{D} 4 \oplus \mathrm{D} 7 \oplus \mathrm{D} 9 \oplus \mathrm{D} 10 \oplus \mathrm{D}_{13} \oplus \mathrm{D}_{15}$
$\mathrm{PE} \leftarrow \mathrm{D} 0 \oplus \mathrm{D} 1 \oplus \mathrm{D} 5 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 11 \oplus \mathrm{D} 12 \oplus \mathrm{D} 13$
$\mathrm{PF} \leftarrow \mathrm{D} 2 \oplus \mathrm{D} 3 \oplus \mathrm{D} 4 \oplus \mathrm{D} 5 \oplus \mathrm{D} 6 \oplus \mathrm{D} 14 \oplus \mathrm{D} 15$
$\mathrm{PG} 1 \leftarrow \mathrm{D} 1 \oplus \mathrm{D} 4 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7$
$\mathrm{PG} 2 \leftarrow \mathrm{D} 1 \oplus \mathrm{D} 2 \oplus \mathrm{D} 3 \oplus \mathrm{D} 5$
$\mathrm{PG} 3 \leftarrow \mathrm{D} 8 \oplus \mathrm{D} 9 \oplus \mathrm{D} 11 \oplus \mathrm{D} 14$
PG4 $\leftarrow \mathrm{D} 10 \oplus \mathrm{D}_{12} \oplus \mathrm{D}_{13} \oplus \mathrm{D}_{15}$

## Error Signals

$\overline{\text { ERROR: }: \leftarrow(\overline{\mathrm{S} 6} \cdot \overline{(\mathrm{ID} 1+\mathrm{ID} 2)}) \cdot \overline{\mathrm{S} 5} \cdot \overline{\mathrm{~S} 4} \cdot \overline{\mathrm{~S} 3} \cdot \overline{\mathrm{~S} 2} \cdot \overline{\mathrm{~S} 1} \cdot \overline{\mathrm{~S} 0}+\text { GENERATE + INITIALIZE + PASSTHRU }}$
MULT ERROR:
(16 and 32 -Bit Modes $) \leftarrow((\mathrm{S} 6 \cdot \mathrm{ID} 1) \oplus \mathrm{S} 5 \oplus \mathrm{~S} 4 \oplus \mathrm{~S} 3 \oplus \mathrm{~S} 2 \oplus \mathrm{~S} 1 \oplus \mathrm{~S} 0)$ (ERROR) + TOME + GENERATE + PASSTHRU + INITIALIZE
MULT ERROR: $(64$-Bit Modes $) \leftarrow \overline{\text { TOME }}+$ GENERATE + PASSTHRU + INITIALIZE

|  |  |  |  | Hex | 0 |  | 1 |  | 2 |  | 3 |  | 4 |  | 5 |  | 6 |  | 7 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { Syndrome } e^{(1,2)} \\ \text { Bits } \end{gathered}$ |  |  | S6 | 0 | 0 |  | 0 | 0 |  | 0 | 0 |  |  | 1 |  | 1 |  | 1 |  |
|  |  |  |  | S5 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
|  |  |  |  | S4 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
|  |  |  |  | S3 |  | 1 |  |  |  | 1 |  | 1 |  |  |  |  | 0 |  | 0 |  |
| Hex | S2 | S1 | So |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 08 | 0 | 0 | 0 |  |  |  |  |  |  |  |  | 1 |  | 1 | 1 |  | 1 |  |  | 1 |
| 19 | 0 | 0 | 1 |  |  | 1 |  |  | 1 |  |  | 1 | 1 | 1 | 1 |  | 1 |  | 1 | 1 |
| 2 A | 0 | 1 | 0 |  |  |  | 1 |  |  |  | 1 | 1 | 1 |  |  |  |  |  | 1 | 1 |
| 3 B | 0 | 1 | 1 |  | 1 |  |  |  |  |  | 1 | 1 | 1 |  |  |  |  |  | 1 | 1 |
| 4 C | 1 | 0 | 0 |  |  | 1 |  |  |  |  |  | 1 | 1 | 1 |  |  |  |  |  | 1 |
| 5 D | 1 | 0 | 1 |  | 1 | 1 |  |  |  |  |  | 1 | 1 | 1 |  |  |  |  |  | 1 |
| 6 E | 1 | 1 | 0 |  | 1 |  |  | 1 |  | 1 | 1 | 1 | 1 |  |  | 1 |  | 1 | 1 |  |
| 7 F | 1 | 1 | 1 |  | 1 |  |  | 1 |  | 1 | 1 | 1 | 1 |  |  | 1 |  | 1 | 1 | 1 |

NOTES:
2595 tbl 21

1. $S_{6}, S_{5}, \ldots$. So are internal syndromes except in Modes $010,100,101,110.111$ (CODE ID2, ID1, ID0). In these modes, the syndromes are input over the check bit lines. $\mathrm{S}_{6} \leftarrow \mathrm{C}_{6}, \mathrm{~S}_{5} \leftarrow \mathrm{C}_{5}, \ldots \mathrm{~S}_{1} \leftarrow \mathrm{C}_{1}$. $\mathrm{S}_{0} \leftarrow \mathrm{C}_{0}$.
2. The $\mathrm{S}_{6}$ internal syndrome is always forced to 0 in CODE ID 000 .

Table 15. TOME (Three or More Errors)

| Generate | CODE ID0-2 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode (Check Bits) | 000 | 010 | 011 | 100 | 101 | 110 | 111 |
| $\mathrm{SC} 0 \leftarrow$ | $\mathrm{PG} 2 \oplus \mathrm{PG} 3$ | $\mathrm{PG} 1 \oplus \mathrm{PG} 3$ | $\begin{gathered} \mathrm{PG} 2^{\oplus} \oplus \mathrm{PG}_{4} \\ \oplus \mathrm{CB}_{0} \end{gathered}$ | $\mathrm{PG} 2 \oplus \mathrm{PG} 3$ | $\mathrm{PG} 2 \oplus \mathrm{PG} 3$ | PG1 $\oplus$ PG4 | $\mathrm{PG} 1 \oplus \mathrm{PG} 4$ |
| $\mathrm{SC}_{1} \leftarrow$ | PA | PA | $\mathrm{PA} \oplus \mathrm{CB}_{1}$ | PA | PA | PA | PA |
| $\mathrm{SC}_{2} \leftarrow$ | $\overline{P D}$ | $\overline{P D}$ | $\mathrm{PD} \oplus \mathrm{CB} 2$ | $\overline{\mathrm{PD}}$ | PD | PD | PD |
| $\mathrm{SC}_{3} \leftarrow$ | $\overline{\mathrm{PE}}$ | $\overline{\mathrm{PE}}$ | $\mathrm{PE} \oplus \mathrm{CB} 3$ | $\overline{\mathrm{PE}}$ | PE | PE | PE |
| $\mathrm{SC}_{4} \leftarrow$ | PF | PF | $\mathrm{PF} \oplus \mathrm{CB}_{4}$ | PF | PF | PF | PF |
| $\mathrm{SC} 5 \leftarrow$ | PC | PC | $\mathrm{PC} \oplus \mathrm{CB5}$ | PC | PC | PC | PC |
| SC6 $\leftarrow$ | 1 | PB | $\mathrm{PC} \oplus \mathrm{CB}_{6}$ | PB | PB | PB | PB |

Table 16. Generate Mode (Check Bits)

| Detect and Correct <br> Modes (Syndromes) | CODE ID0-2 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 000 | 010 | $011{ }^{(1)}$ | 100 | 101 | 110 | 111 |
| SC0 $\leftarrow$ | $\begin{gathered} \hline \mathrm{PG} 2 \oplus \mathrm{PG} 3 \\ \oplus \mathrm{C}_{0} \end{gathered}$ | $\begin{gathered} \hline \mathrm{PG} 1 \oplus \mathrm{PG}_{3} \\ \oplus \mathrm{C}_{0} \end{gathered}$ | $\begin{gathered} \mathrm{PG} 2 \oplus \mathrm{PG}_{4} \\ \oplus \mathrm{CB} 0 \end{gathered}$ | $\begin{gathered} \mathrm{PG} 2^{\oplus} \oplus \mathrm{PG}_{3} \\ \oplus \mathrm{C} 0 \end{gathered}$ | $\mathrm{PG} 2 \oplus \mathrm{PG} 3$ | PG1 $\oplus$ PG4 | PG1 $\oplus$ PG4 |
| $\mathrm{SC}_{1} \leftarrow$ | $\mathrm{PA} \oplus \mathrm{C}_{1}$ | $\mathrm{PA} \oplus \mathrm{C}_{1}$ | $\mathrm{PA} \oplus \mathrm{CB}_{1}$ | $\mathrm{PA} \oplus \mathrm{C}_{1}$ | PA | PA | PA |
| $\mathrm{SC}_{2} \leftarrow$ | $\overline{\mathrm{PD}} \oplus \mathrm{C}_{2}$ | $\overline{\mathrm{PD}} \oplus \mathrm{C}_{2}$ | $\mathrm{PD} \oplus \mathrm{CB} 2$ | $\overline{\mathrm{PD}} \oplus \mathrm{C}_{2}$ | PD | PD | PD |
| $\mathrm{SC}_{3} \leftarrow$ | $\overline{\mathrm{PE}} \oplus \mathrm{C} 3$ | $\overline{\mathrm{PE}} \oplus \mathrm{C}_{3}$ | $\mathrm{PE} \oplus \mathrm{CB} 3$ | $\overline{\mathrm{PE}} \oplus \mathrm{C}_{3}$ | PE | PE | PE |
| $\mathrm{SC}_{4} \leftarrow$ | $\mathrm{PF} \oplus \mathrm{C}_{4}$ | $\mathrm{PF} \oplus \mathrm{C}_{4}$ | $\mathrm{PF} \oplus \mathrm{CB}_{4}$ | $\mathrm{PF} \oplus \mathrm{C}_{4}$ | PF | PF | PF |
| SC5 $\leftarrow$ | $\mathrm{PC} \oplus \mathrm{C}_{5}$ | $\mathrm{PC} \oplus \mathrm{C}_{5}$ | $\mathrm{PC} \oplus \mathrm{CB5}$ | $\mathrm{PC} \oplus \mathrm{C}_{5}$ | PC | PC | PC |
| $\mathrm{SC}_{6} \leftarrow$ | 1 | $\mathrm{PB} \oplus \mathrm{C}_{6}$ | $\mathrm{PC} \oplus \mathrm{CB6}$ | PB | PB | $\mathrm{PB} \oplus \mathrm{C}_{6}$ | $\mathrm{PB} \oplus \mathrm{C}_{6}$ |

NOTE:

1. In CODE ID2-0 011 the Check Bit Latch is forced transparent; the Data Latch operates normally.

Table 17. Detect and Correct Modes (Syndromes)

| Diagnostic Detect and Correct Mode | CODE ID0-2 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 000 | 010 | $011{ }^{(1)}$ | 100 | 101 | 110 | 111 |
| SC0 $\leftarrow$ | $\begin{gathered} \mathrm{PG} 2 \oplus \mathrm{PG} 3 \\ \oplus \mathrm{DL} 0 \end{gathered}$ | $\begin{gathered} \mathrm{PG}_{1} \oplus \mathrm{PG}_{3} \\ \oplus \mathrm{DL} 0 \end{gathered}$ | $\begin{gathered} \mathrm{PG}_{2} \oplus \mathrm{PG}_{4} \\ \oplus \mathrm{CB} 0 \end{gathered}$ | $\begin{gathered} \mathrm{PG} 2 \oplus \mathrm{PG}_{3} \\ \oplus \mathrm{DLo} \end{gathered}$ | $\mathrm{PG} 2 \oplus \mathrm{PG} 3$ | $\mathrm{PG} 1 \oplus \mathrm{PG} 4$ | $P \mathrm{G}_{1} \oplus P \mathrm{G}_{4}$ |
| $\mathrm{SC}_{1} \leftarrow$ | $\mathrm{PA} \oplus \mathrm{DL} 1$ | $\mathrm{PA} \oplus \mathrm{DL}$. | $\mathrm{PA} \oplus \mathrm{CB}_{1}$ | $\mathrm{PA} \oplus \mathrm{DL} 1$ | PA | PA | PA |
| $\mathrm{SC}_{2} \leftarrow$ | $\overline{\mathrm{PD}} \oplus \mathrm{DL} 2$ | $\overline{\mathrm{PD}} \oplus \mathrm{DL} 2$ | $\mathrm{PD} \oplus \mathrm{CB} 2$ | $\overline{\mathrm{PD}} \oplus \mathrm{DL} 2$ | PD | PD | PD |
| $\mathrm{SC}_{3} \leftarrow$ | $\overline{\mathrm{PE}} \oplus \mathrm{DL} 3$ | $\overline{\mathrm{PE}} \oplus \mathrm{DL} 3$ | $\mathrm{PE} \oplus \mathrm{CB} 3$ | $\overline{\mathrm{PE}} \oplus \mathrm{DL} 3$ | PE | PE | PE |
| $\mathrm{SC}_{4} \leftarrow$ | $\mathrm{PF} \oplus \mathrm{DL} 4$ | $\mathrm{PF} \oplus \mathrm{DL} 4$ | $\mathrm{PF} \oplus \mathrm{CB}_{4}$ | $\mathrm{PF} \oplus \mathrm{DL}_{4}$ | PF | PF | PF |
| $\mathrm{SC}_{5} \leftarrow$ | $\mathrm{PDL} \oplus \mathrm{DL} 5$ | $\mathrm{PC} \oplus \mathrm{DL} 5$ | $\mathrm{PC} \oplus \mathrm{CB}_{5}$ | $\mathrm{PC} \oplus \mathrm{DL} 5$ | PC | PC | PC |
| SC6 $\leftarrow$ | 1 | $\mathrm{PB} \oplus \mathrm{DL}^{6}$ | $\mathrm{PC} \oplus \mathrm{CB} 6$ | PB | PB | $\mathrm{PB} \oplus \mathrm{DL} 6$ | $\mathrm{PB} \oplus \mathrm{DL} 7$ |

NOTE:
2595 か| 24

1. In CODE ID2-0 011 the Check Bit Latch is forced transparent; the Data Latch operates normally.

Table 18. Diagnostic Detect and Correct Mode

| Diagnostic Generate Mode | CODE IDO-2 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 000 | 010 | $011{ }^{(1)}$ | 100 | 101 | 110 | 111 |
| SC0 $\leftarrow$ | DLo | DLo | CBo | DLo | 1 | 1 | 1 |
| $\mathrm{SC}_{1} \leftarrow$ | DL1 | DL1 | CB1 | DL1 | 1 | 1 | 1 |
| $\mathrm{SC}_{2} \leftarrow$ | DL2 | DL2 | CB2 | DL2 | 1 | 1 | 1 |
| $\mathrm{SC}_{3} \leftarrow$ | DL3 | DL3 | CB3 | DL3 | 1 | 1 | 1 |
| $\mathrm{SC}_{4} \leftarrow$ | DL4 | DL4 | $\mathrm{CB}_{4}$ | DL4 | 1 | 1 | 1 |
| $\mathrm{SC} 5 \leftarrow$ | DL5 | DL5 | CB5 | DL5 | 1 | 1 | 1 |
| $\mathrm{SC}_{6} \leftarrow$ | 1 | DL6 | CB6 | 1 | 1 | DL6 | DL7 |

## NOTE:

2595 tbl 25

1. In CODE ID2-0011 the Check Bit Latch is forced transparent; the Data Latch operates normally.

Table 19. Diagnostic Generate Mode

| PASSTHRU <br> Mode | CODE ID0-2 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 000 | 010 | $011{ }^{(1)}$ | 100 | 101 | $\mathbf{1 1 0}$ | $\mathbf{1 1 1}$ |  |
| $\mathrm{SC}_{0} \leftarrow$ | $\mathrm{C}_{0}$ | $\mathrm{C}_{0}$ | $\mathrm{CB}_{0}$ | $\mathrm{C}_{0}$ | 1 | 1 | 1 |  |
| $\mathrm{SC}_{1} \leftarrow$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{1}$ | $\mathrm{CB}_{1}$ | $\mathrm{C}_{1}$ | 1 | 1 | 1 |  |
| $\mathrm{SC}_{2} \leftarrow$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{2}$ | $\mathrm{CB}_{2}$ | $\mathrm{C}_{2}$ | 1 | 1 | 1 |  |
| $\mathrm{SC}_{3} \leftarrow$ | $\mathrm{C}_{3}$ | $\mathrm{C}_{3}$ | $\mathrm{CB}_{3}$ | $\mathrm{C}_{3}$ | 1 | 1 | 1 |  |
| $\mathrm{SC}_{4} \leftarrow$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{4}$ | $\mathrm{CB}_{4}$ | $\mathrm{C}_{4}$ | 1 | 1 | 1 |  |
| $\mathrm{SC}_{5} \leftarrow$ | $\mathrm{C}_{5}$ | $\mathrm{C}_{5}$ | $\mathrm{CB}_{5}$ | $\mathrm{C}_{5}$ | 1 | 1 | 1 |  |
| $\mathrm{SC}_{6} \leftarrow$ | 1 | $\mathrm{C}_{6}$ | CB 6 | 1 | 1 | $\mathrm{C}_{6}$ | $\mathrm{C}_{6}$ |  |

## NOTE:

2595 tbl 26

1. In CODE ID2-0 011 the Check Bit Latch is forced transparent; the Data Latch operates normally.

Table 20. PASSTHRU Mode

| S2 | S1 | $\begin{aligned} & \mathrm{S} 5 \\ & \mathrm{~S}_{4} \\ & \mathrm{~S}_{3} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \end{aligned}$ | 1 1 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  | - | - | - | 5 | - | 11 | 14 | - |
| 0 | 1 |  | - | 1 | 2 | 6 | 8 | 12 | - | - |
| 1 | 0 |  | - | - | 3 | 7 | 9 | 13 | 15 | - |
| 1 | 1 |  | - | 0 | 4 | - | 10 | - | - | - |

NOTE:

1. Unlisted $S$ combinations are no correction.

Table 21. $\operatorname{CODE} \mathrm{ID}_{2-0}=000$

|  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{S}_{6}$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
|  |  | $\mathrm{~S}_{5}$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| $\mathrm{~S}_{2}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{4}$ | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 0 |  | - | - | - | 5 | - | 11 | 14 | - |
| 0 | 1 |  | - | 1 | 2 | 6 | 8 | 12 | - | - |
| 1 | 0 |  | - | - | 3 | 7 | 9 | 13 | 15 | - |
| 1 | 1 |  | - | 0 | 4 | - | 10 | - | - | - |

NOTE:

1. Unlisted S combinations are no correction.

Table 23. CODE $^{2} D_{2-0}=011$

| C2 | C1 | $\begin{aligned} & \mathrm{C}_{6} \\ & \mathrm{C}_{5} \\ & \mathrm{C}_{4} \\ & \mathrm{C}_{3} \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | 1 0 0 1 | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | 1 0 1 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  | - | 11 | 14 | - | - | - | - | 5 |
| 0 | 1 |  | 8 | 12 | - | - | - | 1 | 2 | 6 |
| 1 | 0 |  | 9 | 13 | 15 | - | - | - | 3 | 7 |
| 1 | 1 |  | 10 | - | - | - | - | 0 | 4 | - |

NOTE:

1. Unlisted $C_{n}$ combinations are no correction.

Table 22. $\operatorname{CODE} \mathrm{ID}_{2-0}=010$

|  |  | Co | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{C}_{6}$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
|  |  | C5 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
|  |  | $\mathrm{C}_{4}$ | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| $\mathrm{C}_{2}$ | $C_{1}$ | $\mathrm{C}_{3}$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 0 |  | - | 11 | 14 | - | - | - | - | 5 |
| 0 | 1 |  | 8 | 12 | - | - | - | 1 | 2 | 6 |
| 1 | 0 |  | 9 | 13 | 15 | - | - | - | 3 | 7 |
| 1 | 1 |  | 10 | - | - | - | - | 0 | 4 | - |

NOTE:
2595 tol 30

1. Unlisted $\mathrm{C}_{\mathrm{n}}$ combinations are no correction.

Table 24. $\operatorname{CODE} \mathrm{ID}_{2-0}=100$

| C2 | C1 | $\begin{aligned} & \mathrm{C}_{0} \\ & \mathrm{C}_{6} \\ & \mathrm{C}_{5} \\ & \mathrm{C}_{4} \\ & \mathrm{C}_{3} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | 1 1 1 1 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  | - | - | - | 5 | - | 11 | 14 | - |
| 0 | 1 |  | - | 1 | 2 | 6 | 8 | 12 | - | - |
| 1 | 0 |  | - | - | 3 | 7 | 9 | 13 | 15 | - |
| 1 | 1 |  | - | 0 | 4 | - | 10 | - | - | - |

NOTE:

1. Unlisted $\mathrm{C}_{n}$ combinations are no correction.

2595 tbl 31

Table 25. CODE $\mathrm{ID}_{2-0}=101$

|  |  | Co | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | C6 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
|  |  | $\mathrm{C}_{5}$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
|  |  | $\mathrm{C}_{4}$ | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{3}$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 0 |  | - | - | - | 5 | - | 11 | 14 | - |
| 0 | 1 |  | - | 1 | 2 | 6 | 8 | 12 | - | - |
| 1 | 0 |  | - | - | 3 | 7 | 9 | 13 | 15 | - |
| 1 | 1 |  | - | 0 | 4 | - | 10 | - | - | - |

NOTE:

1. Unlisted $\mathrm{C}_{\mathrm{n}}$ combinations are no correction.

2595 tbl 32

Table 26. $\mathrm{CODE} \mathrm{ID}_{2-0}=110$

| C2 |  | Co | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | C6 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
|  |  | C5 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
|  |  | $\mathrm{C}_{4}$ | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
|  | $\mathrm{C}_{1}$ | C3 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 0 |  | - | 11 | 14 | - | - | - | - | 5 |
| 0 | 1 |  | 8 | 12 | - | - | - | 1 | 2 | 6 |
| 1 | 0 |  | 9 | 13 | 15 | - | - | - | 3 | 7 |
| 1 | 1 |  | 10 | - | - | - | - | 0 | 4 | - |

Table 27. $\operatorname{CODE} \mathrm{ID}_{2-0}=111$

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to Ground | -0.5 to <br> Vcc +0.5 | -0.5 to <br> $\mathrm{VcC}+0.5$ | V |
| VCC | Power Supply <br> Voltage | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 30 | 30 | mA |

## NOTE:

2595 bl 34

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Typ. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 5 | pF |
| COUT | Output Capacitance | VouT $=0 \mathrm{~V}$ | 7 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level ${ }^{(4)}$ |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level ${ }^{(4)}$ |  | - | - | 0.8 | V |
| liH | Input HIGH Current | VCC = Max., VIN = VCC |  | - | 0.1 | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $V C C=M a x ., V I N=G N D$ |  | - | -0.1 | -10 | $\mu \mathrm{A}$ |
| VOH | Output HIGH Voltage | $V C C=$ Min. | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - | V |
|  |  |  | $\mathrm{OH}=-6 \mathrm{~mA}$ MIL. | 2.4 | 4.3 | - |  |
|  |  |  | $1 \mathrm{OH}=-6 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| Vol | Output LOW Voltage | $V C C=M i n$. | $1 \mathrm{LL}=300 \mu \mathrm{~A}$ | - | GND | VLC | V |
|  |  |  | $1 \mathrm{LL}=8 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $1 \mathrm{LL}=8 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| 102 | Off State (High Impedance) | $V C C=$ Max | $\mathrm{VO}=0 \mathrm{~V}$ | - | -0.1 | -20 | $\mu \mathrm{A}$ |
|  | Output Current |  | $\mathrm{Vo}=\mathrm{Vcc}$ (Max.) | - | 0.1 | 20 |  |
| los | Output Short Circuit Current | $\mathrm{VCC}=$ Max., VOUT $=O V^{(3)}$ |  | -20 | - | - | mA |

## NOTES:

2595 tbl 36

1. For conditions shown as Max. or Min. use appropriate value specified under DC Electrical Characteristics.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. These input levels should only be static tested in a noise-free environment. Guaranteed by design.

DC ELECTRICAL CHARACTERISTICS (Cont'd.)
Commercial: $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{VLC}=2.0 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICco | Quiescent Power Supply Current (CMOS) Inputs | $\begin{aligned} & V C C=M a x . \\ & V H C \leq V I N, V I N \leq V L C \\ & f O P=0 \end{aligned}$ |  | - | 3.0 | 5.0 | mA |
| ICCT | Quiescent Input Power Supply Current (per Input @ TTL High) ${ }^{(3)}$ | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{V}$ IN $=3.4 \mathrm{~V}, \mathrm{fOP}=0$ |  | - | 0.3 | 0.5 | $\begin{aligned} & \mathrm{mA} \\ & \text { Input } \end{aligned}$ |
| ICCD | Dynamic Power Supply Current | $\begin{aligned} & V C C=M a x . \\ & V H C \leq V I N, V I N \leq V L C \\ & \text { Outputs Open, } \overline{O E}=L \end{aligned}$ | MIL. | - | 5.0 | 8.5 | $\begin{aligned} & \mathrm{mAl} \\ & \mathrm{MHz} \end{aligned}$ |
|  |  |  | COM'L. | - | 5.0 | 7.0 |  |
| Icc | Total Power Supply Current ${ }^{(4)}$ | $\begin{aligned} & \text { VCC = Max., fOP }=10 \mathrm{MHz} \\ & \text { Outputs Open, } \overline{O E}=\mathrm{L} \\ & 50 \% \text { Duty Cycle } \\ & V H C \leq V I N, V I N \leq V L C \\ & V C C=M a x ., \text { fop }=10 \mathrm{MHz} \\ & \text { Outputs Open, } \overline{O E}=L \\ & 50 \% \text { Duty Cycle } \\ & \text { VIN }=3.4 \mathrm{~V} \text {, VIN }=0.4 \mathrm{~V} \end{aligned}$ | MIL. | - | 53 | 90 | mA |
|  |  |  | COM'L. | - | 53 | 75 |  |
|  |  |  | MIL. | - | 60 | 100 |  |
|  |  |  | COM'L. | - | 60 | 85 |  |

## NOTES:

2595 tol 37

1. For conditions shown as Max. or Min. use appropriate value specified under DC Electrical Characteristics.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. ICCT is derived by measuring the total current with all the inputs tied together at 3.4 V . subtracting out Icco, then dividing by the total number of inputs.
4. Total Supply Current is the sum of the Quiescent Current and the Dynamic Current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
$\mathrm{ICC}=\mathrm{ICCO}+\mathrm{ICCT}(\mathrm{NT} \times \mathrm{DH})+\mathrm{ICCD}$ (fop)
DH = Data duty cycle TTL high period (VIN $=3.4 \mathrm{~V}$ )
$\mathrm{N}_{\mathrm{T}}=$ Number of dynamic inputs driven at TTL levels
$\mathrm{fop}=$ Operating frequency

## CMOS TESTING CONSIDERATIONS

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic test environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results:

1) All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
2) Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as close as possible to the DUT power pins.
3) Device grounding is extremely critical for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the performance board to the DUT interface board and wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.
4) To guarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for testing and hardware-induced noise, IDT recommends using $\mathrm{VIL} \leq 0 \mathrm{~V}$ and $\mathrm{VIH} \geq 3 \mathrm{~V}$ for AC tests.

## IDT 39C60B AC ELECTRICAL CHARACTERISTICS

Temperature range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$
The inputs switch between 0 V to 3 V with signal measured at the 1.5 V level.
MAXIMUM PROPAGATION DELAYS CL=50pF

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | From Input |  | SC0-7 | DATA0-31 | ERROR | MULTERROR | Unit |
|  | DATA0-15 |  | 22 | 30(1) | 22 | 25 | ns |
|  | CB0-7 (CODE ID $1,0=00,11$ ) |  | 14 | 26 | 20 | 24 | ns |
|  | CB0-7 (CODE ID $1,0=10$ ) |  | 14 | 19 | 20 | 24 | ns |
|  | GENERATE | 2 | 15 | - | $\cdots$ | \% 19 | ns |
|  | CORRECT <br> Not Internal Control Mode |  | - | 20 | - | - | ns |
|  | DIAG MODE and PASSTHRU Not Internal Control Mode |  | 24 | 26 | 19 | 21 | ns |
|  | CODE ID 1.0 |  | 24 | 29 | 26 | 29 | ns |
|  | LEIN From latched to transparent | $f$ | 24 | 34 | $24$ | 26 | ns |
|  | LEOUT <br> From latched to transparent | $f$ | - | $13$ | - | - | ns |
|  | LEDIAG <br> From latched to transparent | $f$ | 24 | $34$ | 24 | 26 | ns |
| Internal Control | LEDIAG <br> From latched to transparent | $J$ |  | $40$ | 29 | 32 | ns |
| Mode | DATA0-15 <br> Via Diagnostic Latch |  | $29$ | 40 | 29 | 32 | ns |

MINIMUM SET-UP AND HOLD TIMES RELATIVETO LATCH ENABLES

| From Input |  | To Input (Latching Data) | Set-up Time | Hold Time | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DATA0-15 \%. | 2 | LEIN | 6 | 4 | ns |
| CB0-7 (not applic. to CODE 1D1, 0 . 11 ) | 2 |  | 6 | 4 | ns |
| DATA0-15 | 2 | LEOUT | 29 | 2 | ns |
| CB0-7 (CODE ID 00, 11 ) | 2 |  | 25 | 0 | ns |
| CB0-7 (CODE ID 10)... | 2 |  | 25 | 0 | ns |
| CORRECT $\quad \otimes \%$ | 2 |  | 26 | - | ns |
| DIAG MODE | 2 |  | 26 | 0 | ns |
| CODE ID1.0 | 2 |  | 30 | 0 | ns |
| LEIN $\quad f$ | 2 |  | 34 | - | ns |
| DATA0-15 |  | LEDIAG | 6 | 4 | ns |

MAXIMUM OUTPUT ENABLE/DISABLE TIMES
Output tests specified with $\mathrm{CL}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level. Test performed with $C L=50 \mathrm{pF}$ and correlated to $C L=5 \mathrm{pF}$.

| From Input |  |  | To Output | Enable Max. | Disable Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Enable | Disable |  |  |  |  |
| $\overline{\text { OE Byteoo-3 }}$ | 2 | $f$ | DAT0-15 | 15 | 12 | ns |
| $\overline{\text { OESC }}$ | 2 | $f$ | SC0-7 | 15 | 12 | ns |
| MINIMUM PULSE WIDTHS |  |  |  |  | Min. | 2595 \$140 |
| LEIN, LEOUT, LEDIAG |  | $\Omega$ | (Positive-going pulse) |  | 10 | ns |

## IDT39C60B AC ELECTRICAL

## CHARACTERISTICS

## (Guaranteed Commercial Range Performance)

The tables below specify the guaranteed performance of the IDT39C60B over the commercial operating range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, with Vcc from 4.75 V to 5.25 V . All data are in nanoseconds, with inputs switching between 0 V and 3 V at 1 V per nanosecond and measurements made at 1.5 V .

## MAXIMUM COMBINATIONAL PROPAGATION <br> DELAYS CL=50pF

| From Input | To Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | SC0-6 | DATA0-15 | ERROR | $\frac{\overline{\text { MULT }}}{\overline{\text { ERROR }}}$ |
| DATA0-15 | 18 | $25^{(1)}$ | 18 | 20 |
| $\begin{aligned} & \text { CB0-6 } \\ & \text { (CODE ID2-0 } \\ & 000,011 \text { ) } \end{aligned}$ | 12 | 22 | 17 | 20 |
| CB0-6 <br> (CODE ID2-0 010, $100,101,110,111)$ | 12 | 16 | 17 | 20 |
| GENERATE | 13 | - | - | - |
| CORRECT <br> (Not Internal Control Mode) | - | 17 | - | - |
| DIAG MODE <br> (Not Internal Control Mode) | 20 | 22 | 16 | $19$ |
| PASSTHRU (Not Internal Control Mode) | 20 | 22 | $16$ | $19$ |
| CODE ID1-0 | 20 | 22 | 22 | 24 |
| LEIN (From latched to transparent) | 20 | $28$ | $20$ | 22 |
| LEOUT (From latched to transparent) | - | $11$ | - | - |
| LEDIAG <br> (From latched to transparent; Not Internal Control Mode) | 20 | 28 | 20 | 22 |
| Internal Control Mode: LEdIAG (From latched to transparent) | 24 | 33 | 24 | 27 |
| Internal Control <br> Mode: DATA0-15 <br> (Via Diagnostic <br> Latch) | 24 | 33 | 24 | 27 |

## NOTE:

2595 tol 42

1. DATAIN to corrected DATAOUT measurement requires timing as shown below.

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| From Input | To <br> (Latching Data) | Set-up <br> Time | Hold <br> Time |
| :--- | :---: | :---: | :---: |
| DATA0-15 | LEIN | 5 | 3 |
| CB0-6 | LEIN | 5 | 3 |
| DATA0-15 | LEOUT | 24 | 2 |
| CB0-6 <br> (CODE ID 000, 011) | LEOUT | 21 | 0 |
| CB0-6 <br> (CODE ID 010,, 100, <br> 101, 110, 111). |  | 21 | 0 |
| CORRECT $\%$ | LEOUT | 22 | 0 |
| DIAG MODE | LEOUT | 22 | 0 |
| PASSTHRU | LEOUT | 22 | 0 |
| CODE ID2-0 | LEOUT | 25 | 0 |
| LEIN | LEOUT | 28 | 0 |
| DATA0-15 | LEDIAG | 5 | 3 |

## MAXIMUM OUTPUT ENABLE/DISABLE TIMES

Output tests specified with $\mathrm{CL}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level. Test performed with $C L=50 \mathrm{pF}$ and correlated to $\mathrm{CL}=5 \mathrm{pF}$.

| Input | Output | Enable <br> Max. | Disable <br> Max. |
| :--- | :---: | :---: | :---: |
| $\overline{\text { OE BYTE0, }}^{2}$ | DATA0-15 | 12 | 10 |
| OE BYTE $_{1}$ |  | 12 | 10 |
| $\overline{\text { OEsc }}$ | SCo- |  |  |

## MINIMUM PULSE WIDTHS

| LEIN, LEOUT, LEDIAG | 8 |
| :---: | :---: |



## IDT39C60A AC ELECTRICAL

## CHARACTERISTICS

## (Guaranteed Commercial Range Performance)

The tables below specify the guaranteed performance of the IDT39C60A over the commercial operating range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, with Vcc from 4.75 V to 5.25 V . All data are in nanoseconds, with inputs switching between 0 V and 3 V at 1 V per nanosecond and measurements made at 1.5 V .

MAXIMUM COMBINATIONAL PROPAGATION
DELAYS CL=50pF

| From Input | To Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | SCO-6 | DATA0-15 | Error | $\frac{\overline{\text { MULT }}}{\text { ERROR }}$ |
| DATA0-15 | 20 | $30^{(1)}$ | 20 | 23 |
| $\begin{aligned} & \text { CB0-6 } \\ & \text { (CODE ID2-0 } \\ & 000,011 \text { ) } \end{aligned}$ | 14 | 25 | 20 | 23 |
| CB0-6 <br> (CODE ID2-0 010, <br> 100, 101, 110, 111) | 14 | 18 | 20 | 23 |
| GENERATE | 15 | - | - | - |
| CORRECT <br> (Not Internal Control Mode) | - | 20 | - | - |
| DIAG MODE (Not Internal Control Mode) | 22 | 25 | 18 | 21 |
| PASSTHRU (Not Internal Control Mode) | 22 | 25 | 18 | 21 |
| CODE ID2-0 | 23 | 28 | 25 | 28 |
| LEIN (From latched to transparent) | 22 | 32 | 22 | 25 |
| LEOUT (From latched to transparent) | - | 13 | - | - |
| LEDIAG <br> (From latched to transparent; Not Internal Control Mode) | 22 | 32 | 22 | 25 |
| Internal Control Mode: LEDIAG (From latched to transparent) | 28 | 38 | 28 | 31 |
| Internal Control <br> Mode: DATA0-15 <br> (Via Diagnostic <br> Latch) | 28 | 38 | 28 | 31 |

## NOTE:

2595 th 46

1. DATAIN to corrected DATAOUT measurement requires timing as shown below.

## MINIMUM SET-UP AND HOLD TIMES

 RELATIVE TO LATCH ENABLES| From Input | To <br> (Latching Data) | Set-up <br> Time | Hold <br> Time |
| :--- | :---: | :---: | :---: |
| DATA0-15 | LEIN | 5 | 3 |
| CB0-6 | LEIN | 5 | 3 |
| DATA0-15 | LEOUT | 24 | 2 |
| CB0-6 <br> (CODE ID 000, 011) | 21 | 0 |  |
| CB0-6 <br> (CODE ID 010, 100, <br> 101,110, 111) | LEOUT | 21 | 0 |
| CORRECT | LEOUT | 22 | 0 |
| DIAG MODE | LEOUT | 22 | 0 |
| PASSTHRU | LEOUT | 22 | 0 |
| CODE ID2-0 | LEOUT | 25 | 0 |
| LEIN | LEOUT | 28 | 0 |
| DATA0-15 | LEDIAG | 5 | 3 |
|  |  |  |  |

## MAXIMUM OUTPUT ENABLE/DISABLE TIMES

Output tests specified with $C L=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level. Test performed with $\mathrm{CL}=50 \mathrm{pF}$ and correlated to $\mathrm{CL}=5 \mathrm{pF}$.

| Input | Output | Enable | Disable |
| :---: | :---: | :---: | :---: |
| $\overline{\text { OE }}$ BYTE $_{0}$, | DATA0-15 | 24 | 21 |
| $\overline{\text { OE BYTE }} 1$ |  |  |  |
| $\overline{\text { OEsc }}$ | SC0-6 $^{2}$ | 24 | 21 |

## MINIMUM PULSE WIDTHS

| LEIN, LEOUT, LEDIAG | 12 |
| :---: | :---: |



## IDT39C60A AC ELECTRICAL

## CHARACTERISTICS

## (Guaranteed Military Range Performance)

The tables below specify the guaranteed performance of the IDT39C60A over the military operating range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, with VCc from 4.5 V to 5.5 V . All data are in nanoseconds, with inputs switching between 0 V and 3 V at 1 V per nanosecond and measurements made at 1.5 V .

MAXIMUM COMBINATIONAL PROPAGATION
DELAYS CL=50pF

| From Input | To Output |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | SC0-6 | DATA0-15 | ERROR | $\frac{\text { MULT }}{\text { ERROR }}$ |
| DATA0-15 | 22 | $35^{(1)}$ | 24 | 27 |
| CB0-6 <br> (CODE ID2-0 <br> 000, 011) | 17 | 28 | 24 | 27 |
| CB0-6 <br> (CODE ID2-0 010, <br> 100, 101, 110, 111) | 17 | 20 | 24 | 27 |
| GENERATE | 20 | - | - | - |
| CORRECT <br> (Not Internal <br> Control Mode) | - | 25 | - | - |
| DIAG MODE <br> (Not Internal <br> Control Mode) | 25 | 28 | 21 | 24 |
| PASSTHRU <br> (Not Internal <br> Control Mode) | 25 | 28 | 21 | 24 |
| CODE ID2-0 | 26 | 31 | 28 | 31 |
| LEIN <br> (From latched <br> to transparent) | 24 | 37 | 26 | 29 |
| LEOUT <br> (From latched <br> to transparent) | - | 16 | - | - |
| LEDIAG <br> (From latched to <br> transparent; Not <br> Internal Control <br> Mode) | 24 | 37 | 26 | 29 |
| Internal Control <br> Mode: LEDIAG <br> (From latched <br> to transparent) | 30 | 43 | 32 | 35 |
| Internal Control <br> Mode: DATA0-15 <br> (Via Diagnostic <br> Latch) | 30 | 43 | 32 | 35 |

## NOTE:

2595 tol 50

1. DATAIN to corrected DATAOUT measurement requires timing as shown below.

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| From Input | To <br> (Latching Data) | Set-up <br> Time | Hold <br> Time |
| :--- | :---: | :---: | :---: |
| DATA0-15 | LEIN | 5 | 3 |
| CB0-6 | LEIN | 5 | 3 |
| DATA0-15 | LEOUT | 27 | 2 |
| CB0-6 <br> (CODE ID 000, 011) | LEOUT | 24 | 0 |
| CB0-6 <br> (CODE ID 010, 100, <br> 101,110, 111) |  | 24 | 0 |
| CORRECT | LEOUT | 25 | 0 |
| DIAG MODE | LEOUT | 25 | 0 |
| PASSTHRU | LEOUT | 25 | 0 |
| CODE ID2-0 | LEOUT | 28 | 0 |
| LEIN | LEOUT | 30 | 0 |
| DATA0-15 | LEDIAG | 5 | 3 |

MAXIMUM OUTPUT ENABLE/DISABLE TIMES
Output tests specified with $C L=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level. Test performed with $C L=50 \mathrm{pF}$ and correlated to $\mathrm{CL}=5 \mathrm{pF}$.

| Input | Output | Enable | Disable |
| :--- | :---: | :---: | :---: |
| OE BYTE $0,^{\text {OE BYTE }} 1$ | DATA0-15 | 28 | 25 |
| OEsc | SC0-6 $^{2}$ | 28 | 25 |

## MINIMUM PULSE WIDTHS

| LEIN, LEOUT, LEDIAG | 12 |
| :--- | :---: |
| 2595 か\| 53 |  |

## IDT39C60A MILITARY - DATAIN TO CORRECTED

 DATAOUT TIMING (Two cycles shown)

| NOTES: <br> Device Mode = "Correct" <br> System Type = "Correct Always" <br> Min. Period $=70 \mathrm{~ns}($ fmax $=14.3 \mathrm{MHz}$ ) |  |
| :---: | :---: |
| Timing Parameter From | $\begin{aligned} & \hline \text { Min./I } \\ & \text { Max. } \end{aligned}$ |
| OEBYTE $=$ High to DATAOUT Disabled OEBYTE = Low to DATAOUT Enabled DATAIN to Corrected DATAOUT | Max. <br> Max. <br> Max. |
| DATAIN Set-up to LEIN = Low DATAIN Hold to LEIN = Low | Min. Min. |
| LEIN = High to DATAOUT <br> * = (Memory/System dependent) | Max. |

## IDT39C60-1 AC ELECTRICAL

## CHARACTERISTICS

(Guaranteed Commercial Range Performance)
The tables below specify the guaranteed performance of the IDT39C60-1 over the commercial operating range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, with Vcc from 4.75 V to 5.25 V . All data are in nanoseconds, with inputs switching between 0 V and 3 V at 1 V per nanosecond and measurements made at 1.5 V .

MAXIMUM COMBINATIONAL PROPAGATION
DELAYS CL $=50 \mathrm{pF}$

| From Input | To Output |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | SC0-6 | DATA0-15 | ERROR | ERROR |
| DATAO-15 | 28 | $52^{(1)}$ | 25 | 50 |
| CB0-6 <br> (CODE ID2-0 <br> 000, 011) | 23 | 50 | 23 | 47 |
| CBo-6 <br> (CODE ID2-0 010, <br> 100, 101, 110, 111) | 28 | 34 | 29 | 34 |
| GENERATE | 35 | - | - | - |
| CORRECT <br> (Not Internal <br> Control Mode) | - | 45 | - | - |
| DIAG MODE <br> (Not Internal <br> Control Mode) | 50 | 78 | 59 | 75 |
| PASSTHRU <br> (Not Internal <br> Control Mode) | 36 | 44 | 29 | 46 |
| CODE ID2-0 | 61 | 90 | 60 | 80 |
| LEIN <br> (From latched <br> to transparent) | 39 | 72 | 39 | 59 |
| LEOUT <br> (From latched <br> to transparent) | - | 31 | - | - |
| LEDIAG <br> (From latched to <br> transparent; Not <br> Internal Control <br> Mode) | 45 | 78 | 45 | 65 |
| Internal Control <br> Mode: LEDIAG <br> (From latched <br> to transparent) | 67 | 96 | 66 | 86 |
| Internal Control <br> Mode: DATA0-15 <br> (Via Diagnostic <br> Latch) | 67 | 96 | 66 | 86 |

## NOTE:

2595 tbl 54

1. DATAIN to corrected DATAOUT measurement requires timing as shown below.

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| From Input | To <br> (Latching Data) | Set-up <br> Time | Hoid <br> Time |
| :--- | :---: | :---: | :---: |
| DATA0-15 | LEIN | 6 | 7 |
| CB0-6 | LEIN | 5 | 6 |
| DATAO-15 | LEOUT | 34 | 5 |
| CB0-6 <br> (CODE ID 000, 011) | LEOUT | 35 | 0 |
| CB0-6 <br> (CODE ID 010, 100, <br> 101, 110, 111) | LEOUT | 26 | 0 |
| CORRECT | LEOUT | 69 | 0 |
| DIAG MODE | LEOUT | 26 | 0 |
| PASSTHRU | LEOUT | 81 | 0 |
| CODE ID2-0 | LEOUT | 51 | 5 |
| LEIN | LEDIAG | 6 | 8 |
| DATAO-15 |  |  |  |

MAXIMUM OUTPUT ENABLE/DISABLE TIMES
Output tests specified with $\mathrm{CL}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level. Test performed with $\mathrm{CL}=50 \mathrm{pF}$ and correlated to $\mathrm{CL}=5 \mathrm{pF}$.

| Input | Output | Enable | Disable |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}} \mathrm{BYTE}_{0}$, <br> $\mathrm{OE} \mathrm{BYTE}_{1}$ | DATA0-15 | 30 | 30 |
| $\overline{\mathrm{OEsc}}$ | SCO- $6^{l\|l\|}$ | 30 | 30 |

MINIMUM PULSE WIDTHS



## IDT39C60-1 AC ELECTRICAL

## CHARACTERISTICS

## (Guaranteed Military Range Performance)

The tables below specify the guaranteed performance of the IDT39C60-1 over the military operating range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, with Vcc from 4.5 V to 5.5 V . All data are in nanoseconds, with inputs switching between 0 V and 3 V at 1 V per nanosecond and measurements made at 1.5 V .

## MAXIMUM COMBINATIONAL PROPAGATION

DELAYS CL=50pF

| From Input | To Output |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | SC0-6 | DATA0-15 | ERROR | MULT |
| ERROR |  |  |  |  |
| DATA0-15 | 31 | $59^{(1)}$ | 28 | 56 |
| CB0-6 <br> COD, ID2-0 | 25 | 55 | 25 | 50 |
| CB0-6 <br> (CODE ID2-0 010, <br> 100, 101, 110, 111) | 30 | 38 | 31 | 37 |
| GENERATE | 38 | - | - | - |
| CORRECT <br> (Not Internal <br> Control Mode) | - | 49 | - | - |
| DIAG MODE <br> (Not Internal <br> Control Mode) | 58 | 89 | 65 | 90 |
| PASSTHRU <br> (Not Internal <br> Control Mode) | 39 | 51 | 34 | 54 |
| CODE ID2-0 | 69 | 100 | 68 | 90 |
| LEIN <br> (From latched <br> to transparent) | 39 | 82 | 43 | 66 |
| LEOUT <br> (From latched <br> to transparent) | - | 33 | - | - |
| LEDIAG <br> (From latched to <br> transparent; Not <br> Internal Control <br> Mode) | 50 | 88 | 49 | 72 |
| Internal Control <br> Mode: LEDIAG <br> (From latched <br> to transparent) | 75 | 106 | 74 | 96 |
| Internal Control <br> Mode: DATA0-15 <br> (Via Diagnostic <br> Latch) | 75 | 106 | 74 | 96 |

## NOTE:

2595 tbl 58

1. DATAIN to corrected DATAOUT measurement requires timing as shown below.

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| From Input | To <br> (Latching Data) | Set-up <br> Time | Hold <br> Time |
| :--- | :---: | :---: | :---: |
| DATA0-15 | LEIN | 7 | 7 |
| CB0-6 | LEIN | 5 | 7 |
| DATA0-15 | LEOUT | 39 | 5 |
| CB0-6 <br> (CODE ID 000, 011) | LEOUT | 38 | 0 |
| CB0-6 <br> (CODE ID 010, 100, <br> 101, 110, 111) |  | 30 | 0 |
| CORRECT | LEOUT | 28 | 1 |
| DIAG MODE | LEOUT | 84 | 0 |
| PASSTHRU | LEOUT | 30 | 0 |
| CODE ID2-0 | LEOUT | 89 | 0 |
| LEIN | LEOUT | 59 | 5 |
| DATA0-15 | LEDIAG | 7 | 9 |

## MAXIMUM OUTPUT ENABLE/DISABLE TIMES

Output tests specified with $C_{L}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level. Test performed with $\mathrm{CL}=50 \mathrm{pF}$ and correlated to $\mathrm{CL}=5 \mathrm{pF}$.

| Input | Output | Enable | Disable |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}} \mathrm{BYTE}_{0}$, | DATA0-15 | 35 | 35 |
| $\overline{\mathrm{OE}} \mathrm{BYTE}_{1}$ |  |  |  |
| $\overline{\mathrm{OE} S \mathrm{~S}}$ | SC0-6 | 35 | 35 |

## MINIMUM PULSE WIDTHS




## IDT39C60 AC ELECTRICAL

## CHARACTERISTICS

## (Guaranteed Commerclal Range Performance)

The tables below specify the guaranteed performance of the IDT39C60 over the commercial operating range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, with Vcc from 4.75 V to 5.25 V . All data are in nanoseconds, with inputs switching between 0 V and 3 V at 1 V per nanosecond and measurements made at 1.5 V .

## MAXIMUM COMBINATIONAL PROPAGATION

DELAYS CL $=50 \mathrm{pF}$

|  | To Output |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| From Input | SC0-6 | DATA0-15 | ERROR | MULT <br> ERROR |
| DATA0-15 | 32 | $65^{(1)}$ | 32 | 50 |
| CB0-6 <br> (CODE ID2-0 <br> 000, 011) | 28 | 56 | 29 | 47 |
| CB0-6 <br> (CODE ID2-0 010, <br> 100, 101, 110, 111) | 28 | 45 | 29 | 34 |
| GENERATE | 35 | - | - | - |
| CORRECT <br> (Not Internal <br> Control Mode) | - | 45 | - | - |
| DIAG MODE <br> (Not Internal <br> Control Mode) | 50 | 78 | 59 | 75 |
| PASSTHRU <br> (Not Internal <br> Control Mode) | 36 | 44 | 29 | 46 |
| CODE ID2-0 | 61 | 90 | 60 | 80 |
| LEIN <br> (From latched <br> to transparent) | 39 | 72 | 39 | 59 |
| LEOUT <br> (From latched <br> to transparent) | - | 31 | - | - |
| LEDIAG <br> (From latched to <br> transparent; Not <br> Internal Control <br> Mode) | 45 | 78 | 45 | 65 |
| Internal Control <br> Mode: LEDIAG <br> (From latched <br> to transparent) | 67 | 96 | 66 | 86 |
| Internal Control <br> Mode: DATA0-15 <br> (Via Diagnostic <br> Latch) | 67 | 96 | 66 | 86 |

## NOTE:

2595 tb 62

1. DATAIn to corrected DATAour measurement requires timing as shown below.

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| From Input | To <br> (Latching Data) | Set-up <br> Time | Hold <br> Time |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA0-15 | LEIN | 6 | 7 |  |  |  |
| CB0-6 | LEIN | 5 | 6 |  |  |  |
| DATA0-15 | LEOUT | 44 | 5 |  |  |  |
| CB0-6 <br> (CODE ID 000, 011) | LEOUT | 25 | 0 |  |  |  |
| CB0-6 <br> (CODE ID 010, 100, <br> 101,110, 111) |  | 27 | 0 |  |  |  |
| CORRECT | LEOUT | 26 | 1 |  |  |  |
| DIAG MODE | LEOUT | 69 | 0 |  |  |  |
| PASSTHRU | LEOUT | 26 | 0 |  |  |  |
| CODE ID2-0 | LEOUT | 81 | 0 |  |  |  |
| LEIN | LEOUT | 51 | 5 |  |  |  |
| DATA0-15 | LEDAG |  |  |  | 6 | 8 |

## MAXIMUM OUTPUT ENABLE/DISABLE TIMES

Output tests specified with $\mathrm{CL}=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level. Test performed with $\mathrm{CL}=50 \mathrm{pF}$ and correlated to $\mathrm{CL}=5 \mathrm{pF}$.

| Input | Output | Enable | Disable |
| :---: | :---: | :---: | :---: |
| OE BYTEO, $\overline{O E}$ BYTE $_{1}$ | DATA0-15 | 30 | 30 |
| OEsc | $\mathrm{SCO}_{-6}$ | 30 | 30 |

MINIMUM PULSE WIDTHS

| LEIN, LEOUT, LEDIAG | 15 |
| :---: | :---: |

IDT39C60 COMMERCIAL - DATAIN TO CORRECTED DATAOUT TIMING (Two cycles shown)


## IDT39C60 AC ELECTRICAL

 CHARACTERISTICS
## (Guaranteed Military Range Performance)

The tables below specify the guaranteed performance of the IDT39C60 over the military operating range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, with Vcc from 4.5 V to 5.5 V . All data are in nanoseconds, with inputs switching between 0 V and 3 V at 1 V per nanosecond and measurements made at 1.5 V .

MAXIMUM COMBINATIONAL PROPAGATION DELAYS CL=50pF

| From Input | To Output |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | SC0-6 | DATA0-15 | ERROR | $\frac{\overline{\text { MULT }}}{\text { ERROR }}$ |
| DATA0-15 | 35 | $73^{(1)}$ | 36 | 56 |
| CB0-6 <br> (CODE ID2-0 <br> 000, 011) | 30 | 61 | 31 | 50 |
| CB0-6 <br> (CODE ID2-0 010, <br> 100, 101, 110, 111) | 30 | 50 | 31 | 37 |
| GENERATE | 38 | - | - | - |
| CORRECT <br> (Not Internal <br> Control Mode) | - | 49 | - | - |
| DIAG MODE <br> (Not Internal <br> Control Mode) | 58 | 89 | 65 | 90 |
| PASSTHRU <br> (Not Internal <br> Control Mode) | 39 | 51 | 34 | 54 |
| CODE ID2-0 | 69 | 100 | 68 | 90 |
| LEIN <br> (From latched <br> to transparent) | 44 | 82 | 43 | 66 |
| LEouT <br> (From latched <br> to transparent) | - | 33 | - | - |
| LEDIAG <br> (From latched to <br> transparent; Not <br> Internal Control <br> Mode) | 50 | 88 | 49 | 72 |
| Internal Control <br> Mode: LEDIAG <br> (From latched <br> to transparent) | 75 | 106 | 74 | 96 |
| Internal Control <br> Mode: DATA0-15 <br> (Via Diagnostic <br> Latch) | 75 | 106 | 74 | 96 |

NOTE:
2595 66

1. DATAIN to corrected DATAOUT measurement requires timing as shown below.

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| From Input | To <br> (Latching Data) | Set-up <br> Time | Hold <br> Time |
| :--- | :---: | :---: | :---: |
| DATA0-15 | LEIN | 7 | 7 |
| CB0-6 | LEIN | 5 | 7 |
| DATA0-15 | LEOUT | 50 | 5 |
| CB0-6 <br> (CODE ID 000, 011) | LEOUT | 38 | 0 |
| CB0-6 <br> (CODE ID 010, 100, <br> 101, 110, 111) | LEOUT | 28 | 1 |
| CORRECT | LEOUT | 84 | 0 |
| DIAG MODE | LEOUT | 30 | 0 |
| PASSTHRU | LEOUT | 89 | 0 |
| CODE ID2-0 | LEOUT | 59 | 5 |
| LEIN | LEDIAG | 7 | 9 |
| DATAO-15 |  |  |  |

## MAXIMUM OUTPUT ENABLE/DISABLE TIMES

Output tests specified with $C L=5 \mathrm{pF}$ and measured to 0.5 V change of output voltage level. Test performed with $\mathrm{CL}=50 \mathrm{pF}$ and correlated to $\mathrm{CL}=5 \mathrm{pF}$.

| Input | Output | Enable | Disable |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}} \mathrm{BYTE}_{0}$, <br> OE <br> $\mathrm{BYTE}_{1}$ | DATA0-15 | 35 | 35 |
| $\overline{\mathrm{OE}}$ sc | SC0-6 | 35 | 35 |

## MINIMUM PULSE WIDTHS

| LEIN, LEOUT, LEDIAG | 15 |
| :---: | :---: |
| 2595 tit 69 |  |



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 12 |
| 2595 til 70 |  |


| Test | Switch |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |  |  |  |
| All Other Outputs | Open |  |  |  |
|  |  |  |  | 2595 ©i 71 |

## IDT39C60 INPUT/OUTPUT INTERFACE CIRCUIT



Figure 10. Input Structure (All Inputs)


Figure 11. Output Structure

## TEST CIRCUIT LOAD



DEFINITIONS:
$C_{L}=$ Load capacitance: includes jig and probe capacitance
RL = Termination resistance: should be equal to Zour of the Pulse Generator
Figure 12.

## ORDERING INFORMATION



## 32-BIT CMOS <br> ERROR DETECTION AND CORRECTION UNIT

## FEATURES:

- Fast


## Detect

— IDT49C460D
—IDT49C460C

- IDT49C460B
— IDT49C460A
- IDT49C460

12ns (max.) 16ns (max.) 25ns (max.) 30ns (max.) 40ns (max.)

Correct
18ns (max.)
24ns (max.)
30ns (max.)
36ns (max.)
49ns (max.)

- Low-power CMOS
- Commercial: 95mA (max.)
- Military: 125mA (max.)
- Improves system memory reliability
-Corrects all single bit errors, detects all double and some triple-bit errors
- Cascadable
— Data words up to 64-bits
- Built-in diagnostics
- Capable of verifying proper EDC operation via software control
- Simplified byte operations
- Fast byte writes possible with separate byte enables
- Functional replacement for 32-and 64-bit configurations of the 2960
- Available in PGA, PLCC and Ceramic Flatpack
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing \#5962-88533


## DESCRIPTION:

The IDT49C460s are high-speed, low-power, 32-bit Error Detection and Correction Units which generate check bits on a 32-bit data field according to a modified Hamming Code and correct the data word when check bits are supplied. The IDT49C460s are performance-enhanced functional replacements for 32-bit versions of the 2960. When performing a read operation from memory, the IDT49C460s will correct $100 \%$ of all single bit errors and will detect all double bit errors and some triple bit errors.

The IDT49C460s are easily cascadable to 64-bits. Thirty-two-bit systems use 7 check bits and 64-bit systems use 8 check bits. For both configurations, the error syndrome is made available.

The IDT49C460s incorporatetwo built-in diagnostic modes. Both simplify testing by allowing for diagnostic data to be entered into the device and to execute system diagnostics functions.

They are fabricated using CEMOS™ , a CMOS technology designed for high-performance and high-reliability. The devices are packaged in a 68-pin ceramic PGA, PLCC and Ceramic Flatpack.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION





## PIN DESCRIPTIONS

| Pin Name | I/O | Description |
| :---: | :---: | :---: |
| DATA0-31 | 1/0 | 32 bidirectional data lines provide input to the Data Input Latch and Diagnostic Latch and also receive output from the Data Output Latch. DATA0 is the LSB; DATA31 is the MSB. |
| CB0-7 | 1 | Eight check bit input lines input check bits for error detection and also used to input syndrome bits for error correction in 64-bit applications. |
| LEIN | 1 | Latch Enable is for the Data Input Latch. Controls latching of the input data. Data Input Latch and Check Bit Input Latch are latched to their previous state when LOW. When HIGH, the Data Input Latch and Check Bit Input Latch follow the input data and input check bits. |
| $\begin{aligned} & \text { LEOUT/ } \\ & \hline \text { GENERATE } \end{aligned}$ |  | A multifunction pin which, when LOW, is in the Check Bit Generate Mode. In this mode, the device generates the check bits or GENERATE partial check bits specific to the data in the Data Input Latch. The generated check bits are placed on the SC outputs. Also, when LOW, the Data Out Latch is latched to its previous state. <br> When HIGH, the device is in the Detect or Correct Mode. In this mode, the device detects single and multiple errors and generates syndrome bits based upon the contents of the Data Input Latch and Check Bit Input Latch. In the Correct Mode, single bit errors are also automatically corrected and the corrected data is placed at the inputs of the Data Output Latch. The syndrome result is placed on the SC outputs and indicates in a coded form the number of errors and the specific bit-in-error. When HIGH, the Data Output Latch follows the output of the Data Input Latch as modified by the correction logic network. In Correct Mode, single bit errors are corrected by the network before being loaded into the Data Output Latch. In Detect Mode, the contents of the Data Input Latch are passed through the correction network unchanged into the Data Output Latch. The Data Output Latch is disabled, with its contents unchanged, if the EDC is in the Generate Mode. |
| SC0-7 | 0 | Syndrome Check Bit outputs. Eight outputs which hold the check bits and partial check bits when the EDC is in the Generate Mode and will hold the syndrome/partial syndrome bits when the device is in the Detect or Correct modes. All are 3 -state outputs. |
| OESC | 1 | Output Enable-Syndrome Check Bits. In the HIGH condition, the SC outputs are in the high impedance state. When LOW, all SC output lines are enabled. |
| ERROR | 0 | In the Detect or Correct Mode, this output will go LOW if one or more data or check bits contain an error. When HIGH, no errors have been detected. This pin is forced HIGH in the Generate Mode. |
| $\begin{array}{\|l\|} \hline \overline{\text { MULT }} \\ \hline \text { ERROR } \end{array}$ | 0 | In the Detect or Correct Mode, this output will go LOW if two or more bit errors have been detected. A HIGH level indicates that either one or no errors have been detected. This pin is forced HIGH in the Generate Mode. |
| CORRECT | I | The correct input which, when HIGH, allows the correction network to correct any single-bit error in the Data Input Latch (by complementing the bit-in-error) before putting it into the Data Output Latch. When LOW, the device will drive data directly from the Data Input Latch to the Data Output Latch without correction. |
| $\overline{\text { OE BYTE0-3 }}$ | 1 | Output Enable-Bytes $0,1,2,3$. Data Output Latch. Control the three-state output buffers for each of the four bytes of the Data Output Latch. When LOW, they enable the output buffer of the Data Output Latch. When HIGH, they force the Data Output Latch buffer into the high impedance mode. One byte of the Data Output Latch is easily activated by separately selecting the four enable lines. |
| $\begin{aligned} & \text { DIAG } \\ & \text { MODE }_{1,0} \end{aligned}$ | 1 | Select the proper diagnostic mode. They control the initialization, diagnostic and normal operation of the EDC. |
| CODE ID1,0 | 1 | These two code identification inputs identify the size of the total data word to be processed. The two allowable data word sizes are 32 and 64 bits and their respective modified Hamming Codes are designated 32/39 and 64/72. Special CODE ID 1,0 , input 01 is also used to instruct the EDC that the signals CODE ID1,0, DIAG MODE1,0 and CORRECT are to be taken from the Diagnostic Latch rather than from the input control lines. |
| LEdiAg | 1 | This is the Latch Enable for the Diagnostic Latch. When HIGH, the Diagnostic Latch follows the 32-bit data on the input lines. When LOW, the outputs of the Diagnostic Latch are latched to their previous states. The Diagnostic Latch holds diagnostic check bits and internal control signals for CODE ID 1,0 , DIAG MODE 1,0 and CORRECT. |

## EDC ARCHITECTURE SUMMARY

The IDT49C460s are high-performance cascadable EDCs used for check bit generation, error detection, error correction and diagnostics. The function blocks for this 32-bit device consist of the following:

- Data Input Latch
- Check Bit Input Latch
- Check Bit Generation Logic
- Syndrome Generation Logic
- Error Detection Logic
- Error Correction Logic
- Data Output Latch
- Diagnostic Latch
- Control Logic


## DATA INPUT/OUTPUT LATCH

The Latch Enable Input, LEIN, controls the loading of 32 bits of data to the Data In Latch. The data from the DATA lines can be loaded in the Diagnostic Latch under control of the Diagnostic Latch Enable, LEDIAG, giving check bit information in one byte and control information in another byte. The Diagnostic Latch is used in the Internal Control Mode orin one of the diagnostic modes. The Data Output Latch has buffers that place data on the DATA lines. These buffers are split into four 8 -bit buffers, each having their own output enable controls. This feature facilitates byte read and byte modify operations.

## CHECK BIT GENERATION LOGIC

This generates the appropriate check bits for the 32 bits of data in the Data Input Latch. The modified Hamming Code is the basis for generating the proper check bits.

## SYNDROME GENERATION LOGIC

In both the Detect and Correct modes, this logic does a comparison on the check bits read from memory against the newly generated set of check bits produced for the data read in from memory. Matching sets of check bits mean no error was detected. If there is a mismatch, one or more of the data or check bits is in error. Syndrome bits are produced by an exclusive-OR of the two sets of check bits. Identical sets of check bits mean the syndrome bits will be all zeros. If an error results, the syndrome bits can be decoded to determine the number of errors and the specific bit-in-error.

## ERROR DETECTION LOGIC

This part of the device decodes the syndrome bits generated by the Syndrome Generation Logic. With no errors in either the input data or check bits, both the ERROR and $\overline{M U L T E R R O R}$ outputs are HIGH. ERROR will go low if one error is detected. $\overline{M U L T E R R O R}$ and ERROR will both go low if two or more errors are detected.

## ERROR CORRECTION LOGIC

In single error cases, this logic complements (corrects) the single data bit-in-error. This corrected data is loaded into the Data Output Latch, which can then be read onto the bidirectional data lines. If the error is resulting from one of the check bits, the correction logic does not place corrected check bits on the syndrome/check bit outputs. If the corrected check bits are needed, the EDC must be switched to the Generate Mode.

## DATA OUTPUT LATCH AND OUTPUT BUFFERS

The Data Output Latch is used for storing the result of an error correction operation. The latch is loaded from the correction logic undercontrol of the Data Output Latch Enable, LEOUT. The Data Output Latch may also be directly loaded from the Data Input Latch in the PASSTHRU mode. The Data Output Latch buffer is split into 4 individual buffers which can be enabled by $\overline{\mathrm{OE}} 0-3$ separately for reading onto the bidirectional data lines.

## DIAGNOSTIC LATCH

The diagnostic latch is loadable under control of the Diagnostic Latch Enable, LEDIAG, from the bidirectional data lines. Check bit information is contained in one byte while the other byte contains the control information. The Diagnostic Latch is used for driving the device when in the Internal Control Mode, or for supplying check bits when in one of the diagnostic modes.

## CONTROL LOGIC

Specifies in which mode the device will be operating in. Normal operation is when the control logic is driven by external control inputs. In the Internal Control Mode, the control signals are read from the Diagnostic Latch. Since LEOUT and GENERATE are controlled by the same pin, the latching action (LEOUT from high to low) of the Data Output Latch causes the EDC to go into the Generate Mode.

## DETAILED PRODUCT DESCRIPTION

The IDT49C460 EDC units contain the logic necessary to generate check bits on 32 bits of data input according to a modified Hamming Code. The EDC can compare internally generated check bits against those read with the 32-bit data to allow correction of any single bit data error and detection of all double (and some triple) bit errors. The IDT49C460s can be used for 32-bit data words (7 check bits) and 64-bit (8 check bits) data words.

## WORD SIZE SELECTION

The two code identification pins, CODE ID1, 0 , are used to determine the data word size that is 32 or 64 bits. They also select the Internal Control Mode. Table 5 defines all possible slice identification codes.

## CHECK AND SYNDROME BITS

The IDT49C460s provide either check bits or syndrome bits on the three-state output pins, SC0-7. Check bits are generated from a combination of the Data Input bits, while syndrome bits are an exclusive-OR of the check bits generated from read data with the read check bits stored with the data. Syndrome bits can be decoded to determine the single bit in error or that a double (some triple) error was detected.

| Correct | Diag <br> Mode1 | Diag <br> Mode2 | Diagnostic Mode Selected |
| :---: | :---: | :---: | :--- |$|$| X | 0 | 0 |
| :---: | :---: | :---: |
| X | 0 | 1 |
| Non-diagnostic Mode. Normal |  |  |
| EDC function in this mode. |  |  |

Table 2. Diagnostic Mode Control The check bits are labeled:
$\mathrm{C}_{0}, \mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4}, \mathrm{C}_{5}, \mathrm{C}_{6}$ for the 32-bit configuration $C_{0}, C_{1}, C_{2}, C_{3}, C_{4}, C_{5}, C_{6}, C_{7}$ for the 64-bit configuration
Syndrome bits are similarly labeled So through S7.

| Operating Mode | DM1 | DM2 | Generate | Correct | DATAOUT Latch | $\begin{gathered} \mathrm{SCO}-7 \\ (\overline{\mathrm{OEsC}}=\mathrm{LOW}) \end{gathered}$ | $\frac{\text { ERROR }}{\text { MULTERROR }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Generate | 0 1 | 0 | 0 | X | LEOUT $=$ LOW ${ }^{(1)}$ | Check Bits Generated from DATAIN Latch | High |
| Detect | 0 | 0 1 | 1 | 0 | DATAin Latch | Syndrome Bits DATAIN/ Check Bit Latch | Error Dep ${ }^{(2)}$ |
| Correct | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 1 | 1 | DATAIN Latch w/ Single Bit Correction | Syndrome Bits DATAIN/ Check Bit Latch | Error Dep |
| PASSTHRU | 1 | 1 | 1 | 0 | DATAIN Latch | Check Bit Latch | High |
| Diagnostic Generate | 0 | 1 | 0 | X | - | Check Bits from Diagnostic Latch | High |
| Diagnostic Detect | 1 | 0 | 1 | 0 | DATAIN Latch | Syndrome Bits DATAIN/ Diagnostic Latch | Error Dep |
| Diagnostic Correct | 1 | 0 | 1 | 1 | DATAIN Latch w/ Single Bit Correction | Syndrome Bits DATAIN/ Diagnostic Latch | Error Dep |
| Initialization | 1 | 1 | 1 | 1 | DATAIN Latch <br> Set to 0000 ${ }^{(3)}$ | - | - |
| Internal | CODE ID $1,0=01$ (Control Signals CODE ID 1,0 , DIAG MODE 1,0 and CORRECT are taken from Diagnostic Latch.) |  |  |  |  |  |  |

## NOTES:

2584 tol 03

1. In Generate Mode, data is read into the EDC unit and the check bits are generated. The same data is written to memory along with the check bits. Since the DATAOut Latch is not used in the Generate Mode, LEOUT (being LOW since it is tied to Generate) does not affect the writing of check bits.
2. Error Dep (Error Dependent): ERROR will be low for single or multiple errors, with $\overline{M U L T E R R O R}$ low for double or multiple errors. Both signals are high for no errors.
3. LEin is LOW.

Table 3. IDT49C460 Operating Modes

## OPERATING MODE SELECTION

Tables 2 and 3 describe the nine operating modes of the IDT49C460s. The Diagnostic Mode pins - DIAG MODE0, 1 - define four basic areas of operation. GENERATE and CORRECT further divide operation into 8 functions, with CODE ID1,0 defining the ninth mode as the Internal Mode.

Generate Mode is used to display the check bits on the outputs SCo-7. The Diagnostic Generate Mode displays check bits as stored in the Diagnostic Latch.

Detect Mode provides an indication of errors or multiple errors on the outputs ERROR and MULT ERROR. Single bit errors are not corrected in this mode. The syndrome bits are provided on the outputs $\mathrm{SC} 0-7$. For the Diagnostic Detect Mode, the syndrome bits are generated by comparing the internally generated check bits from the Data In Latch with

| Code ID1 | Code ID0 | Slice Selected |
| :---: | :---: | :--- |
| 0 | 0 | 32-Bit |
| 0 | 1 | Internal Control Mode |
| 1 | 0 | 64-Bit, Lower 32-Bit (0-31) |
| 1 | 1 | 64-Bit, Upper 32-Bit (32-63) |
| $2584: 104$ |  |  |

Table 5. Slice Identification


Figure 1. 32-Bit Configuration
check bits stored in the diagnostic latch rather than with the check bit latch contents.

Correct Mode is similar to the Detect Mode except that single bit errors will be complemented (corrected) and made available as input to the Data Out Latches. Again, the Diagnostic Correct Mode will correct single bit errors as determined by syndrome bits generated from the data input and contents of the diagnostic latches.

The Initialize Mode provides check bits for all zero bit data. Data Input Latches are set, latched to a logic zero and made available as input to the Data Out Latches.

The Internal Mode disables the external control pins DIAG MODE0, 1 and CORRECT to be defined by the Diagnostic Latch. Even CODE ID1,0, although externally set to the 01 code, can be redefined from the Diagnostic Latch data.

| DATA |  |  |  | CHECK BITS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BYTE3 | BYTE2 | BYTE 1 | BYTE0 | Co | $C_{1}$ | $\mathrm{C}_{2}$ | C3 | $\mathrm{C}_{4}$ | C5 | C6 |
| $\begin{array}{lllll}31 & 2423 & 1615 & 87 & 0\end{array}$ |  |  |  |  |  |  |  |  |  |  |
| Figure 3. 32-Bit Data Format 2584 diw 07 |  |  |  |  |  |  |  |  |  |  |



Figure 4. 64-Bit Data Format

## 32-BIT DATA WORD CONFIGURATION

A single IDT49C460 EDC unit, connected as shown in Figure 1, provides all the logic needed for single bit error correction and double bit error detection of a 32-bit data field. The identification code indicates 7 check bits are required. The CB7 pin should be HIGH.

Figure 3 indicates the 39-bit data format for two bytes of data and 7 check bits. Table 3 describes the operating mode available.

Table 6 indicates the data bits participating in the check bit generation. For example, check bit Co is the exclusive-OR function of the 16 data input bits marked with an $X$. Check bits are generated and output in the Generate and Initialization Mode. Check bits from the respective latch are passed, unchanged, in the PASSTHRU or Diagnostic Generate Mode.

Syndrome bits are generated by an exclusive-OR or the
generated check bits with the read check bits. For example, $\mathrm{S}_{n}$ is the XOR of check bits $\mathrm{C}_{\mathrm{n}}$ from those read with those generated. Table 7 indicates the decoding of the seven syndrome bits to identify the bit-in-error for a single bit error, or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct Mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Table 4 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the diagnostic check bits to determine syndrome bits or to pass as check bits to the SC0-7 outputs. The Internal Mode substitutes the indicated bit position for the external control signals.

| BIT 0 | CBo DIAGNOSTIC |
| :--- | :--- |
| BIT 1 | CB1 DIAGNOSTIC |
| BIT 2 | CB2 DIAGNOSTIC |
| BIT 3 | CB3 DIAGNOSTIC |
| BIT 4 | CB4 DIAGNOSTIC |
| BIT 5 | CB5 DIAGNOSTIC |
| BIT 6 | CB6 DIAGNOSTIC |
| BIT 7 | CB7 DIAGNOSTIC |
| BIT 8 | CODE ID0 |
| BIT 9 | CODE ID 1 |
| BIT 10 | DIAG MODE0 |
| BIT 11 | DIAG MODE1 |
| BIT 12 | CORRECT |
| BIT $13-31$ | DONT CARE |

Table 4. 32-Bit Diagnostic Latch Coding Format

| Generated Check Bits | Parity | Participating Data Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| Co | Even (XOR) | X |  |  |  | X |  | X | X | X | X |  | X |  |  | X |  |
| $\mathrm{C}_{1}$ | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| $\mathrm{C}_{3}$ | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| C5 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C6 | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |


| Generated <br> Check Bits | Parity | Participating Data Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| Co | Even (XOR) |  | X | X | X |  | X |  |  |  |  | X |  | X | X |  | X |
| C1 | Even (XOR) | X | X | X. |  | X |  | X |  | X |  | X |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| С3 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| C5 | Even (XOR) |  |  |  |  |  |  |  |  | $x$ | X | X | X | X | X | X | X |
| C6 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |

Table 6. 32-Bit Modified Hamming Code-Check Bit Encode Chart


## NOTES:

1. ${ }^{*}=$ No errors detected
2. Number $=$ The number of the single bit-in-error
3. $\mathrm{T}=$ Two errors detected
4. $M=$ Three or more errors detected

Table 7. Syndrome Decode to Bit-in-Error (32-Bit)

## 64-BIT DATA WORD CONFIGURATION

Two IDT49C460 EDC units, connected as shown in Figure 2, provide all the logic needed for single bit error detection and double bit error detection of a 64 -bit data field. Table 5 gives the CODEID 1,0 values needed for distinguishing the upper 32 bits from the lower 32 bits. Valid syndrome, check bits and the ERROR and MULT ERROR signals come from the IC with the CODE ID $1,0=11$. Control signals not indicated are connected to both units in parallel. The EDC with the CODE ID1,0 $=10$ has the OEsc grounded. The OEsc selects the syndrome bits from the EDC with CODE ID1,0 $=11$ and also controls the check bit buffers from memory.

Data In bits 0 through 31 are connected to the same numbered inputs of the EDC unit with CODE ID $1,0=10$, while Data In bits 32 through 63 are connected to Data Inputs 0 to 31, respectively, for the EDC unit with CODE ID1,0 $=11$.

Figure 4 indicates the 72 -bit data format of 8 bytes of data and 8 check bits. Check bits are input to the EDC unit with CODE ID $1,0=10$ through a three-state buffer unit such as the IDT74FCT244. Correction of single bit errors of the 64 -bit configuration requires a feedback of syndrome bits from the upper EDC unit to the lower EDC unit. The MUX shown on the functional block diagram is used to select the CB0-7 pins as the syndrome bits rather than internally generated syndrome bits.

Table 3 describes the operating modes available for the $64 /$ 72 configuration.
Table 11 indicates the data bits participating in the check bit generation. For example, check bit Co is the exclusive-OR function of the 32 data input bits marked with an X. Check bits are generated and output in the Generate and Initialization modes. Check bits are passed as stored in the PASSTHRU or Diagnostic Generate modes.

Syndrome bits are generated by an exclusive-OR of the generated check bits with the read check bits. For example, $\mathrm{S}_{n}$ is the XOR of check bits $\mathrm{C}_{\mathrm{n}}$ from those read with those generated. Table 9 indicates the decoding of the 8 syndrome bits to determine the bit in error for a single bit error or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct Mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Tables 8 A and 8 B define the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic Check Bits to determine syndrome bits or to pass as check bits to the SCo-7 outputs. The Internal Mode substitutes the indicated bit position for the external control signals.

Performance data is provided in Table 10, relating a single IDT49C460 EDC with the two cascaded units of Figure 2. As indicated, a summation of propagation delays is required from the cascading arrangement of EDC units.

| Bit | Internal Function |
| ---: | :--- |
| 0 | CBo DIAGNOSTIC |
| 1 | CB1 DIAGNOSTIC |
| 2 | CB2 DIAGNOSTIC |
| 3 | CB3 DIAGNOSTIC $_{4}^{4}$ |
| 5 | CB4 DIAGNOSTIC |
| 6 | CB5 DIAGNOSTIC |
| 7 | CB6 DIAGNOSTIC |
| 8 | CB7 DIAGNOSTIC |
| 9 | CODE IDo LOWER 32-BIT |
| 10 | CODE ID1 LOWER 32-BIT |
| 11 | DIAG MODE0 LOWER 32-BIT |
| 12 | DIAG MODE1 LOWER 32-BIT |
| $13-31$ | CORRECT LOWER 32-BIT |
| $32-39$ | DON'T CARE |
| 40 | DON'T CARE |
| 41 | CODE IDo UPPER 32-BIT |
| 42 | CODE IDi UPPER 32-BIT |
| 43 | DIAG MODE0 UPPER 32-BIT |
| 44 | DIAG MODE 1 UPPER 32-BIT |
| $45-63$ | CORRECT UPPER 32-BIT |
|  | DON'T CARE |

2584 to 09
Table 8A. 64-Bit Diagnostic Latch-Coding Format (Diagnostic and Correct Mode)

| Bit | Internal Function |
| ---: | :--- |
| $0-7$ | DON'T CARE |
| 8 | CODE IDo LOWER 32-BIT |
| 9 | CODE ID1 LOWER 32-BIT |
| 10 | DIAG MODE0 LOWER 32-BIT |
| 11 | DIAG MODE1 LOWER 32-BIT |
| 12 | CORRECT LOWER 32-BIT |
| $13-31$ | DON'T CARE |
| 32 | CB0 DIAGNOSTIC |
| 33 | CB1 DIAGNOSTIC |
| 34 | CB2 DIAGNOSTIC |
| 35 | CB3 DIAGNOSTIC |
| 36 | CB4 DIAGNOSTIC |
| 37 | CB5 DIAGNOSTIC |
| 38 | CB6 DIAGNOSTIC |
| 39 | CB7 DIAGNOSTIC |
| 40 | CODE IDo UPPER 32-BIT |
| 41 | CODE ID1 UPPER 32-BIT |
| 42 | DIAG MODE0 UPPER 32-BIT |
| 43 | DIAG MODE1 UPPER 32-BIT |
| 44 | CORRECT UPPER 32-BIT |
| $45-63$ | DON'T CARE |

2584 tol 10
Table 8B. 64-Bit Diagnostic Latch-Coding Format (Diagnostic and Correct Mode)

|  |  |  |  |  | Hex | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Synd <br> Bi | ome <br> s |  | $\begin{aligned} & \mathrm{S}_{7} \\ & \mathrm{~S}_{6} \\ & \mathrm{~S}_{5} \\ & \mathrm{~S}_{4} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | 1 1 1 1 |
| Hex | S3 | S2 | S1 | So |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 |  | * | C4 | C5 | T | C6 | T | T | 62 | C7 | T | T | 46 | T | M | M | T |
| 1 | 0 | 0 | 0 | 1 |  | Co | T | T | 14 | T | M | M | T | T | M | M | T | M | T | T | 30 |
| 2 | 0 | 0 | 1 | 0 |  | C1 | T | T | M | T | 34 | 56 | T | T | 50 | 40 | T | M | T | T | M |
| 3 | 0 | 0 | 1 | 1 |  | T | 18 | 8 | T | M | T | T | M | M | T | T | M | T | 2 | 24 | T |
| 4 | 0 | 1 | 0 | 0 |  | C2 | T | T | 15 | T | 35 | 57 | T | T | 51 | 41 | T | M | T | T | 31 |
| 5 | 0 | 1 | 0 | 1 |  | T | 19 | 9 | T | M | T | T | 63 | M | T | T | 47 | T | 3 | 25 | T |
| 6 | 0 | 1 | 1 | 0 |  | T | 20 | 10 | T | M | T | T | M | M | T | T | M | T | 4 | 26 | T |
| 7 | 0 | 1 | 1 | 1 |  | M | T | T | M | T | 36 | 58 | T | T | 52 | 42 | T | M | T | T | M |
| 8 | 1 | 0 | 0 | 0 |  | C3 | T | T | M | T | 37 | 59 | T | T | 53 | 43 | T | M | T | T | M |
| 9 | 1 | 0 | 0 | 1 |  | T | 21 | 11 | T | M | T | T | M | M | T | T | M | T | 5 | 27 | T |
| A | 1 | 0 | 1 | 0 |  | T | 22 | 12 | T | 33 | T | T | M | 49 | T | T | M | $T$ | 6 | 28 | T |
| B | 1 | 0 | 1 | 1 |  | 17 | T | T | M | T | 38 | 60 | T | T | 54 | 44 | T | 1 | T | T | M |
| C | 1 | 1 | 0 | 0 |  | T | 23 | 13 | T | M | T | T | M | M | T | T | M | T | 7 | 29 | T |
| D | 1 | 1 | 0 | 1 |  | M | T | T | M | T | 39 | 61 | T | T | 55 | 45 | T | M | T | T | M |
| E | 1 | 1 | 1 | 0. |  | 16 | T | T | M | T | M | M | T | T | M | M | T | 0 | T | T | M |
| F | 1 | 1 | 1 | 1 |  | T | M | M | T | 32 | T | T | M | 48 | T | T | M | T | M | M | $T$ |
| NOTE <br> $\stackrel{*}{ }=\mathrm{No}$ <br> Numb | errors | detecte |  |  |  |  |  | Tw | rrors | etec |  |  |  |  |  |  |  |  |  |  | 84 \| |

Table 9. Syndrome Decode to Bit-In-Error (64-Bit Configuration)

| $\begin{gathered} \text { 64-Blit } \\ \text { Propagation Delay } \\ \hline \end{gathered}$ |  | Component Delay for IDT49C460 AC Specifications |
| :---: | :---: | :---: |
| From | To |  |
| DATA | Check Bits Out | (DATA TO SC) + (CB TO SC, CODE ID 11) |
| DATA | Corrected DATAOUT | (DATA TO SC) + (CB TO SC, CODE ID 11) + (CB TO DATA, CODE ID 10) |
| DATA | Syndromes Out | (DATA TO SC) + (CB TO SC, CODE ID 11) |
| DATA | $\overline{\text { ERROR }}$ for 64 Bits | (DATA TO SC) + (CB TO ERRROR, CODE ID 11) |
| DATA | $\overline{\text { MULT ERROR }}$ for 64 Bits | (DATA TO SC) + (CB TO MULT ERROR, CODE ID 11) |

Table 10. Key Calculations for the 64-Bit Configuration

| Generated Check Bits | Parity | Participating Data Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| Co | Even (XOR) |  | X | X | X |  | X |  |  | X | X |  | X |  |  | X |  |
| $\mathrm{C}_{1}$ | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| $\mathrm{C}_{3}$ | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| C5 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C6 | Even (XOR) | X | X | $x$ | X | X | $x$ | X | X |  |  |  |  |  |  |  |  |
| C7 | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |


| Generated <br> Check Bits | Parity | Participating Data Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| Co | Even (XOR) |  | X | X | X |  | X |  |  | X | X |  | X |  |  | X |  |
| $\mathrm{C}_{1}$ | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| C2 | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| C3 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| C5 | Even (XOR) |  |  |  |  |  |  |  |  | $x$ | X | X | $x$ | X | X | X | X |
| C6 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| $\mathrm{C}_{7}$ | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |


| Generated Check Bits | Parity | Participating Data Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
| Co | Even (XOR) | X |  |  |  | X |  | X | X |  |  | X |  | X | X |  | X |
| $\mathrm{C}_{1}$ | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| C3 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even ( XOR ) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| C5 | Even ( $X O R$ ) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| C6 | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |
| C 7 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |


| Generated Check Bits | Parity | Participating Data Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 |
| Co | Even (XOR) | X |  |  |  | X |  | X | X |  |  | X |  | X | X |  | X |
| $\mathrm{C}_{1}$ | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| $\mathrm{C}_{2}$ | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| C3 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | $x$ |
| C5 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | $x$ | X | X | X | $X$ |
| C6 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| $\mathrm{C}_{7}$ | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |

NOTE:

1. The check bit is generated as either an XOR or XNOR of the 32 data bits noted by an " $X$ " in the table.

Table 11. 64-Bit Modified Hamming Code-Check Bit Encoding

## SC OUTPUTS

The tables below indicate how the $\mathrm{SC} 0-7$ outputs are generated ineach control mode of variousCODEIDs (Internal Control Mode not applicable).

| Generate | CODE ID1,0 |  |  |
| :---: | :---: | :---: | :---: |
|  | 00 | 10 | 11 |
|  | PH 0 | PH 1 | $\mathrm{PH} 2 \oplus \mathrm{CB} 0$ |
| $\mathrm{SC}_{1} \leftarrow$ | PA | PA | $\mathrm{PA} \oplus \mathrm{CB}_{1}$ |
| $\mathrm{SC}_{2} \leftarrow$ | PB | PB | $\mathrm{~PB} \oplus \mathrm{CB}_{2}$ |
| $\mathrm{SC}_{3} \leftarrow$ | PC | PC | $\mathrm{PC} \oplus \mathrm{CB}_{3}$ |
| $\mathrm{SC}_{4} \leftarrow$ | PD | PD | $\mathrm{PD} \oplus \mathrm{CB}_{4}$ |
| $\mathrm{SC}_{5} \leftarrow$ | PE | PE | $\mathrm{PE} \oplus \mathrm{CB}_{5}$ |
| $\mathrm{SC}_{6} \leftarrow$ | PF | PF | $\mathrm{PF} \oplus \mathrm{CB}_{6}$ |
| $\mathrm{SC}_{7} \leftarrow$ | - | PF | $\mathrm{PG} \oplus \mathrm{CB}_{7}$ |


| Correct/ <br> Detect | $\mathrm{CODE} \mathrm{ID}_{1,0}$ |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathbf{0 0}$ | 10 | 11 |
| $\mathrm{SC}_{0} \leftarrow$ | $\mathrm{PH} 0 \oplus \mathrm{C}_{0}$ | $\mathrm{PH} 1 \oplus \mathrm{C}_{0}$ | $\mathrm{PH} 2 \oplus \mathrm{CB}_{0}$ |
| $\mathrm{SC}_{1} \leftarrow$ | $\mathrm{PA} \oplus \mathrm{C}_{1}$ | $\mathrm{PA} \oplus \mathrm{C}_{1}$ | $\mathrm{PA} \oplus \mathrm{CB}_{1}$ |
| $\mathrm{SC}_{2} \leftarrow$ | $\mathrm{~PB} \oplus \mathrm{C}_{2}$ | $\mathrm{~PB} \oplus \mathrm{C}_{2}$ | $\mathrm{~PB} \oplus \mathrm{CB}_{2}$ |
| $\mathrm{SC}_{3} \leftarrow$ | $\mathrm{PC} \oplus \mathrm{C}_{3}$ | $\mathrm{PC} \oplus \mathrm{C}_{3}$ | $\mathrm{PC} \oplus \mathrm{CB}_{3}$ |
| $\mathrm{SC}_{4} \leftarrow$ | $\mathrm{PD} \oplus \mathrm{C}_{4}$ | $\mathrm{PD} \oplus \mathrm{C}_{4}$ | $\mathrm{PD} \oplus \mathrm{CB}_{4}$ |
| $\mathrm{SC}_{5} \leftarrow$ | $\mathrm{PE} \oplus \mathrm{C}_{5}$ | $\mathrm{PE} \oplus \mathrm{C}_{5}$ | $\mathrm{PE} \oplus \mathrm{CB}_{5}$ |
| $\mathrm{SC}_{6} \leftarrow$ | $\mathrm{PF} \oplus \mathrm{C}_{6}$ | $\mathrm{PF} \oplus \mathrm{C}_{6}$ | $\mathrm{PF} \oplus \mathrm{CB}_{6}$ |
| $\mathrm{SC} 7 \leftarrow$ | - | $\mathrm{PF} \oplus \mathrm{C}_{7}$ | $\mathrm{PG} \oplus \mathrm{CB}_{7}$ |
|  | Final <br> Syndrome | Partial <br> Synn | Final <br> Syndrome |


| Diagnostic | CODE ID1,0 |  |  |
| :---: | :---: | :---: | :---: |
| Generate | $\mathbf{0 0}$ | 10 | $\mathbf{1 1}$ |
| $\mathrm{SC}_{0} \leftarrow$ | DL0 | DL0 | DL32 |
| $\mathrm{SC}_{1} \leftarrow$ | DL1 | DL1 | DL33 |
| $\mathrm{SC}_{2} \leftarrow$ | DL2 | DL2 | DL34 |
| $\mathrm{SC}_{3} \leftarrow$ | DL3 | DL3 | DL35 |
| $\mathrm{SC}_{4} \leftarrow$ | DL4 | DL4 | DL36 |
| $\mathrm{SC}_{5} \leftarrow$ | DL5 | DL5 | DL37 |
| $\mathrm{SC}_{6} \leftarrow$ | DL6 | DL6 | DL38 |
| $\mathrm{SC}_{7} \leftarrow$ | - | DL7 | DL39 |
|  | Final <br> Check Bits | Partial <br> Check Bits | Final <br> Check Bits |


| Diagnostic Correct Detect | CODE ID1,0 |  |  |
| :---: | :---: | :---: | :---: |
|  | 00 | 10 | 11 |
| $\mathrm{SC} 0 \leftarrow$ | $\mathrm{PHO} \oplus \mathrm{DLO}$ | $\mathrm{PH} 1 \oplus$ DL0 | $\mathrm{PH} 2 \oplus \mathrm{CB} 0$ |
| $\mathrm{SC}_{1} \leftarrow$ | $\mathrm{PA} \oplus \mathrm{DL} 1$ | PA $\oplus$ DL1 | $\mathrm{PA} \oplus \mathrm{CB}_{1}$ |
| $\mathrm{SC}_{2}+$ | $\mathrm{PB} \oplus \mathrm{DL} 2$ | $\mathrm{PB} \oplus \mathrm{DL} 2$ | $\mathrm{PB} \oplus \mathrm{CB}_{2}$ |
| $\mathrm{SC}_{3} \leftarrow$ | $\mathrm{PC} \oplus \mathrm{DL} 3$ | $\mathrm{PC} \oplus \mathrm{DL} 3$ | $\mathrm{PC} \oplus \mathrm{CB}_{3}$ |
| $\mathrm{SC}_{4} \leftarrow$ | $\mathrm{PD} \oplus \mathrm{DL} 4$ | $\mathrm{PD} \oplus \mathrm{DL} 4$ | $\mathrm{PD} \oplus \mathrm{CB}_{4}$ |
| SC5 $\leftarrow$ | $\mathrm{PE} \oplus \mathrm{DL} 5$ | $\mathrm{PE} \oplus \mathrm{DL} 5$ | $\mathrm{PE} \oplus \mathrm{CB}_{5}$ |
| $\mathrm{SC}_{6} \leftarrow$ | $\mathrm{PF} \oplus \mathrm{DL}^{6}$ | $\mathrm{PF} \oplus$ DL6 | $\mathrm{PF} \oplus \mathrm{CB6}$ |
| $\mathrm{SC}_{7} \leftarrow$ | - | $\mathrm{PF} \oplus \mathrm{DL} 7$ | $\mathrm{PG} \oplus \mathrm{CB}_{7}$ |
|  | Final Syndrome | Partial Syndrome | Final Syndrome |


|  | CODE ID 1,0 |  |  |
| :---: | :---: | :---: | :---: |
|  | PASSTHRU | 00 | 10 |
| 11 |  |  |  |
| $\mathrm{SC}_{0} \leftarrow$ | C 0 | C 0 | CB 0 |
| $\mathrm{SC}_{1} \leftarrow$ | C 1 | C 1 | $\mathrm{CB}_{1}$ |
| $\mathrm{SC}_{2} \leftarrow$ | C 2 | C 2 | CB 2 |
| $\mathrm{SC}_{3} \leftarrow$ | C 3 | C 3 | $\mathrm{CB}_{3}$ |
| $\mathrm{SC}_{4} \leftarrow$ | C 4 | C 4 | $\mathrm{CB}_{4}$ |
| $\mathrm{SC}_{5} \leftarrow$ | C 5 | C 5 | CB 5 |
| $\mathrm{SC}_{6} \leftarrow$ | C 6 | C 6 | CB 6 |
| $\mathrm{SC}_{7} \leftarrow$ | - | C 7 | CB 7 |

## DATA CORRECTION

The tables below indicate which data output bits are corrected depending upon the syndromes and the CODE ID1,0 position. The syndromes that determine data correction are, in some cases, syndromes input externally via the CB inputs and, in some cases, syndromes input externally by that EDC ( Si are the internal syndromes and are the same as the value of the SCi output of that EDC if enabled).

## SYNDROME DECODE TO BIT CORRECTED (32-BIT CONFIGURATION) CODE ID1-0 $=00$

| Hex |  |  |  |  | Hex | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Syndrome Bits |  |  |  | $\begin{aligned} & \mathrm{S}_{6} \\ & \mathrm{~S}_{5} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | 0 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | 1 |
|  |  | S2 |  | So |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 |  | - | - | - | - | - | - | - | 30 |
| 1 | 0 | 0 | 0 | 1 |  | - | - | - | 14 | - | - | - | - |
| 2 | 0 | 0 | 1 | 0 |  | - | - | - | - | - | 2 | 24 | - |
| 3 | 0 | 0 | 1 | 1 |  | - | 18 | 8 | - | - | - | - | - |
| 4 | 0 | 1 | 0 | 0 |  | - | - | - | 15 | - | 3 | 25 | - |
| 5 | 0 | 1 | 0 | 1 |  | - | 19 | 9 | - | - | - | - | 31 |
| 6 | 0 | 1 | 1 | 0 |  | - | 20 | 10 | - | - | - | - | - |
| 7 | 0 | 1 | 1 | 1 |  | - | - | - | - | - | 4 | 26 | - |
| 8 | 1 | 0 | 0 | 0 |  | - | - | - | - | - | 5 | 27 | - |
| 9 | 1 | 0 | 0 | 1 |  | - | 21 | 11 | - | - | - | - | - |
| A | 1 | 0 | 1 | 0 |  | - | 22 | 12 | - | 1 | - | - | - |
| B | 1 | 0 | 1 | 1 |  | 17 | - | - | - | - | 6 | 28 | - |
| C | 1 | 1 | 0 | 0 |  | - | 23 | 13 | - | - | - | - | - |
| D | 1 | 1 | 0 | 1 |  | - | - | - | - | - | 7 | 29 | - |
| E | 1 | 1 | 1 | 0 |  | 16 | - | - | - | - | - | - | - |
| F | 1 | 1 | 1 | 1 |  | - | - | - | - | 0 | - | - | - |

## NOTE:

1. $\mathrm{S}_{7}=1$ in CODE $\mathrm{ID}_{1,0}=00$

## FUNCTIONAL EQUATIONS

The equations below describe the IDT49C460 output values as defined by the value of the inputs and internal states.

## DEFINITIONS

$\mathrm{PA}=\mathrm{D} 0 \oplus \mathrm{D} 1 \oplus \mathrm{D} 2 \oplus \mathrm{D} 4 \oplus \mathrm{D} 6 \oplus \mathrm{D} 8 \oplus \mathrm{D} 10 \oplus \mathrm{D} 12 \oplus \mathrm{D} 16 \oplus \mathrm{D} 17$ $\oplus \mathrm{D} 18 \oplus \mathrm{D} 20 \oplus \mathrm{D} 22 \oplus \mathrm{D} 24 \oplus \mathrm{D} 26 \oplus \mathrm{D} 28$
$\mathrm{PB}=\mathrm{D} 0 \oplus \mathrm{D} 3 \oplus \mathrm{D} 4 \oplus \mathrm{D} 7 \oplus \mathrm{D} 9 \oplus \mathrm{D} 10 \oplus \mathrm{D} 13 \oplus \mathrm{D} 15 \oplus \mathrm{D} 16 \oplus \mathrm{D} 19$ $\oplus \mathrm{D} 20 \oplus \mathrm{D} 23 \oplus \mathrm{D} 25 \oplus \mathrm{D} 26 \oplus \mathrm{D} 29 \oplus \mathrm{D} 31$
$\mathrm{PC}=\mathrm{D} 0 \oplus \mathrm{D} 1 \oplus \mathrm{D} 5 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 11 \oplus \mathrm{D} 12 \oplus \mathrm{D} 13 \oplus \mathrm{D} 16 \oplus \mathrm{D} 17$ $\oplus \mathrm{D} 21 \oplus \mathrm{D} 22 \oplus \mathrm{D} 23 \oplus \mathrm{D} 27 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29$
$P D=D_{2} \oplus D_{3} \oplus D_{4} \oplus D_{5} \oplus D_{6} \oplus D_{7} \oplus D_{14} \oplus D_{15} \oplus D_{18} \oplus D_{19}$ $\oplus \mathrm{D} 20 \oplus \mathrm{D} 21 \oplus \mathrm{D} 22 \oplus \mathrm{D} 23 \oplus \mathrm{D} 30 \oplus \mathrm{D} 31$
$P E=D 8 \oplus D_{9} \oplus D_{10} \oplus D_{11} \oplus D_{12} \oplus D_{13} \oplus D_{14} \oplus D_{15} \oplus D_{24}$ $\oplus \mathrm{D} 25 \oplus \mathrm{D} 26 \oplus \mathrm{D} 27 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29 \oplus \mathrm{D} 30 \oplus \mathrm{D} 31$
$\mathrm{PF}=\mathrm{D} 0 \oplus \mathrm{D} 1 \oplus \mathrm{D} 2 \oplus \mathrm{D} 3 \oplus \mathrm{D} 4 \oplus \mathrm{D} 5 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 24 \oplus \mathrm{D} 25$ $\oplus \mathrm{D} 26 \oplus \mathrm{D} 27 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29 \oplus \mathrm{D} 30 \oplus \mathrm{D} 31$
$\mathrm{PG}=\mathrm{D} 8 \oplus \mathrm{D} 9 \oplus \mathrm{D} 10 \oplus \mathrm{D} 11 \oplus \mathrm{D} 12 \oplus \mathrm{D} 13 \oplus \mathrm{D} 14 \oplus \mathrm{D} 15 \oplus \mathrm{D} 16$ $\oplus \mathrm{D} 17 \oplus \mathrm{D} 18 \oplus \mathrm{D} 19 \oplus \mathrm{D} 20 \oplus \mathrm{D} 21 \oplus \mathrm{D} 22 \oplus \mathrm{D} 23$
$\mathrm{PH} 0=\mathrm{D} 0 \oplus \mathrm{D}_{4} \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 8 \oplus \mathrm{D} 9 \oplus \mathrm{D}_{11} \oplus \mathrm{D} 14 \oplus \mathrm{D}_{17} \oplus \mathrm{D}_{18}$ $\oplus \mathrm{D} 19 \oplus \mathrm{D} 21 \oplus \mathrm{D} 26 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29 \oplus \mathrm{D} 31$
$\mathrm{PH} 1=\mathrm{D} 1 \oplus \mathrm{D} 2 \oplus \mathrm{D} 3 \oplus \mathrm{D} 5 \oplus \mathrm{D} 8 \oplus \mathrm{D} 9 \oplus \mathrm{D} 11 \oplus \mathrm{D} 14 \oplus \mathrm{D} 17 \oplus \mathrm{D} 18$ $\oplus \mathrm{D} 19 \oplus \mathrm{D} 21 \oplus \mathrm{D} 24 \oplus \mathrm{D} 25 \oplus \mathrm{D} 27 \oplus \mathrm{D} 30$
$\mathrm{PH} 2=\mathrm{D} 0 \oplus \mathrm{D}_{4} \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 10 \oplus \mathrm{D} 12 \oplus \mathrm{D} 13 \oplus \mathrm{D} 15 \oplus \mathrm{D} 16 \oplus$ $\mathrm{D} 20 \oplus \mathrm{D} 22 \oplus \mathrm{D} 23 \oplus \mathrm{D} 26 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29 \oplus \mathrm{D} 31$

## SYNDROME DECODE TO BIT CORRECTED (64-BIT CONFIGURATION)

|  |  |  |  |  | Hex | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | S3 | Syndrome Bits |  |  | S7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  |  | S6 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
|  |  |  |  |  | S5 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
|  |  |  |  |  | S4 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| Hex |  | S2 | S1 | So |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 |  | * | C4 | C5 | - | C6 | - | - | 62 | C7 | - | - | 46 | - | - | - | - |
| 1 | 0 | 0 | 0 | 1 |  | Co | - | - | 14 | - | - | - | - | - | - | - | - | - | - | - | 30 |
| 2 | 0 | 0 | 1 | 0 |  | C1 | - | - | - | - | 34 | 56 | - | - | 50 | 40 | - | - | - | - | - |
| 3 | 0 | 0 | 1 | 1 |  | - | 18 | 8 | - | - | - | - | - | - | - | - | - | - | 2 | 24 | - |
| 4 | 0 | 1 | 0 | 0 |  | C2 | - | - | 15 | - | 35 | 57 | - | - | 51 | 41 | - | - | - | - | 31 |
| 5 | 0 | 1 | 0 | 1 |  | - | 19 | 9 | - | - | - | - | 63 | - | - | - | 47 | - | 3 | 25 | - |
| 6 | 0 | 1 | 1 | 0 |  | - | 20 | 10 | - | - | - | - | - | - | - | - | - | - | 4 | 26 | - |
| 7 | 0 | 1 | 1 | 1 |  | - | - | - | - | - | 36 | 58 | - | - | 52 | 42 | - | - | - | - | - |
| 8 | 1 | 0 | 0 | 0 |  | C3 | - | - | - | - | 37 | 59 | - | - | 53 | 43 | - | - | - | - | - |
| 9 | 1 | 0 | 0 | 1 |  | - | 21 | 11 | - | - | - | - | - | - | - | - | - | - | 5 | 27 | - |
| A | 1 | 0 | 1 | 0 |  | - | 22 | 12 | - | 33 | - | - | - | 49 | - | - | - | - | 6 | 28 | - |
| B | 1 | 0 | 1 | 1 |  | 17 | - | - | - | - | 38 | 60 | - | - | 54 | 44 | - | 1 | - | - | - |
| C | 1 | 1 | 0 | 0 |  | - | 23 | 13 | - | - | - | - | - | - | - | - | - | - | 7 | 29 | - |
| D | 1 | 1 | 0 | 1 |  | - | - | - | - | - | 39 | 61 | - | - | 55 | 45 | - | - | - | - | - |
| E | 1 | 1 | 1 | 0 |  | 16 | - | - | - | - | - | - | - | - | - | - | - | 0 | - | - | - |
| F | 1 | 1 | 1 | 1 |  | - | - | - | - | 32 | - | - | - | 48 | - | - | - | - | - | - | - |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | -0.5 to <br> VCC +0.5 V | -0.5 to <br> Vcc +0.5 V | V |
| VCc | Power Supply <br> Voltage | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output Current | 30 | 30 | mA |

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $T \mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{t}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter (1) | Conditions | Typ. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 5 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 7 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| 1 iH | Input HIGH Current | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{VIN}=\mathrm{VCC}$ |  | - | 0.1 | 10.0 | $\mu \mathrm{A}$ |
| 1 IL | Input LOW Current | $\mathrm{Vcc}=$ = Max., VIN = GND |  | - | -0.1 | -10.0 | $\mu \mathrm{A}$ |
| VOH | Output HIGH Voltage | $\mathrm{Vcc}=$ Min. | $1 \mathrm{OH}=300 \mu \mathrm{~A}$ | VHC | Vcc | - | V |
|  |  |  | $1 \mathrm{OH}=-12 \mathrm{~mA}$ Mil. | 2.4 | 4.3 | - |  |
|  |  |  | $1 \mathrm{OH}=-15 \mathrm{~mA}$ Com'l. | 2.4 | 4.3 | - |  |
| Vol | Output LOW Voltage | $V C C=M i n$. | $10 \mathrm{~L}=300 \mu \mathrm{~A}$ | - | GND | VLC | V |
|  |  |  | $1 \mathrm{LL}=12 \mathrm{~mA} \mathrm{Mil}$. | - | 0.3 | 0.5 |  |
|  |  |  | $1 \mathrm{LL}=16 \mathrm{~mA}$ Com'l. | - | 0.3 | 0.5 |  |
| 102 | Off State (High Impedance) | $V C C=$ Max | $\mathrm{Vo}=0 \mathrm{~V}$ | - | -0.1 | -20.0 | $\mu \mathrm{A}$ |
|  | Output Current |  | $\mathrm{Vo}=\mathrm{Vcc}$ (Max.) | - | 0.1 | 20.0 |  |
| los | Output Short Circuit Current | $\mathrm{Vcc}=$ Max., Vout $=0 \mathrm{~V}^{(3)}$ |  | -30.0 | - | - | mA |

NOTES:

1. For conditions shown as Max. or Min. use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the circuit test should not exceed one second.
4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.

## DC ELECTRICAL CHARACTERISTICS (Cont'd.)

Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$ $\mathrm{VLC}=0.2 \mathrm{~V}$; $\mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICCQ | Quiescent Power Supply Current (CMOS Inputs) | $\begin{aligned} & \text { VcC = Max.; All Inputs } \\ & \text { VHC } \leq \text { VIN, VIN } \leq \text { VLC } \\ & \text { foP }=0 \text {; Outputs Disabled } \end{aligned}$ |  | - | 3.0 | 10 | mA |
| ICCT | Quiescent Input Power Supply Current (per Input @ TTL High) ${ }^{(5)}$ | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{VIN}=3.4 \mathrm{~V}, \mathrm{fOP}=0$ |  | - | 0.3 | 0.75 | mA <br> Input |
| ICCD | Dynamic Power Supply Current | $\begin{aligned} & V C C=\text { Max. } \\ & V H C \leq V I N, ~ V I N \leq V L C \\ & \text { Outputs Open, } \overline{O E}=L \end{aligned}$ | MIL. | - | 6 | 10 | mA |
|  |  |  | COM'L. | - | 6 | 7 | MHz |
| Icc | Total Power Supply Current (6) | $\begin{aligned} & \text { VCC }=\text { Max., fOP }=10 \mathrm{MHz} \\ & \text { Outputs Open, } \overline{O E}=\mathrm{L} \\ & 50 \% \text { Duty cycle } \\ & \mathrm{VHC} \leq \mathrm{VIN}, \mathrm{VIN} \leq \mathrm{VLC} \end{aligned}$ | MIL. | - | 60 | 110 | mA |
|  |  |  | COM'L. | - | 60 | 80 |  |
|  |  | $\begin{aligned} & \text { VCC }=\text { Max., foP }=10 \mathrm{MHz} \\ & \text { Outputs Open, } \overline{O E}=\mathrm{L} \\ & 50 \% \text { Duty cycle } \\ & \mathrm{VIH}=3.4 \mathrm{~V}, \mathrm{VIL}=0.4 \mathrm{~V} \end{aligned}$ | MIL. | - | 70 | 125 |  |
|  |  |  | COM'L. | - | 70 | 95 |  |

## NOTES:

5. ICct is derived by measuring the total current with all the inputs tied together at 3.4 V , subtracting out lcco, then dividing by the total number of inputs.
6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
Icc = ICCO $+\operatorname{IcCT}(\mathrm{NT} \times D H)+$ ICCD (fOP)
$\mathrm{DH}=$ Data duty cycle TTL high period ( $\mathrm{VIN}=3.4 \mathrm{~V}$ ).
$N T=$ Number of dynamic inputs driven at TTL levels.
fop $=$ Operating frequency in Megahertz.

## CMOS TESTING CONSIDERATIONS

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic test environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results:

1) All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
2) Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as close as possible to the DUT power pins.
3) Device grounding is extremely critical for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the performance board to the DUT interface board and wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.
4) To guarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for testing and hardware-induced noise, IDT recommends using VIL $\leq 0 \mathrm{~V}$ and $\mathrm{VIH} \geq 3 \mathrm{~V}$ for AC tests.

## IDT49C460D AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance) Temperature range: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 5 \%$
The inputs switch between 0 V to 3 V with signal measured at the 1.5 V level.
PROPAGATION DELAYS ${ }^{(1)}$

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | From Input |  | SC0-7 | DATA0-31 | ERROR | MULTERROR | Unit |
|  | DATA0-31 |  | 14 | $18{ }^{(2)}$ | 12 | 15 | ns |
|  | CB0-7 (CODE ID $1,0=00,11$ ) |  | 11 | 16 | 10 | 12 | ns |
|  | CE0-7 (CODE iD $1,0=10$ ) |  | 12 | 12 | - | - | ns |
|  | LEOUT/GENERATE | $f$ | - | 9 | 2 7 | 2.8 | ns |
|  |  | 2 | 14 | - | 57 | f 8 | ns |
|  | CORRECT <br> Not Internal Control Mode |  | - | 12 | - | - | ns |
|  | $\begin{aligned} & \text { DIAG MODE } \\ & \text { Not Internal Control Mode } \end{aligned}$ |  | 12 | 20 | 10 | 15 | ns |
|  | CODE ID 1,0 |  | $14^{(6)}$ | 18 | 13 | 16 | ns |
|  | LEIN From latched to Transparent |  | 17 | 21 | 14 | 17 | ns |
|  | LEDIAG From latched to Transparent | $f$ | $12^{(6)}$ | 18 | 12 | 14 | ns |
| Internal Control | LEDIAG <br> From latched to Transparent | $f$ | $12^{(6)}$ | 17 | 12 | 14 | ns |
| Mode | DATA0-31 Via Diagnostic Latch | $f$ | 12 | $19^{(2)}$ | 10 | 12 | ns |

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| From Input | To Input <br> (Latching Data) |  | Set-up Time <br> Min. | Hold Time <br> Min. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |

NOTE: (15) above applies to correction path.
(5)

| From Input |  |  | To Output | Enable |  | Disable |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Enable | Disable |  | Min. | Max. | Min. | Max. |  |
| OEByte0-3 | 2 | $f$ | DATA0-31 | 0 | 8 | 0 | 10 | ns |
| $\overline{\text { OEsc }}$ | 2 | $f$ | SC0-7 | 0 | 8 | 0 | 10 | ns |


| MINIMUM PULSE WIDTHS ${ }^{(6)}$ | Min. |  |
| :---: | :---: | :---: |
| LEIN, LEOUT/GENERATE, LEdIAG $\int$ (Positive-going pulse) | 5 | ns |
| NOTES: <br> 1. $\mathrm{Cl}=50 \mathrm{pF}$. |  |  |
|  |  |  |
| 2. These parameters are combinational propagation delay calculations, and are not tested in production. |  |  |
| 3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms. |  |  |
| 4. Set-up and Hold times relative to Latch Enables (Latching Data). |  |  |
| 5. Output tests specified with $\mathrm{Cl}=5 \mathrm{pF}$ and measured to 0.5 V change of output level. Testing is performed at $\mathrm{Cl}=50 \mathrm{pF}$ and correlated to $\mathrm{Cl}=5 \mathrm{pF}$. |  |  |
| 6. Not production tested, guaranteed by characterization. |  |  |

## IDT49C460D AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance) Temperature range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$ The inputs switch between 0 V to 3 V with signal measured at the 1.5 V level.
PROPAGATION DELAYS ${ }^{(1)}$


## SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| From Input | To Input <br> (Latching Data) |  | Set-up Time <br> Min. | Hold Time <br> Min. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |

NOTE: (15) above applies to correction path.

## OUTPUT ENABLE/DISABLE TIMES ${ }^{(5)}$

| From Input |  |  | To Output | Enable |  | Disable |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Enable | Disable |  | Min. | Max. | Min. | Max. |  |
| OE Byte0-3 | 2 | $f$ | DATA0-31 | 0 | 10 | 0 | 12 | ns |
| $\overline{\text { OEsc }}$ | 2 | $J$ | SC0-7 | 0 | 10 | 0 | 12 | ns |

[^2]
## IDT49C460C AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance) Temperature range: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$
The inputs switch between 0 V to 3 V with signal measured at the 1.5 V level.
PROPAGATION DELAYS ${ }^{(1)}$

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | From Input |  | SC0-7 | DATA0-31 | ERROR | MULTERROR | Unit |
|  | DATA0-31 |  | 19 | $24^{(2)}$ | 16 | 20 | ns |
|  | CB0-7 (CODE ID $1,0=00,11$ ) |  | 14 | 21 | 12 | 16 | ns |
|  | CB0-7 (CODE ID $1,0=10$ ) |  | 14 | 16 | - | - | ns |
|  | LEOUT/GENERATE | 5 | - | 12 | 2 2 9 | 2 l | ns |
|  |  | 2 | 18 | - | 5 ¢ 9 | $\checkmark \quad 11$ | ns |
|  | CORRECT <br> Not Internal Control Mode |  | - | 16 | - | - | ns |
|  | DIAG MODE Not Internal Control Mode |  | 16 | 26 | 11 | 20 | ns |
|  | CODE ID1,0 |  | $18{ }^{(6)}$ | 23 | 17 | 21 | ns |
|  | LEIN From latched to Transparent |  | 22 | 28 | 19 | 22 | ns |
|  | LEdiag <br> From latched to Transparent | 5 | $15^{(6)}$ | 24 | 15 | 19 | ns |
| Internal Control | LEDIAG <br> From latched to Transparent | $f$ | $16^{(6)}$ | 22 | 15 | 18 | ns |
| Mode | DATAO-31 <br> Via Diagnostic Latch | $F$ | 15 | $25^{(2)}$ | 13 | 16 | ns |

## SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| From Input |  | To Input (Latching Data) |  | Set-up Time Min. | Hold Time Min. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA0-31 ${ }^{(4)}$ |  | 2 | LEIN | 3 | 4 | ns |
| CB0-7 ${ }^{(4)}$ |  | 2 | LEIN | 2 | 4 | ns |
| DATA0-31 ${ }^{(4,6)}$ |  | 2 | LEOU/GENERATE | $6^{(16)}$ | 0 | ns |
| CBO-7 (CODE ID 00, 11) ${ }^{(4,6)}$ |  | 2 | LEOU/GENERATE | 14 | 0 | ns |
| CB0-7 (CODE ID 10) ${ }^{(4,6)}$ |  | 2 | LEOUT/GENERATE | 8 | 0 | ns |
| CORRECT (4,6) | $f$ | 2 | LEOUT/GENERATE | 8 | 0 | ns |
| DIAG MODE ${ }^{(4.6)}$ |  | 2 | LEOUT/GENERATE | 17 | 0 | ns |
| CODE ID $1,0{ }^{(4,6)}$ |  | 2 | LEOUT/GENERATE | 10 | 0 | ns |
| LEIN (4, 6) | $f$ | 2 | LEOUT/GENERATE | 19 | 0 | ns |
| DATA0-31 ${ }^{(4,6)}$ |  |  | LEDIAG | 3 | 3 | ns |

NOTE: (16) above applies to correction path.
(5)

| From Input |  |  | To Output | Enable |  | Disable |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Enable | Disable |  | Min. | Max. | Min. | Max. |  |
| OEByteo-3 | 2 | $F$ | DATA0-31 | 0 | 10 | 0 | 12 | ns |
| OEsc | 2 | $f$ | SC0-7 | 0 | 10 | 0 | 12 | ns |

[^3]
## IDT49C460C AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance) Temperature range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$
The inputs switch between 0 V to 3 V with signal measured at the 1.5 V level.
PROPAGATION DELAYS ${ }^{(1)}$

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | From Input |  | SC0-7 | DATA0-31 | ERROR | MULTERROB | Unit |
|  | DATA0-31 |  | 22 | $29^{(2)}$ | 21 | 24 | ns |
|  | CB0-7 (CODE ID $1,0=00,11$ ) |  | 17 | 23 | 16 | 18 | ns |
|  | CB0-7 (CODE ID $1.0=10$ ) |  | 17 | 18 | - | - | ns |
|  | LEOUT/GENERATE | $f$ | - | 13 | 2 l | $2 \quad 12$ | ns |
|  |  | 2 | 20 | - | $\boldsymbol{r} 10$ | $\checkmark 12$ | ns |
|  | CORRECT <br> Not Internal Control Mode |  | - | 17 | - | - | ns |
|  | DIAG MODE <br> Not Internal Control Mode |  | 18 | 29 | 12 | 23 | ns |
|  | CODE ID 1,0 |  | $21^{(6)}$ | 26 | 20 | 24 | ns |
|  | LEIN <br> From latched to Transparent |  | 24 | 32 | 21 | 25 | ns |
|  | LEDIAG From latched to Transparent | $f$ | $18^{(6)}$ | 27 | 17 | 21 | ns |
| Internal Control | LEDIAG <br> From latched to Transparent | $f$ | $19^{(6)}$ | 25 | 18 | 21 | ns |
| Mode | DATA0-31 Via Diagnostic Latch | $f$ | 18 | $29^{(2)}$ | 14 | 18 | ns |

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| From Input |  | To Input (Latching Data) |  | Set-up Time Min. | Hold Time Min. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA0-31 ${ }^{(4)}$ |  | 2 | LEIN | 3 | 4 | ns |
| $\mathrm{CB0} 07{ }^{(4)}$ |  | 2 | LEIN | 2 | 4 | ns |
| DATA0-31 ${ }^{(4,6)}$ |  | 2 | LEOUT/GENERATE | $7{ }^{(19)}$ | 3 | ns |
| CB0-7 (CODE ID 00, 11) ${ }^{(4,6)}$ |  | 2 | LEOU/GENERATE | 16 | 0 | ns |
| CB0-7 (CODE ID 10) ${ }^{(4,6)}$ |  | 2 | LEOUT/GENERATE | 10 | 0 | ns |
| CORRECT (4, 6) | $f$ | 2 | LEOUT/GENERATE | 9 | 0 | ns |
| DIAG MODE ${ }^{(4,6)}$ |  | 2 | LEOUT/GENERATE | 19 | 0 | ns |
| CODE $\mathrm{ID}_{1,0}{ }^{(4,6)}$ |  | 2 | LEOUT/GENERATE | 12 | 0 | ns |
| LEIN (4,6) | 5 | 2 | LEOUT/GENERATE | 21 | 0 | ns |
| DATA0-31 ${ }^{(4,6)}$ |  |  | LEdiag | 3 | 3 | ns |

## OUTPUT ENABLE/DISABLE TIMES ${ }^{(5)}$

| From Input |  |  | To Output | Enable |  | Disable |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Enable | Disable |  | Min. | Max. | Min. | Max. |  |
| OE Byteo-3 | 2 | $f$ | DATA0-31 | 0 | 12 | 0 | 14 | ns |
| OESC | 2 | $f$ | SC0-7 | 0 | 12 | 0 | 14 | ns |

[^4]
## IDT49C460B AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance) Temperature range: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$
The inputs switch between 0 V to 3 V with signal measured at the 1.5 V level.
PROPAGATION DELAYS ${ }^{(1)}$

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | From Input |  | SC0-7 | DATA0-31 | ERROR | MULTERROR | Unit |
|  | DATA0-31 |  | 25 | $30{ }^{(2)}$ | 25 | 27 | ns |
|  | CB0-7 (CODE ID $1,0=00,11$ ) |  | 14 | 30 | 17 | 20 | ns |
|  | CB0-7 (CODE ID $1,0=10$ ) |  | 16 | 18 | - | - | ns |
|  | LEOUT/GENERATE | $f$ | - | 12 | 2.23 | 2 23 | ns |
|  |  | 2 | 21 | - | $\checkmark 23$ | $\checkmark$ 仿 | ns |
|  | CORRECT <br> Not Internal Control Mode |  | - | 23 | - | - | ns |
|  | DIAG MODE <br> Not Internal Control Mode |  | 17 | 26 | 20 | 24 | ns |
|  | CODE ID1,0 |  | $18{ }^{(6)}$ | 26 | 21 | 26 | ns |
|  | LEIN From latched to Transparent |  | 27 | 38 | 30 | 3 | ns |
|  | LEDIAG <br> From latched to Transparent | $f$ | $15^{(6)}$ | 29 | 19 | 22 | ns |
| Internal Control | LEDIAG From latched to Transparent | $f$ | $16^{(6)}$ | 32 | 19 | 24 | ns |
| Mode | DATA0-31 Via Diagnostic Latch | $f$ | 16 | $32(2)$ | 20 | 25 | ns |

## SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| From Input | To Input <br> (Latching Data) |  | Set-up Time <br> Min. | Hold Time <br> Min. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |

## OUTPUT ENABLE/DISABLE TIMES ${ }^{(5)}$

| From Input |  |  | To Output | Enable |  | Disable |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Enable | Disable |  | Min. | Max. | Min. | Max. |  |
| OEByteo-3 | 2 | $f$ | DATA0-31 | 0 | 12 | 0 | 14 | ns |
| $\overline{\text { OESC }}$ | 2 | $\beta$ | SC0-7 | 0 | 12 | 0 | 14 | ns |

MINIMUM PULSE WIDTHS

| LEIN, LEOUT/GENERATE, LEDIAG $\Omega($ (Positive-going pulse) | Min. |  |
| :---: | :---: | :---: | :---: |

NOTES:

1. $\mathrm{Cl}=50 \mathrm{pF}$.
2. These parameters are combinational propagation delay calculations, and are not tested in production.
3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
4. Set-up and Hold times relative to Latch Enables (Latching Data).
5. Output tests specified with $\mathrm{CI}=5 \mathrm{pF}$ and measured to 0.5 V change of output level. Testing is performed at $\mathrm{Cl}=50 \mathrm{pF}$ and correlated to $\mathrm{Cl}=5 \mathrm{pF}$.
6. Not production tested, guaranteed by characterization.

## IDT49C460B AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance) Temperature range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$ The inputs switch between 0 V to 3 V with signal measured at the 1.5 V level.
PROPAGATION DELAYS ${ }^{(1)}$

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | From Input |  | SC0-7 | DATA0-31 | ERROR | MULTERROR | Unit |
|  | DATA0-31 |  | 28 | $33^{(2)}$ | 28 | 30 | ns |
|  | CB0-7 (CODE ID $1,0=00,11$ ) |  | 17 | 33 | 20 | 23 | ns |
|  | $\mathrm{CBO}_{0-7}\left(\mathrm{CODE} \mathrm{ID}_{1,0}=10\right)$ |  | 19 | 23 | - | - | ns |
|  | LEOUT/GENERATE | $f$ | - | 15 | 2 26 | 2.26 | ns |
|  |  | 2 | 24 | - | f 26 | $f$ f 26 | ns |
|  | CORRECT <br> Not Internal Control Mode |  | - | 26 | - | - | ns |
|  | DIAG MODE <br> Not Internal Control Mode |  | 20 | 29 | 23 | 27 | ns |
|  | CODE ID1,0 |  | 21 | 29 | 24 | 29 | ns |
|  | LEIN <br> From latched to Transparent |  | 30 | 41 | 33 | 36 | ns |
|  | LEDIAG <br> From latched to Transparent | $f$ | 18 | 32 | 22 | 25 | ns |
| Internal Control | LEDIAG <br> From latched to Transparent | $f$ | 19 | 35 | 22 | 27 | ns |
| Mode | DATA0-31 Via Diagnostic Latch | $J$ | 19 | $35^{(2)}$ | 23 | 28 | ns |

## SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| From Input | To Input <br> (Latching Data) |  | Set-up Time <br> Min. | Hold Time <br> Min. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |

## OUTPUT ENABLE/DISABLE TIMES ${ }^{(5)}$

| From Input |  |  | To Output | Enable |  | Disable |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Enable | Disable |  | Min. | Max. | Min. | Max. |  |
| OE Byteo-3 | 2 | $f$ | DATA0-31 | 0 | 12 | 0 | 14 | ns |
| $\overline{\text { OESC }}$ | 2 | $f$ | SC0-7 | 0 | 12 | 0 | 14 | ns |

## MINIMUM PULSE WIDTHS

LEIN, LEout/GENERATE, LEDIAG $\Omega$ (Positive-going pulse)

| Min. |  |  |
| :---: | :---: | :---: |
| 12 |  | ns |

## NOTES:

1. $\mathrm{Cl}=50 \mathrm{pF}$.
2. These parameters are combinational propagation delay calculations, and are not tested in production.
3. Data $\ln$ or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
4. Set-up and Hold times relative to Latch Enables (Latching Data).
5. Output tests specified with $\mathrm{Cl}=5 \mathrm{pF}$ and measured to 0.5 V change of output level. Testing is performed at $\mathrm{Cl}=50 \mathrm{pF}$ and correlated to $\mathrm{Cl}=5 \mathrm{pF}$.
6. Not production tested, guaranteed by characterization.

## IDT49C460A AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commerclal Range Performance) Temperature range: $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 5 \%$
The inputs switch between 0 V to 3 V with signal measured at the 1.5 V level.
PROPAGATION DELAYS ${ }^{(1)}$

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | From Input |  | SC0-7 | DATA0-31 | ERROR | MULTERROR | Unit |
|  | DATA0-31 |  | 27 | $36^{(2)}$ | 30 | 33 | ns |
|  | $\mathrm{CBO}_{0-7}\left(\mathrm{CODE} \mathrm{ID}_{1,0}=00,11\right.$ ) |  | 16 | 34 | 19 | 23 | ns |
|  | CB0-7 (CODE ID $1.0=10$ ) |  | 16 | 20 | - | - | ns |
|  | LEOUT/GENERATE | $f$ | - | 12 | 2 25 | 2 25 | ns |
|  |  | 2 | 21 | - | $f$ fr 25 | $f \quad 25$ | ns |
|  | CORRECT <br> Not Internal Control Mode |  | - | 23 | - | - | ns |
|  | DIAG MODE <br> Not Internal Control Mode |  | 17 | 26 | 20 | 24 | ns |
|  | CODE ID1,0 |  | 18 | 26 | 21 | 26 | ns |
|  | LEIN <br> From latched to Transparent |  | 27 | 38 | 30 | 33 | ns |
|  | LEDIAG <br> From latched to Transparent | $f$ | 15 | 29 | 19 | 22 | ns |
| Internal Control | LEdiag From latched to Transparent | $f$ | 16 | 32 | 29 | 24 | ns |
| Mode | DATA0-31 <br> Via Diagnostic Latch | $f$ | 16 | $32^{(2)}$ | 20 | 25 | ns |

2584 tbl 52
SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| From Input | To Input <br> (Latching Data) |  | Set-up Time <br> Min. | Hold Time <br> Min. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |

## OUTPUT ENABLE/DISABLE TIMES ${ }^{(5)}$

| From Input |  |  | To Output | Enable |  | Disable |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Enable | Disable |  | Min. | Max. | Min. | Max. |  |
| OE Byteo-3 | 2 | $f$ | DATA0-31 | 0 | 12 | 0 | 14 | ns |
| $\overline{\text { OEsc }}$ | 2 | $f$ | SC0-7 | 0 | 12 | 0 | 14 | ns |

[^5]
## IDT49C460A AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance) Temperature range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$
The inputs switch between 0 V to 3 V with signal measured at the 1.5 V level.
PROPAGATION DELAYS ${ }^{(1)}$

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | From Input |  | SCO-7 | DATA0-31 | ERROR | MULTERROR | Unit |
|  | DATA0-31 |  | 30 | $39^{(2)}$ | 33 | 36 | ns |
|  | CB0-7 (CODE ID $1,0=00,11$ ) |  | 19 | 37 | 22 | 26 | ns |
|  | CB0-7 (CODE ID $1,0=10$ ) |  | 19 | 23 | - | - | ns |
|  | LEOUT/GENERATE | 5 | - | 15 | 2 l | 2 l | ns |
|  |  | 2 | 24 | - | S 28 | $\cdots$ | ns |
|  | CORRECT <br> Not Internal Control Mode |  | - | 26 | - | - | ns |
|  | DIAG MODE <br> Not Internal Control Mode |  | 20 | 29 | 23 | 27 | ns |
|  | CODE ID1,0 |  | 21 | 29 | 24 | 29 | ns |
|  | LEIN <br> From latched to Transparent |  | 30 | 41 | 33 | 36 | ns |
|  | LEdiag <br> From latched to Transparent | $f$ | 18 | 32 | 22 | 25 | ns |
| Internal Control | LEDIAG From latched to Transparent | $f$ | 19 | 35 | 22 | 27 | ns |
| Mode | DATA0-31 <br> Via Diagnostic Latch | $J$ | 19 | $35^{(2)}$ | 23 | 28 | ns |

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| From Input |  | To Input (Latching Data) |  | Set-up Time Min. | Hold Time Min. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA0-31 ${ }^{(4)}$ |  | 2 | LEIN | 5 | 4 | ns |
| CB0-7 ${ }^{(4)}$ |  | 2 | LEIN | 5 | 4 | ns |
| DATA0-31 ${ }^{(4,6)}$ |  | 2 | LEOUT/GENERATE | 27 | 0 | ns |
| CB0-7 (CODE ID 00, 11) ${ }^{(4,6)}$ |  | 2 | LEOUT/GENERATE | 18 | 0 | ns |
| CB0-7 (CODE ID 10) ${ }^{(4,6)}$ |  | 2 | LEOUT/GENERATE | 18 | 0 | ns |
| CORRECT $(4,6)$ | $f$ | 2 | LEOUT/GENERATE | 14 | 0 | ns |
| DIAG MODE $(4,6)$ |  | 2 | LEOUT/GENERATE | 20 | 0 | ns |
| CODE $\mathrm{ID}_{1,0}{ }^{(4,6)}$ |  | 2 | LEOUT/GENERATE | 20 | 0 | ns |
| LEIN (4, 6) | $f$ | 2 | LEOUT/GENERATE | 28 | 0 | ns |
| DATA0-31 ${ }^{(4,6)}$ |  |  | LEDIAG | 5 | 3 | ns |

## OUTPUT ENABLE/DISABLE TIMES ${ }^{(5)}$

| From Input |  |  | To Output | Enable |  | Disable |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Enable | Disable |  | Min. | Max. | Min. | Max. |  |
| OE Byte0-3 | 2 | $f$ | DATA0-31 | 0 | 12 | 0 | 14 | ns |
| OEsc | 2 | $f$ | SC0-7 | 0 | 12 | 0 | 14 | ns |

[^6]
## IDT49C460 AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance) Temperature range: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 5 \%$ The inputs switch between 0 V to 3 V with signal measured at the 1.5 V level.
PROPAGATION DELAYS ${ }^{(1)}$

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | From Input |  | SCO-7 | DATAO-31 | ERROR | MULTERROR | Unit |
|  | DATA0-31 |  | 37 | $49^{(2)}$ | 40 | 45 | ns |
|  | CB0-7 (CODE ID $1,0=00,11$ ) |  | 22 | 46 | 26 | 31 | ns |
|  | $\mathrm{CB}_{0-7}\left(\mathrm{CODE} \mathrm{ID}_{1,0}=10\right.$ ) |  | 22 | 30 | - | - | ns |
|  | LEOUT/GENERATE | $f$ | - | 17 | 2 2 30 | 2 20 | ns |
|  |  | 2 | 29 | - | f 30 | $f$ f 30 | ns |
|  | CORRECT <br> Not Internal Control Mode |  | - | 31 | - | - | ns |
|  | DIAG MODE <br> Not Internal Control Mode |  | 23 | 35 | 27 | 33 | ns |
|  | CODE ID1,0 |  | 25 | 35 | 29 | 35 | ns |
|  | LEIN From latched to Transparent |  | 37 | 51 | 41 | 45 | ns |
|  | LEDIAG From latched to Transparent | $f$ | 21 | 38 | 26 | 30 | ns |
| Internal Control | LEdiag From latched to Transparent | $f$ | 22 | 42 | 26 | 33 | ns |
| Mode | DATA0-31 Via Diagnostic Latch | $f$ | 22 | $42^{(2)}$ | 27 | 34 | ns |

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| From Input |  | To Input (Latching Data) |  | Set-up Time Min. | Hold Time Min. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA0-31 ${ }^{(4)}$ |  | 2 | LEIN | 6 | 4 | ns |
| CB0-7 (4) |  | 2 | LEIN | 5 | 4 | ns |
| DATA0-31 ${ }^{(4,6)}$ |  | 2 | LEOUT/GENERATE | 30 | 0 | ns |
| CB0-7 (CODE ID 00, 11) ${ }^{(4,6)}$ |  | 2 | LEout/GENERATE | 20 | 0 | ns |
| CB0-7 (CODE ID 10) ${ }^{(4,6)}$ |  | 2 | LEOUT/GENERATE | 20 | 0 | ns |
| CORRECT (4,6) | $f$ | 2 | LEout/GENERATE | 16 | 0 | ns |
| DIAG MODE $(4,6)$ |  | 2 | LEOUT/GENERATE | 23 | 0 | ns |
| CODE ID $1,0{ }^{(4,6)}$ |  | 2 | LEOUT/GENERATE | 23 | 0 | ns |
| LEIN (4, 6) | $f$ | 2 | LEOUT/GENERATE | 31 | 0 | ns |
| DATA0-31 (4,6) |  |  | LEdiag | 6 | 3 | ns |

## OUTPUT ENABLE/DISABLE TIMES ${ }^{(5)}$

| From Input |  |  | To Output | Enable |  | Disable |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Enable | Disable |  | Min. | Max. | Min. | Max. |  |
| OEByteo-3 | 2 | $f$ | DATA0-31 | 0 | 15 | 0 | 17 | ns |
| $\overline{\text { OESC }}$ | 2 | $f$ | $\mathrm{SCO}_{0} 7$ | 0 | 15 | 0 | 17 | ns |

MINIMUM PULSE WIDTHS

| LEIN, LEOUT/GENERATE, LEDIAG $\Omega$ (Positive-going pulse) | Min. |  |  |
| :---: | :---: | :---: | :---: |
| NOTES: | 12 |  | ns |

## NOTES:

1. $\mathrm{Cl}=50 \mathrm{pF}$.
2. These parameters are combinational propagation delay calculations, and are not tested in production.
3. Data in or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
4. Set-up and Hold times relative to Latch Enables (Latching Data).
5. Output tests specified with $\mathrm{Cl}=5 \mathrm{pF}$ and measured to 0.5 V change of output level. Testing is performed at $\mathrm{Cl}=50 \mathrm{pF}$ and correlated to $\mathrm{Cl}=5 \mathrm{pF}$.
6. Not production tested, guaranteed by characterization.

## IDT49C460 AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance) Temperature range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$
The inputs switch between 0 V to 3 V with signal measured at the 1.5 V level.
PROPAGATION DELAYS ${ }^{(1)}$


## SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

| From Input | To Input <br> (Latching Data) |  | Set-up Time <br> Min. | Hoid Time <br> Min. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |

## OUTPUT ENABLE/DISABLE TIMES ${ }^{(5)}$

| From Input |  |  | To Output | Enable |  | Disable |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Enable | Disable |  | Min. | Max. | Min. | Max. |  |
| OEByte0-3 | 2 | $f$ | DATA0-31 | 0 | 15 | 0 | 17 | ns |
| $\overline{\text { OEsc }}$ | 2 | $f$ | SC0-7 | 0 | 15 | 0 | 17 | ns |

## MINIMUM PULSE WIDTHS

[^7]DETECT OR CORRECTION MODE (FROM GENERATE MODE)


GENERATE MODE (FROM DETECT OR CORRECTION MODE)


NOTES:
2584 drw 09

1. BOLD indicates critical parameters.
2. Valiid "DATA" and valid CBIN" are shown to occur simultaneously, since both buses are latched and opened by the "LEIN" input.

* Assumes DATA bus becomes input 4ns before LEIN goes high.


## SET-UP AND HOLD TIMES AND MENIMUM PULSE WIDTHS



## NOTES:

2584 drw 11

1. BOLD indicates critical parameters

* Enable to enable timing requirement to ensure that the last DATA word applied to "DATAIN" is made available as DATAOUT"; assumes that "DATAIN" is valid at least 4ns before "LEIN" goes high.


## INPUT/OUTPUT INTERFACE CIRCUIT



Figure 5. Input Structure (All Inputs)


Figure 6. Out put Structure

## TEST LOAD CIRCUIT

## DEFINITIONS:


$C L=$ Load capacitance: includes jig and probe capacitance
RL = Termination resistance: should be equal to Zout of the Pulse Generator
Figure 7.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |  |
| :--- | :---: | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |  |
| Input Timing Reference Levels | 1.5 V |  |
| Output Reference Levels | 1.5 V |  |
| Output Load | See Figure 7 |  |
| 2584 bl 69 |  |  |


| Test | Switch |  |  |
| :---: | :---: | :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |  |  |
| All other Outputs | Open |  |  |
| 2584 む68 |  |  |  |

## ORDERING INFORMATION

| IDT | D9C460 | $\begin{gathered} \frac{X}{\text { Speed }} \\ \end{gathered}$ |  |  | BLANK <br> B $\begin{aligned} & G \\ & \mathrm{~J} \\ & \mathrm{~F} \end{aligned}$ | Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ <br> Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) <br> Compliant to MIL-STD-883, Class B <br> Pin Grid Array <br> Plastic Leaded Chip Carrier <br> Ceramic Quad Flatpack (For Military Only) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Blank A B C D | Standard Speed <br> High-Speed <br> Very High-Speed <br> Ultra-High-Speed <br> Fastest Speed |
|  |  |  |  |  | $49 \mathrm{C460}$ | 32-Bit E. D. C. ${ }^{\text {a }}$ - ${ }^{\text {drw } 15}$ |

32-BIT FLOW-THRU
PRELIMINARY ERROR DETECTION IDT49C465 AND CORRECTION UNIT

## FEATURES

- 32-bit wide Flow-thruEDC ${ }^{T 4}$ unit
- Expandable to 64 bits
- Single-chip 64-bit Generate Mode
- Separate system and memory buses
- On-chip pipeline latch with external control
- Supports bi-directional and common I/O memories
- Corrects all single-bit errors
- Detects all double-bit errors, some multiple-bit errors
- Error Detection Time - 15ns
- Error Correction Time - 20ns
- Internal syndrome register
- Four-bit error counter and error-data register on-chip
- Parity generation and checking on system data bus
- Low power CMOS - 100 mA typical
- 144-pin PGA package
- Military product compliant to MIL-STD 883, Class B


## DESCRIPTION

The IDT49C465 is a 32 -bit, two-data bus, Flow-thruEDC unit. The chip provides single-error correction and multipleerror detection of both hard and soft memory errors. It can be expanded to 64 -bit widths by cascading 2 units, without the need for ádditional external logic. The Flow-thruEDC has been optimized for speed and simplicity of control.

The EDC unit has been designed to be used in either of two configurations in an error correcting memory system. The bi-directional configuration is most appropriate for systems using bi-directional memory buses. A second system configuration utilizes external octal buffers and is particularly well suited for systems using memory with separate I/O buses.

SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATION




## SYSTEM CONFIGURATIONS

The IDT49C465 EDC unit can be used in various configurations in an EDC system. The basic configurations are shown below.

Figure 1 illustrates a bi-directional configuration, which is most appropriate for systems using bi-directional memory buses. It is the simplest configuration to understand and use. During a correction cycle, the corrected data word can be simultaneously output on both the system bus and memory bus. Logically, no other parts are required for the correction function. During partial-word-write operations, the new byies are internally combined with the corrected old bytes for checkbit generation and writing to memory.


Figure 1. Bi-Directional Configuration

Figure 2 illustrates a separate $1 / O$ configuration. This is appropriate for systems using separate I/O memory buses. This configuration allows separate input and output memory buses to be used. Corrected data is output on the SD outputs for the system and for re-write to memory. Partial word-write bytes are combined externally for writing and checkbit generation.


Figure 2. Separate l/O Configuration

Figure 3 illustrates a third configuration which utilizes external buffers and is also well suited for systems using memory with separate $/ / O$ buses. Since data from memory does not need to pass through the part on every cycle, the EDC system may operate in "bus-watch" mode. As in the separate l/O configuration, corrected data is output on the SD outputs.


Figure 3. Bypassed Separate I/O Configuration

Figure 4 illustrates the single-chip generate-only mode for very fast 64-bit checkbit generation in systems that use separate checkbit-generate and detect-correct units. If this is not desired, 64-bit checkbit generation and correction can be done with just 2 EDC units. 64-bit correction is also straightforward, fast and requires no extra hardware for the expansion.


Figure 4. Separate Generate/Correction Units with 64-Bit Checkbit Generation

## FUNCTIONAL DESCRIPTION

The error detection/correction codes consist of a modified Hamming code; it is identical to that used on the IDT49C460.

32-BIT MODE (CODE ID $1,0=00$ )


Figure 5. 32-Bit Mode

64-BIT MODE (CODE ID $1,0=10 \& 11$ )
The expansion bus topology is shown in Figure 6. This topology allows the syndrome bits used by the correction logic to be generated simultaneously in both parts used in the expansion. During a 64-bit detection or correction operation,
"Partial-Checkbit" data and "Partial-Syndrome" data is simultaneously exchanged between the two EDC units in opposite directions on dedicated expansion buses. This results in very short 64-bit detection and correction times.


## 64-BIT GENERATE-ONLY MODE (CODE ID $1,0=01$ )

If the Identity pins CODE ID $1,0=01$, a single EDC is placed in the 64-bit "Generate-only" mode. In this mode, the lower 32 bits of the 64-bit data word enter the device on the SDo-31 inputs. This provides the device with the full 64 -bit word from
memory. The resultant generated checkbits are output on the CBOO-7outputs. The generate time is less than that resulting from using a 2 -chip cascade.

| LOWER 32 BITS (0-31) | MD0-31 CBO |  | $\xrightarrow[\text { CHECKBITS-OUT }]{ }$ |
| :---: | :---: | :---: | :---: |
| UPPER 32 BITS (32-63) | SD0-31 |  |  |
|  | EDC |  | 2552 drw 11 |

Figure 7. 64-Bit "Generate-Only" Mode (Single Chip)

## PIN DESCRIPTIONS

| Symbol | 1/0 |  | Name and Function |
| :---: | :---: | :---: | :---: |
| I/O Buses and Controls |  |  |  |
| SD0-7 SD8-15 SD16-23 SD24-31 | I/O |  | System Data Bus: Data from MD0-31 appears at these pins corrected if MODE 2-0 $=\times 11$, or uncorrected in the other modes. The $B E n$ inputs must be high and the $\overline{S O E}$ pin must be low to enable the SD output buffers during a read cycle. (Also, see diagnostic section.) <br> Separate l/O memory systems: In a write or partial-write cycle, the byte not-to-be-modified is output on $S D_{n}$ to $n+7$ for re-writing to memory, if $B E_{n}$ is high and $\overline{S O E}$ is low. The new bytes to be written to memory are input on the SDn pins, for writing checkbits to memory, if BEn is low. <br> Bi-directional memory systems: In a write or partial-write cycle, the byte not-to-be-modified is re-directed to the MD I/O pins, if BEn is high, for checkbit generation and rewriting to memory via the MD I/O pins. $\overline{S O E}$ must be high to avoid enabling the output drivers to the system bus in this mode. The new bytes to be written are input on the SDn pins for checkbit generation and writing to memory. BEn must be low to direct input data from the System Data bus to the MD I/O pins for checkbit generation and writing to the checkbit memory. |
| SLE | 1 |  | System Latch Enable: SLE is an input used to latch data at the SD inputs. The latch is transparent when SLE is high; the data is latched when SLE is low. |
| $\overline{\text { PLE }}$ | 1 |  | Plpellne Latch Enable: $\overline{\text { PLE }}$ is an input which controls a pipeline latch, which controls data to be output on the SD bus and the MD bus during byte merges. Use of this latch is optional. The latch is transparent when PLE is low; the data is latched when PLE is high. |
| $\overline{\text { SOE }}$ | 1 |  | System Output Enable: When low, enables System output drivers and Parity output drivers if corresponding Byte Enable inputs are high. |
| BE0.3 | 1 |  | Byte Enables: In systems using separate I/O memory buses, BEn is used to enable the SD and Parity outputs for byte n. The BEn pins also control the "Byte mux". When BEn is high, the corrected or uncorrected data from the Memory Data latch is directed to the MD I/O pins and used for checkbit generation for byte n . This is used in partial-word-write operations or during correction cycles. When BEn is low, the data from the System Data latch is directed to the MD I/O pins and used for checkbit generation for byte $n$. <br> BE 0 controls SD0. 7 <br> BE2 controls SD16-23 <br> $\mathrm{BE}_{1}$ controls SD8-15 <br> BE3 controls SD24-31 |
| MD0-31 | I/O |  | Memory Data Bus: These I/O pins accept a 32 -bit data word from main memory for error detection and/ or correction. They also output corrected old data or new data to be written to main memory when the EDC unit is used in a bi-directional configuration. |
| MLE | 1 |  | Memory Latch Enable: MLE is used to latch data from the MD inputs and checkbits from the CBI inputs. The latch is transparent when MLE is high; data is latched when MLE is low. When identified as the upper slice in a 64-bit cascade, the checkbit latch is bypassed. |
| $\overline{\text { MOE }}$ | 1 |  |  |
| P0-3 | 1/0 |  | Parity I/O: The parity I/O pins for Bytes 0 to 3 . These pins output the parity of their respective bytes when that byte is being output on the SD bus. These pins also serve as parity inputs and are used in generating the Parity ERRor ( $\overline{\mathrm{PERR}}$ ) signal under certain conditions (see Byte Enable definition). The parity is odd or even depending on the state of the Parity SELect pin (PSEL). |
| PSEL | 1 |  | Parity SELect: If the Parity SELect pin is low, the parity is even. |
| Inputs |  |  |  |
| CBl0-7 | 1 |  | CheckBits-In (00) CheckBits-ln-1 (10) Partial-Syndrome-In (11): <br> In a single EDC system or in the lower slice of a cascaded EDC system, these inputs accept the checkbits from the checkbit memory. In the upper slice in a cascaded EDC system, these inputs accept the "PartialSyndrome" from the lower slice (Detect/Correct path). |
| PCBI0.7 | 1 |  | Partial-CheckBits-In (10) <br> Partial-CheckBits-In (11): <br> In a single EDC system, these inputs are unused but should not be allowed to float. In a cascaded EDC system, the "Partial-Checkbits" used by the lower slice are accepted by these inputs (Correction path only). In the upper slice of a cascaded EDC system, "Partial-Checkbits" generated by the lower slice are accepted by these inputs (Generate path). |
| CODE ID1,0 | 1 |  | CODE IDentity: Inputs which identify the slice position/functional mode of the IDT49C465. <br> (00) Single 32-bit EDC unit <br> (10) Lower slice of a 64-bit cascade <br> (01) 64-bit "Checkbit-generate-only" unit <br> (11) Upper slice of a 64-bit cascade |

PIN DESCRIPTIONS (Con't.)

| Symbol | I/O |  | Name and Function |
| :---: | :---: | :---: | :---: |
| Inputs (Con't.) |  |  |  |
| MODE ${ }^{-0}$ | 1 | (x11) <br> (x10) <br> (000) <br> (x01) <br> (100) | MODE select: Selects one of four operating modes. <br> "Normal" Mode: Normal EDC operation (Flow-thru correction and generation). <br> "Generate-Detect" Mode: In this mode, error correction is disabled. Error generation and detection are normal. <br> "Error-Data-Output" Mode: Allows the uncorrected data captured from an error event by the Error-Data Register to be read by the system for diagnostic purposes. The Error-Data Register is cleared by toggling $\overline{C L E A R}$ low. The Syndrome Register and Error-Data Register record the syndrome and uncorrected data from the first error that occurs after they are reset by the CLEAR pin. The Syndrome Register and ErrorData Register are updated when there is a positive edge on SYNCLK, an error condition is indicated (ERROR = low), and the Error Counter indicates zero. <br> All-Zero-Data Source: In Error-Data-Output Mode, clearing the Error-Data Register provides a source of all-zero-data for hardware initialization of memory, if this desired. <br> Diagnostic-Output Mode: In this mode, the contents of the Syndrome Register, Error Counter and ErrorType Register are output on the SD bus. This allows the syndrome bytes for an indicated error to be read by the system for error-logging purposes. The Syndrome Register and the Error-Data Register are updated when there is a positive edge on SYNCLK, an error condition is indicated and the Error Counter indicates zero errors. Thus, the Syndrome Register saves the syndrome that was present when the first error occurred after the Error Counter was cleared. The Syndrome Register and the Error Counter are cleared by toggling $\overline{C L E A R}$ low. The Error Counter lets the system tell if more than one error has occurred since the last time the Syndrome Register or Error-Data Register was read. <br> Checkbit-Injection Mode: In the "Checkbit-Injection" Mode, diagnostic checkbits may be input on System Data Bus bits 0-7 (see Diagnostic Features - Detailed Description). |
| CLEAR | 1 |  | CLEAR: When the CLEAR pin is taken low, the Error-Data Register, the Syndrome Register, the Error Counter and the Error-Type Register are cleared. |
| SYNCLK | 1 |  | SYNdrome CLocK: If ERROR is low, and the Error Counter indicates zero errors, syndrome bits are clocked into the Syndrome Register and data from the outputs of the Memory Data input latch are clocked into the Error-Data Register on the low-to-high edge of SYNCLK. If ERROR is low, the Error Counter will increment on the low-to-high edge of SYNCLK, unless the Error Counter indicates fifteen errors. |
| SCLKEN | 1 |  | SynCLK ENable: The SCLKEN enables the SYNCLK signal. SYNCLK is ignored if SCLKEN is high. |
| Outputs and Enables |  |  |  |
| CBO0-7 | 0 |  | CheckBits-Out (00, 01) Partial-CheckBits-Out (10) Checkbits-Out (11): <br> In a single EDC system, the checkbits are output to the checkbit memory on these outputs. In the lower slice in a cascaded EDC system, the "Partial-checkbits" used by the upper slice are output by these outputs (Generate path only). In the upper slice in a cascade, the "Final-Checkbits" appear at these outputs (Generate path only). |
| $\overline{\text { CBOE }}$ | 1 |  | CheckBits Out Enable: Enables CheckBit Output drivers when low. |
| SYOO-7 | 0 |  | SYndrome-Out (00) Partial-SYndrome-Out (10) Partial-Checkbits-Out (11): <br> In a 32-bit EDC system, the syndrome bits are output on these pins. In the lower slice in a 64-bit cascaded system, the "Partial-Syndrome" bits appear at these outputs (Detect/ Correct path). In the upper slice in a cascaded EDC system, the "Partial-Checkbits" appear at these outputs (Correct path only). In a 64-bit cascaded system, the "Final-Syndrome" may be accessed in the "Diagnostic-Output" Mode from either the lower or the upper slice since the final syndrome is contained in both. |
| $\overline{\text { ERR }}$ | 0 |  | ERROR: When in "Normal" and "Detect only" modes, a low on this pin indicates that one or more errors have been detected. ERR is not gated or latched internally. |
| $\overline{\text { MERR }}$ | 0 0 |  | Multiple ERRor: When in "Normal" and "Detect only" modes, a low on this pin indicates that two or more errors have been detected. $\overline{\text { MERR }}$ is not gated or latched internally. <br> Parity ERRor: A low on this pin indicates a parity error which has resulted from the active bytes defined by the 4 Byte Enable pins. Parity ERRor ( $\overline{\text { PERR }})$ is not gated or latched internally (see Byte Enable definition). |
| Power Supply Pins |  |  |  |
| $\begin{aligned} & \text { Vcc 1-10 }^{\text {GND } 1-12} \end{aligned}$ | P $P$ |  | +5 Volts Ground |

## DIAGNOSTIC DATA FORMAT (SYSTEM BUS)

| Latched Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Data Out (Unlatched) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Error Type |  | Re served | Error Counter |  |  |  | Syndrome bits |  |  |  |  |  |  |  | Partial Checkbits |  |  |  |  |  |  |  | Checkbits |  |  |  |  |  |  |  |
| Byte 3 |  |  |  |  |  |  | Byte 2 |  |  |  |  |  |  |  | Byte 1 |  |  |  |  |  |  |  | Byte 0 |  |  |  |  |  |  |  |
| S | M | - - | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 31 |  | 28 |  |  |  | 24 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 8 | 7 |  |  |  |  |  |  | 0 |

2552 dm 12
DIAGNOSTIC FEATURES - DETAILED DESCRIPTION

| Mode 2-0 |  |
| :---: | :---: |
| $\times 11$ $\times 10$ | "NORMAL" Mode <br> In this mode, operation is "Normal" or non-diagnostic. <br> "GENERATE-DETECT" Mode <br> When the EDC unit is in the "Generate-Detect" Mode, data is not corrected or altered by the error correction network. <br> (Also referred to as the "Detect-only" Mode.) |
| 000 | "ERROR-DATA-OUTPUT" Mode <br> In this mode, the 32-bit data from the Error-Data Register is output on the SD bus. <br> Error Data Register: The uncorrected data from the Memory Data bus input latch is stored in the Error-Data Register if the error counter contents indicates " 0 " and there is a positive transition on the SYNCLK input when the ERROR signal is low. Thus, the Error-Data Register contains memory data corresponding to the first error to occur since the register was cleared. This register is cleared by pulling the $\overline{C L E A R}$ input low. The register is read via the System Data bus by entering the "Error-Data-Output" Mode and enabling the System Data bus output drivers. <br> All-Zero-Data: The Error-Data Register can be used as an "all-zero-data" data source for memory initialization in systems where the initialization process is to be done entirely by hardware. |
| $\times 01$ | "DIAGNOSTIC-OUTPUT" Mode <br> In this mode, data from the diagnostic registers, the PCBI bus and the CBI bus is output on the SD bus. <br> Direct Checkbit Readback: Internal data paths allow both the "Partial-CheckBit-Input" bus and the data in the "CheckBitInput" latch to be read directly by the system bus for diagnostic purposes. Both the Checkbit Input Bus and the Partial Checkbit Input Bus are read via the System Databus by entering the "Diagnostic-Output" Mode and enabling the System Data bus output drivers. The checkbits are output on System Data bus bits 0-7; the Partial Checkbits are output on bits 8-15. <br> Syndrome Register: After an error has been detected, the syndrome bits generated are clocked into the internal Syndrome Register if the error counter contents indicates "0" and there is a positive transition on the SYNCLK input when the ERROR signal is low. This register is cleared by pulling the CLEAR input low. The register is read via the System Data bus by entering the "Diagnostic-Output" Mode and enabling the System Data bus outputs. This data is output on SD bits 16-23. <br> Error Counter: The 4-bit on-board error counter is incremented if the error counter contents do not indicate FFHEX, which corresponds to a count of 15 , and there is a positive transition on the SYNCLK input when the ERROR signal is low. This counter is cleared by pulling the CLEAR input low. The counter is read via the System Data bus by entering the "Diagnostic-Output" Mode and enabling the System Data bus output drivers. This data is output on System Data bus bits 24-27. <br> Test Register: These 2 bits are reserved for factory diagnostics only and must not be used by system software. This data is output on System Data bus bits 28-29. <br> Error-Type Register: The Error-Type Register, clocked by the SYNCLK input, saves 2 bits which indicate whether a recorded error was a single or a multiple-bit error. This register holds only the first error type to occur after the last Clear operation. This data is output on System Data bus bits 30-31. |
| 100 | Direct Read-Path Checkbit Injection: In the "Checkbit-Injection" Mode, bits $0-7$ of the System Data input latch are presented to the inputs of the Checkbit Input latch. If MLE is strobed, the checkbit latch will be loaded with this value in place of the checkbits from memory. By inserting various checkbit values, operation of the correction function of the EDC can be verified "on-board". Except for the "Checkbit-Injection"function, operation in this mode is identical to "Normal" Mode operation. |

2552 tbl 03

## OPERATING MODE CHARTS

## SLICE IDENTIFICATION

| CODE ID 1 | CODE ID 0 | Slice Definition |
| :---: | :---: | :--- |
| 0 | 0 | 32-bit Flow-Thru EDC |
| 0 | 1 | 64-bit GENERATE Only EDC |
| 1 | 0 | 64-bit EDC- Lower 32 bits (0-31) |
| 1 | 1 | 64-bit EDC- Upper 32 bits (32-63) |

## SLICE POSITION CONTROL

|  |  |  |  |  |  | Checkbit Buses |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { CODE } \\ \text { ID } \end{gathered}$ | Slice Position/ Functional Operation <br> Width $=$ | SOE | SD Bus | MOE | MD Bus | PCBI <br> Bus | CBI <br> Bus | $\begin{aligned} & \text { CBO } \\ & \text { Bus } \end{aligned}$ | $\begin{aligned} & \text { SYo } \\ & \text { Bus } \end{aligned}$ | $\begin{gathered} \text { P } \\ \text { Bus } \end{gathered}$ | PERR |
| 10 |  |  | 32 |  | 32 | 8 | 8 | 8 | 8 | 4 | 1 |
| 00 | Single 32-bit EDC unit <br> Generate ${ }^{(1)}$ <br> Detect/Correct ${ }^{(2)}$ | $\begin{aligned} & 1 \\ & 0 \\ & \hline \end{aligned}$ | Sys. 0-31 <br> Pipe. latch | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { Sys. Byte Mux } \\ \text { MD 0-31 } \\ \hline \end{gathered}$ | - | $\overline{\mathrm{CBs}} \text { in }$ | CBs out | Syn. out | $\begin{gathered} P \text { in } \\ P \text { out } \end{gathered}$ | active |
| 01 | "64-bit Generate-only" | 1 | Sys. 32-63 | 1 | Sys. 0-31 | - | - | CBs out | - | - | - |
| 10 | Lower word, 64-bit bus Generate ${ }^{(1)}$ Detect/Correct ${ }^{(2)}$ | $\begin{array}{r} 1 \\ 0 \\ \hline \end{array}$ | $\begin{aligned} & \text { Sys. 0-31 } \\ & \text { Pipe. latch } \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \text { MD } 0-31 \\ & \text { MD } 0-31 \end{aligned}$ | U-SYOout | $\overline{\mathrm{CBs}} \text { in }$ | PCBs out | Par.Synd | $\begin{gathered} P \text { in } \\ P \text { out } \\ \hline \end{gathered}$ | active |
| 11 | Upper word, 64-bit bus Generate ${ }^{(1)}$ Detect/Correct ${ }^{(2)}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\left\lvert\, \begin{aligned} & \text { Sys. 32-63 } \\ & \text { Pipe. latch } \end{aligned}\right.$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \text { MD 32-63 } \\ & \text { MD 32-63 } \end{aligned}$ | L-CBOout | L-SYOout | F.CBs out | Par.Cbits | $\begin{aligned} & P \text { in } \\ & P \text { out } \end{aligned}$ | active |

NOTES:

1. Checkbits generated from the data in the SD Latch
2. Corrected data residing in the Pipeline Latch.

## FUNCTIONAL MODE CONTROL

|  |  |  |  |  |  |  |  | Checkbit Buses |  |  |  | $\underset{\text { Bus }}{P}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | OD |  | Functional Mode of SD Bus | SOE | SD Bus | MOE | MD Bus | PCBI <br> Bus | CBI Bus | $\begin{aligned} & \text { CBO } \\ & \text { Bus } \end{aligned}$ | $\begin{aligned} & \text { SYo } \\ & \text { Bus } \end{aligned}$ |  | PERR |
| 2 | 1 | 0 | Width $=$ |  | 32 |  | 32 | 8 | 8 | 8 | 8 | 4 | 1 |
| x | 1 | 1 | "Normal" Generate Correct | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | CPU Data Pipe. latch | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Pipe. latch RAM Data | $-$ | $\overline{C B} \text { in }$ | CB out - | - | $\begin{gathered} \mathrm{P} \text { in } \\ \mathrm{P} \text { out } \end{gathered}$ | active |
| x | 1 | 0 | "Generate-Detect" Generate Detect | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | CPU Data Pipe. latch | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Pipe. latch RAM Data | $\bar{Z}$ | $\overline{C B} \text { in }$ | CB out 一 | - | $\begin{aligned} & P \text { in } \\ & P \text { out } \end{aligned}$ | active <br> - |
| 0 | 0 | 0 | "Error-Data-Output" | 0 | Err. D. latch | - | - | - | - | - | - | - | - |
| x | 0 | 1 | "Diagnostic-Output" | 0 | CBin latch PCBlin bus Syn. register Err. counter Er. type reg. | - | - | PCBI in | CB in | - | - | - | - |
| 1 | 0 | 0 | "Checkbit-Injection" <br> Generate Inject Checkbits Correct | $\begin{aligned} & 1 \\ & 1 \\ & 0 \end{aligned}$ | SDin latch SD0-7 in Pipe. latch | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | Pipe. latch Pipe. latch RAM Data | - | $\overline{\overline{C B} \text { in }}$ | CB out | - | $\begin{gathered} \mathrm{P} \text { in } \\ - \\ \mathrm{P} \text { out } \end{gathered}$ | active |

## PRIMARY DATA PATH vs. MEMORY CONFIGURATION

SEPARATE I/O MEMORIES:


COMMON I/O MEMORIES:

1. Checkbit Generation Write New Word to Memory



2552 drw 13

## PARTIAL-WORD-WRITE OPERATIONS

FOR COMMON I/O MEMORIES:


In order to perform a partial-word-write operation, the complete word in question must be read from memory. This must be done in order to correct any error which may have occurred in the old word. Once the complete, corrected word is available, with all the bytes verified, the new word may be assembled in the byte mux and the new checkbits generated.

The example shown above illustrates the case of combining 3 bytes from an old word with a new lower order byte to form a new word. The new word, along with the new checkbits, may now be written to memory.

In the separate I/O memory configuration, the situation is similar except that the new word is output on the SD Bus instead of the MD Bus (refer to previous page).

## 32-BIT DATA WORD CONFIGURATION

A single IDT49C465 EDC unit, connected as shown below, provides all the logic needed for single-bit error correction, and double-bit error detection, of a 32 -bit data field. The identification code (00) indicates 7 checkbits are required. The CBI7 pin should be tied high.

The 39-bit data format for four bytes of data and 7 checkbits is indicated below.

Syndrome bits are generated by an exclusive-OR of the generated checkbits with the checkbits read from memory. For example, Sn is the XOR of checkbits from those read with those generated. During Data Correction, the syndrome bits are used to complement (correct) single-bit errors in the data bits.

## 32-BIT DATA FORMAT



## 32-BIT HARDWARE CONFIGURATION



## 64-BIT DATA WORD CONFIGURATION

Two IDT49C465 EDC units, connected as shown below, provide all the logic needed for single-bit error correction, and double-bit error detection, of a 64 -bit data field. The "Slice Identification" Table gives the CODE ID1,0 values needed for distinguishing the upper 32 bits from the lower 32 bits. Final generated checkbits, ERROR and MULTIPLE ERROR signals come from the upper slice, the IC with CODE ID1, $0=11$. Control signals not shown are connected to both units in parallel.

Data-In bits 0 through 31 are connected to the same numbered inputs of the EDC with CODE $1 D 1,0=10$, while Data-In bits 32 through 63 are connected to data inputs 0 to 31 , respectively, for the EDC unit with CODE $1 D 1,0=11$.

The 72 -bit data format of data and checkbits is indicated below.

Correction of single-bit errors in the 64-bit configuration requires a simultaneous exchange of partial checkbits and partial syndrome bits between the upper and lower units.

Syndrome bits are generated by an exclusive-OR of the generated checkbits with the checkbits read from memory. For example, Sn is the XOR of checkbits read and checkbits generated. During data correction, the syndrome bits are used to complement (correct) single-bit errors in the data bits. For double or multiple-bit error detection, the data available as output by the Pipeline Latch is not defined.

Critical AC performance data is provided in the Table "Key AC Calculations", which illustrates the delays that are critical to 64 -bit cascaded performance. As indicated, a summation of propagation delays is required when cascading these units.

## 64-BIT DATA FORMAT



CHECKBITS


2552 drw 17

## 64-BIT HARDWARE CONFIGURATION



## DEFINITIONS OF TERMS:

Do - D31 $=$ System Data and/or Memory Data Inputs CBI0-CB17 $=$ Checkbit Inputs
PCBIo - PCBI7 $=$ Partial Checkbit Inputs FSo - FS7 = Final Internal Syndrome bits

## FUNCTIONAL EQUATIONS:

The equations below describe the terms used in the IDT49C465 to determine the values of the partial checkbits, checkbits, partial syndromes and final internal syndromes.
NOTE: All " $\Theta$ " symbols below represent the "EXCLUSIVEOR" function.
$\mathrm{PA}=\mathrm{D} 0 \oplus \mathrm{D}_{1} \oplus \mathrm{D} 2 \oplus \mathrm{D}_{4} \oplus \mathrm{D} 6 \oplus \mathrm{D} 8 \oplus \mathrm{D}_{10} \oplus \mathrm{D} 12 \oplus \mathrm{D} 16 \oplus \mathrm{D} 17$ $\oplus \mathrm{D} 18 \oplus \mathrm{D} 20 \oplus \mathrm{D} 22 \oplus \mathrm{D} 24 \oplus \mathrm{D} 26 \oplus \mathrm{D} 28$
$\mathrm{PB}=\mathrm{D} 0 \oplus \mathrm{D} 3 \oplus \mathrm{D}_{4} \oplus \mathrm{D} 7 \oplus \mathrm{D} 9 \oplus \mathrm{D} 10 \oplus \mathrm{D} 13 \oplus \mathrm{D} 15 \oplus \mathrm{D} 16 \oplus \mathrm{D} 19$ $\oplus \mathrm{D} 20 \oplus \mathrm{D} 23 \oplus \mathrm{D} 25 \oplus \mathrm{D} 26 \oplus \mathrm{D} 29 \oplus \mathrm{D} 31$
$\mathrm{PC}=\mathrm{D} 0 \oplus \mathrm{D} 1 \oplus \mathrm{D} 5 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 11 \oplus \mathrm{D} 12 \oplus \mathrm{D} 13 \oplus \mathrm{D} 16 \oplus \mathrm{D} 17$ $\oplus \mathrm{D} 21 \oplus \mathrm{D} 22 \oplus \mathrm{D} 23 \oplus \mathrm{D} 27 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29$
$\mathrm{PD}=\mathrm{D} 2 \oplus \mathrm{D} 3 \oplus \mathrm{D} 4 \oplus \mathrm{D} 5 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 14 \oplus \mathrm{D} 15 \oplus \mathrm{D} 18 \oplus \mathrm{D} 19$ $\oplus \mathrm{D}_{20} \oplus \mathrm{D} 21 \oplus \mathrm{D} 22 \oplus \mathrm{D} 23 \oplus \mathrm{D} 30 \oplus \mathrm{D}_{31}$
$\mathrm{PE}=\mathrm{D} 8 \oplus \mathrm{D} 9 \oplus \mathrm{D} 10 \oplus \mathrm{D} 11 \oplus \mathrm{D} 12 \oplus \mathrm{D} 13 \oplus \mathrm{D} 14 \oplus \mathrm{D} 15 \oplus \mathrm{D} 24$ $\oplus \mathrm{D} 25 \oplus \mathrm{D} 26 \oplus \mathrm{D} 27 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29 \oplus \mathrm{D} 30 \oplus \mathrm{D} 31$
$\mathrm{PF}=\mathrm{D} 0 \oplus \mathrm{D}_{1} \oplus \mathrm{D} 2 \oplus \mathrm{D}_{3} \oplus \mathrm{D} 4 \oplus \mathrm{D} 5 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 24 \oplus \mathrm{D} 25$ $\oplus \mathrm{D} 26 \oplus \mathrm{D} 27 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29 \oplus \mathrm{D} 30 \oplus \mathrm{D} 31$
$P G=D 8 \oplus D_{9} \oplus D_{10} \oplus D_{11} \oplus D_{12} \oplus D_{13} \oplus D_{14} \oplus D_{15} \oplus D_{16}$ $\oplus \mathrm{D} 17 \oplus \mathrm{D} 18 \oplus \mathrm{D} 19 \oplus \mathrm{D} 20 \oplus \mathrm{D} 21 \oplus \mathrm{D} 22 \oplus \mathrm{D}_{23}$
$\mathrm{PH} 0=\mathrm{D} 0 \oplus \mathrm{D} 4 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 8 \oplus \mathrm{D} 9 \oplus \mathrm{D} 11 \oplus \mathrm{D} 14 \oplus \mathrm{D} 17 \oplus \mathrm{D} 18$ $\oplus \mathrm{D} 19 \oplus \mathrm{D} 21 \oplus \mathrm{D} 26 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29 \oplus \mathrm{D} 31$
$\mathrm{PH} 1=\mathrm{D}_{1} \oplus \mathrm{D}_{2} \oplus \mathrm{D}_{3} \oplus \mathrm{D}_{5} \oplus \mathrm{D} 8 \oplus \mathrm{D}_{9} \oplus \mathrm{D}_{11} \oplus \mathrm{D}_{14} \oplus \mathrm{D}_{17} \oplus \mathrm{D}_{18}$ $\oplus \mathrm{D} 19 \oplus \mathrm{D} 21 \oplus \mathrm{D} 24 \oplus \mathrm{D} 25 \oplus \mathrm{D} 27 \oplus \mathrm{D} 30$
$\mathrm{PH} 2=\mathrm{D} 0 \oplus \mathrm{D} 4 \oplus \mathrm{D} 6 \oplus \mathrm{D} 7 \oplus \mathrm{D} 10 \oplus \mathrm{D} 12 \oplus \mathrm{D} 13 \oplus \mathrm{D} 15 \oplus \mathrm{D} 16 \oplus$ $\mathrm{D} 20 \oplus \mathrm{D} 22 \oplus \mathrm{D} 23 \oplus \mathrm{D} 26 \oplus \mathrm{D} 28 \oplus \mathrm{D} 29 \oplus \mathrm{D} 31$

## CMOS TESTING CONSIDERATIONS

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic test environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results:

1) All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
2) Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as close as possible to the DUT power pins.
3) Device grounding is extremely critical for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the performance board to the DUT interface board and wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.
4) To guarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for testing and hardware-induced noise, IDT recommends using VIL $\leq 0 V$ and $\mathrm{VIH} \geq 3 \mathrm{~V}$ for AC tests.

## DETAILED DESCRIPTION - CHECKBIT AND SYNDROME GENERATION vs. CODE ID

## LOGIC EQUATIONS FOR THE CBO OUTPUTS

| Checkbit Generation | CODE ID 1,0 |  |  |
| :---: | :---: | :---: | :---: |
|  | 00 | 10 | 11 |
|  | Final Chkbits | Partial Checkbits | Final Checkbits |
| CBOo | PHo | PH1 | $\mathrm{PH} 2 \oplus \mathrm{PCBl} 0$ |
| CBO1 | PA | PA | $\mathrm{PA} \oplus \mathrm{PCBl} 1$ |
| $\mathrm{CBO}_{2}$ | $\overline{\mathrm{PB}}$ | $\overline{\mathrm{PB}}$ | $\mathrm{PB} \oplus \mathrm{PCBl}{ }_{2}$ |
| $\mathrm{CBO}_{3}$ | $\overline{\mathrm{PC}}$ | $\overline{\mathrm{PC}}$ | $\mathrm{PC} \oplus \mathrm{PCBl} 3$ |
| $\mathrm{CBO}_{4}$ | PD | PD | $\mathrm{PD} \oplus \mathrm{PCBl}{ }_{4}$ |
| $\mathrm{CBO}_{5}$ | PE | PE | $\mathrm{PE} \oplus \mathrm{PCBl} 5$ |
| CBO6 | PF | PF | PF $\oplus$ PCBl 6 |
| CBO 7 | - | PF | $\mathrm{PG} \oplus \mathrm{PCBl} 7$ |

LOGIC EQUATIONS FOR THE SYO OUTPUTS

| Checkbil/ <br> Syndrome <br> Generation | CODE ID 1,0 |  |  |
| :---: | :---: | :---: | :---: |
|  | 00 | 10 | 11 |
|  | Final Syndrome | Partial Syndrome | Partial Checkbits |
| SYOO | $\mathrm{PHO} \oplus \mathrm{CBlO}$ | $\mathrm{PH} 1 \oplus \mathrm{CBI} 0$ | PH2 |
| SYO1 | $\mathrm{PA} \oplus \mathrm{CBl} 1$ | $\mathrm{PA} \oplus \mathrm{CBl} 1$ | PA |
| SYO2 | $\overline{\mathrm{PB}} \oplus \mathrm{CBI} 2$ | $\overline{\mathrm{PB}} \oplus \mathrm{CBI} 2$ | PB |
| SYO3 | $\overline{\mathrm{PC}} \oplus \mathrm{CBI} 3$ | $\overline{\mathrm{PC}} \oplus \mathrm{CBI} 3$ | PC |
| SYO4 | $\mathrm{PD} \oplus \mathrm{CBI} 4$ | $\mathrm{PD} \oplus \mathrm{CBI} 4$ | PD |
| SYO5 | $\mathrm{PE} \oplus \mathrm{CBI} 5$ | $\mathrm{PE} \oplus \mathrm{CBI} 5$ | PE |
| SYO6 | $\mathrm{PF} \oplus \mathrm{CBl} 6$ | $\mathrm{PF} \oplus \mathrm{CBI} 6$ | PF |
| SYO7 | - | $\mathrm{PF} \oplus \mathrm{CBI} 7$ | PG |

## LOGIC EQUATIONS FOR THE FINAL SYNDROME (FSn)

| Final <br> Syndrome Generation | CODE ID 1,0 |  |
| :---: | :---: | :---: |
|  | 00 | 10, 11 |
|  | Final Syndrome | Final Internal Syndrome |
| FSo | PHo $\oplus$ CBlo | $\mathrm{PH}_{1}(\mathrm{~L}) \oplus \mathrm{PH}_{2}(\mathrm{U}) \oplus$ CBlo |
| FS1 | $\mathrm{PA} \oplus \mathrm{CBl}_{1}$ | $\mathrm{PA}(\mathrm{L}) \oplus \mathrm{PA}(\mathrm{U}) \oplus \mathrm{CB} 1_{1}$ |
| FS2 | $\overline{\mathrm{PB}} \oplus \mathrm{CBl} 2$ | $\mathrm{PB}(\mathrm{L}) \oplus \mathrm{PB}(\mathrm{U}) \oplus \mathrm{CBl2}$ |
| $\mathrm{FS}_{3}$ | $\overline{\mathrm{PC}} \oplus \mathrm{CBI}_{3}$ | $P C(L) \oplus P C(U) \oplus C B 13$ |
| FS4 | $\mathrm{PD} \oplus \mathrm{CBI}_{4}$ | $P D(L) \oplus P D(U) \oplus C B / 4$ |
| FS5 | $\mathrm{PE} \oplus \mathrm{CBl}_{5}$ | $\mathrm{PE}(\mathrm{L}) \oplus \mathrm{PE}(\mathrm{U}) \oplus \mathrm{CBl}_{5}$ |
| FS6 | $\mathrm{PF} \oplus \mathrm{CBl}_{6}$ | $P F(L) \oplus P F(U) \oplus$ CBl 6 |
| FS7 | - | PF $(\mathrm{L}) \oplus \mathrm{PG}(\mathrm{U}) \oplus \mathrm{CBl} 7$ |

32-BIT SYNDROME DECODE TO BIT-IN-ERROR ${ }^{(1)}$


NOTES:
2552 tol 12

1. The table indicates the decoding of the seven syndrome bits to identify the bit-in-error for a single-bit error, or whether a double or triple-bit error was detected. The all-zero case indicates no error detected.

* $=$ No errors detected
\# = The number of the single bit-in-error
T = Two errors detected
$M=$ Three or more errors detected


## DETAILED DESCRIPTION - 32-BIT CONFIGURATION

32-bit MOdified hamming Code - CHECKbit encoding Chart ${ }^{(1)}$

| Generated Checkbits | Parity | Participating Data Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| CBO | Even (XOR) | x |  |  |  | x |  | x | $\times$ | x | x |  | x |  |  | x |  |
| CB1 | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| CB2 | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | x |
| CB3 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| CB4 | Even (XOR) |  |  | X | X | X | x | X | X |  |  |  |  |  |  | X | $x$ |
| CB5 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| CB6 | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |

2552 bl 10

| Generated Checkbits | Parity | Participating Data Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| CBO | Even (XOR) |  | X | X | X |  | X |  |  |  |  | X |  | X | $\times$ |  | X |
| CB1 | Even (XOR) | $x$ | X | X |  | x |  | X |  | X |  | X |  | X |  |  |  |
| CB2 | Odd (XNOR) | X |  |  | X | X |  |  | x |  | X | X |  |  | $x$ |  | $\times$ |
| CB3 | Odd (XNOR) | X | X |  |  |  | X | $x$ | x |  |  |  | X | X | X |  |  |
| CB4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | $x$ |
| CB5 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | x | X | $x$ | X | X | X |
| CB6 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |

NOTE:
2552 bl 11

1. The table indicates the data bits participating in the checkbit generation. For example, checkbit CO is the Exclusive-OR function of the 16 data input bits marked with an $X$.

## DETAILED DESCRIPTION - 64-BIT CONFIGURATION

64-BIT MODIFIED HAMMING CODE - CHECKBIT ENCODING CHART(1, 2)

| Generated Checkbits | Parity | Participating Data Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| CB0 | Even (XOR) |  | X | X | X |  | X |  |  | X | X |  | X |  |  | X |  |
| CB1 | Even (XOR) | X | X | X |  | $X$ |  | X |  | X |  | X |  | X |  |  |  |
| CB2 | Odd (XNOR) | $x$ |  |  | X | X |  |  | X |  |  | X |  |  | X |  | X |
| CB3 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| CB4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| CB5 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| CB6 | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |
| CB7 | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |


| Generated |  | Participating Data Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Checkbits | Parity | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| CBO | Even (XOR) |  | X | X | X |  | X |  |  | X | X |  | X |  |  | X |  |
| CB1 | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| CB2 | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| CB3 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| CB4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| CB5 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| CB6 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| CB7 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |


| Generated Checkbits | Parity | Participating Data Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
| CBO | Even (XOR) | X |  |  |  | X |  | X | X |  |  | X |  | X | X |  | X |
| CB1 | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| CB2 | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| CB3 | Odd (XNOR) | X | X |  |  |  | $x$ | X | X |  |  |  | X | X | X |  |  |
| CB4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | $x$ |
| CB5 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| CB6 | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |
| CB7 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |


| Generated Checkbits | Parity | Participating Data Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 |
| CB0 | Even (XOR) | X |  |  |  | X |  | X | X |  |  | X |  | X | X |  | X |
| CB1 | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| CB2 | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| CB3 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| CB4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | X |
| CB5 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| CB6 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |
| CB7 | Even (XOR) | X | X | X | X | X | X | X | X |  |  |  |  |  |  |  |  |

## NOTES:

1. The table indicates the data bits participating in the checkbit generation. For example, checkbit $C 0$ is the Exclusive-OR function of the 32 data input bits marked with an $X$
2. The checkbit is generated as either an XOR or an XNOR of the 32 data bits noted by an " $X$ " in the table.

## DETAILED DESCRIPTION - 64-BIT CONFIGURATION (Con't.)

## 32-BIT SYNDROME DECODE TO BIT-IN-ERROR ${ }^{(1)}$

|  |  |  |  |  | HEX | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  |  | S6 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
|  |  | Synd | ome |  | S5 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
|  |  | Bi |  |  | S4 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| HEX | S3 | S2 | S1 | S0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 |  | * | C4 | C5 | T | C6 | T | T | 62 | C7 | T | T | 46 | T | M | M | T |
| 1 | 0 | 0 | 0 | 1 |  | C0 | T | T | 14 | T | M | M | T | T | M | M | T | M | T | T | 30 |
| 2 | 0 | 0 | 1 | 0 |  | C1 | T | T | M | T | 34 | 56 | T | T | 50 | 40 | T | M | T | T | M |
| 3 | 0 | 0 | 1 | 1 |  | T | 18 | 8 | T | M | T | T | M | M | T | T | M | T | 2 | 24 | T |
| 4 | 0 | 1 | 0 | 0 |  | C2 | T | T | 15 | T | 35 | 57 | T | T | 51 | 41 | T | M | T | T | 31 |
| 5 | 0 | 1 | 0 | 1 |  | T | 19 | 9 | T | M | T | T | 63 | M | T | T | 47 | T | 3 | 25 | T |
| 6 | 0 | 1 | 1 | 0 |  | T | 20 | 10 | T | M | T | T | M | M | T | T | M | T | 4 | 26 | T |
| 7 | 0 | 1 | 1 | 1 |  | M | T | T | M | T | 36 | 58 | T | T | 52 | 42 | T | M | T | T | M |
| 8 | 1 | 0 | 0 | 0 |  | C3 | T | T | M | T | 37 | 59 | T | T | 53 | 43 | T | M | T | T | M |
| 9 | 1 | 0 | 0 | 1 |  | T | 21 | 11 | T | M | T | $T$ | M | M | T | T | M | T | 5 | 27 | T |
| A | 1 | 0 | 1 | 0 |  | T | 22 | 12 | T | 33 | T | T | M | 49 | T | T | M | T | 6 | 28 | T |
| B | 1 | 0 | 1 | 1 |  | 17 | T | T | M | T | 38 | 60 | T | T | 54 | 44 | T | 1 | T | T | M |
| C | 1 | 1 | 0 | 0 |  | T | 23 | 13 | T | M | T | T | M | M | T | T | M | T | 7 | 29 | T |
| D | 1 | 1 | 0 | 1 |  | M | T | T | M | T | 39 | 61 | T | T | 55 | 45 | T | M | T | T | M |
| E | 1 | 1 | 1 | 0 |  | 16 | T | T | M | T | M | M | T | T | M | M | T | 0 | T | T | M |
| F | 1 | 1 | 1 | 1 |  | T | M | M | T | 32 | T | T | M | 48 | T | T | M | T | M | M | T |

NOTES:

1. The table indicates the decoding of the seven syndrome bits to identify the bit-in-error for a single-bit error, or whether a double or triple-bit error was detected. The all-zero case indicates no error detected.

* = No errors detected
\# = The number of the single bit-in-error
$\mathrm{T}=$ Two errors detected $M=$ Three or more detected

KEY AC CALCULATIONS - 64-BIT CASCADED CONFIGURATION

| Mode | 64-Bit Propagation Delay |  | Total AC Delay for IDT49C465 in 64-bit Mode <br> (L) $=$ Lower slice <br> $(\mathrm{U})=$ Upper slice |
| :---: | :---: | :---: | :---: |
|  | From | To |  |
| Generate | SD Bus | Checkbits out | $\begin{aligned} & \hline \mathrm{SD} \text { to } \mathrm{CBO}(\mathrm{~L})+\mathrm{PCBI} \text { to } \mathrm{CBO}(\mathrm{U}) \\ & \mathrm{tSC}(\mathrm{~L})+\mathrm{tPCC}(\mathrm{U}) \\ & \hline \end{aligned}$ |
| Detect | MD Bus MD Bus | $\overline{\text { ERROR }}$ for 64-bits <br> $\bar{M}$ ERROR for 64-bits | $\begin{aligned} \text { MD to } S Y O(L) & +C B I \text { to } \overline{E R R}(U) \\ t M S Y(L) & +1 C E(U) \\ M D \text { to } S Y O(L) & +C B I \text { to } \overline{M E R R} \\ t M S Y(L) & +t C M E(U) \end{aligned}$ |
| Correct | MD Bus | Corrected data out | $\begin{aligned} \text { MD to } S Y O(L) & +C B I \text { to } S D(U) \\ t M S Y(L) & +t C S(U) \\ \text { (or }) \rightarrow M D \text { to } S Y O(U) & +P C B I \text { to } S D(L) \\ t M S Y(U) & +t P C S(L) \end{aligned}$ |

## NOTE:

1. $(o r)=$ Whichever is worse.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| Vcc | Power Supply <br> Voltage | -0.5 to +7.0 | -0.5 to +7.0 | ${ }^{\circ} \mathrm{C}$ |
| VTERM | Terminal Voltage <br> with Respect <br> to Ground | -0.5 to <br> $\mathrm{Vcc}+0.5$ | -0.5 to <br> Vcc +0.5 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 30 | 30 | mA |

NOTE:
2552 tob 19

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Ratings for extended periods of time may affect reliability.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 5 | pF |
| COUT | Output <br> Capacitance | Vout $=0 \mathrm{~V}$ | 7 | pF |

NOTE: 2552 か 20

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

The following conditions apply unless otherwise specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input High Level ${ }^{(4)}$ | Guaranteed Logic High | Normal Inputs |  | 2.0 | - | - | V |
|  |  |  | Hysteresis Inputs |  | 3.0 | - | - |  |
| VIL | Input Low Level ${ }^{(4)}$ | Guaranteed Logic Low |  |  | - | - | 0.8 | V |
| IIH | Input High Current | $\mathrm{Vcc}=$ Max., $\mathrm{VIN}=\mathrm{Vcc}$ |  |  | - | - | 5.0 | $\mu \mathrm{A}$ |
| IIL | Input Low Current | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{VIN}=\mathrm{GND}$ |  |  | - | - | -5.0 | $\mu \mathrm{A}$ |
| loz | Off State (Hi-Z) | $V C C=$ Max | $\mathrm{VO}=0 \mathrm{~V}$ |  | - | - | -10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Vo}=3 \mathrm{~V}$ |  | - | - | 10 |  |
| los | Short Circuit Current | Vcc $=$ Max. ${ }^{(3)}$ |  |  | -20 | - | -100 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $1 \mathrm{OH}=-6 \mathrm{~mA}$ | COM'L. | 2.0 | - | - | V |
|  |  |  | $\mathrm{IOH}=-4 \mathrm{~mA}$ | MIL. | 2.4 | - | - |  |
| Vol | Output LOW Voltage | $\begin{aligned} & V C C=M i n . \\ & V I N=V I H \text { or } V I L \end{aligned}$ | $\mathrm{OL}=8 \mathrm{~mA}$ | COM'L. | - | - | 0.5 | V |
|  |  |  | $1 \mathrm{OL}=6 \mathrm{~mA}$ | MIL. | - | - | 0.5 |  |
| VH | Hysteresis | $\overline{\text { CLEAR, MLE, }} \overline{\text { PLE, SLE, }}$ SYNCLK, $\overline{\text { SCLKEN }}$ |  |  | - | 200 | - | mV |

## NOTES:

1. For conditions shown as min. or max., use appropriate value specified above for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient temperature and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Con't.)

The following conditions apply unless otherwise specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$
$\mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}, \mathrm{VLC}=\mathrm{Vcc}+0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{\text {(1) }}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Iccac | Quiescent Power Supply Current CMOS Input Levels | $\begin{aligned} & \text { VIN = VHC, VIL = VLC } \\ & \text { VCC = Max. All Inputs } \\ & \text { Outputs Disabled } \end{aligned}$ |  | - | - | 5 | mA |
| Iccar | Quiescent Power Supply Current TTL Input Levels | $\begin{aligned} & \text { VIH = } 3.4 \mathrm{~V}, \mathrm{VIL}=0 \mathrm{~V} \\ & \mathrm{VCC}=\text { Max. All Inputs } \\ & \text { Outputs Disabled } \end{aligned}$ |  | - | - | 160 | mA |
| ICCD1 | Dynamic Power Supply Current $f=10 \mathrm{MHz}$ | $\begin{aligned} & \text { fCP }=10 \mathrm{MHz}, 50 \% \text { Duty Cycle } \\ & \text { VIH }=\text { VHC, VIL }=\text { VLC } \\ & \text { All Inputs, Outputs Disabled } \end{aligned}$ | COM'L. <br> MIL. | - | - | 230 | mA |
| ICCD2 | Dynamic Power Supply Current $f=20 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{fCP}=20 \mathrm{MHz}, 50 \% \text { Duty Cycle } \\ & \text { ViH }=\text { VHC, VIL }=\text { VLC } \\ & \text { All Inputs, Outputs Disabled } \end{aligned}$ | COM'L. MIL. | - | - | 300 350 | mA |

## NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified above for the applicable device type.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient temperature, and maximum loading.
3. Total supply current is the sum of the Quiescent current and the dynamic current and is calculated as follows:
$\operatorname{ICCT}=\operatorname{ICCOC}(\mathrm{NOC})+\operatorname{ICCOC} \times(\mathrm{NDC} \times D C)+\operatorname{ICCDC} \times(N O C \times f O P)+\operatorname{ICCOT}(\operatorname{NOT})+\operatorname{ICCOT}($ NDT $\times D T)+I C C D C \times(N D C \times f O P)$
where: $\quad$ NDC $=$ Total \# of dynamically switching CMOS inputs
NDT = Total \# of dynamically switching TTL inputs
Noc = Total \# of quiescent CMOS inputs
Nat = Total \# of quiescent TTL inputs
Dc = AC Duty cycle $-\%$ of time high (CMOS)
DT = AC Duty cycle $-\%$ of time high (TTL)
$\mathrm{fOP}=$ Operating frequency

## AC PARAMETERS

PROPAGATION DELAY TIMES (PRELIMINARY)


GENERATE (WRITE) PARAMETERS

| $\begin{aligned} & t B C \\ & t B M \end{aligned}$ | BEN BEN | CBO <br> MDout | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | - | - | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | ns ns | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tMC | MDin | CBO | - | - | 15 | 20 | - | - | - | - | ns | 10 |
| t PCC | PCві | CBO | - | - | - | - | - | - | 15 | 20 | ns | 7 |
| tPPE | Pxin | PERR | 15 | 20 | - | - | 15 | 20 | 15 | 20 | ns | - |
| tsc |  | CBO | 15 | 20 | 15 | 20 | 15 | 20 | 15 | 20 | ns | 7 |
| tSM | SDIN | MDour | 15 | 20 | - | - | 15 | 20 | 15 | 20 | ns | 7 |
| tSPE |  | PERR | 15 | 20 | - | - | 15 | 20 | 15 | 20 | ns | - |

DETECT (READ) PARAMETERS

| tCE <br> tCME <br> t CSY | CBI | ERROR LOW MULTERR=Low SYO | $\begin{aligned} & 15 \\ & 20 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20 \\ & 24 \\ & 20 \end{aligned}$ | - | - | $\overline{10}$ | $\begin{aligned} & - \\ & - \\ & \hline 15 \end{aligned}$ | $\begin{aligned} & 15 \\ & 20 \\ & 15 \end{aligned}$ | $\begin{aligned} & 20 \\ & 24 \\ & 20 \end{aligned}$ | ns ns ns | $\begin{aligned} & 8,10 \\ & 8,10 \\ & 8,10 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tME |  | ERROR | 15 | 20 | - | - | - | - | 15 | 20 | ns | 8,10 |
| tmme | MDin | MULT ERR | 20 | 24 | - | - | - | - | 20 | 24 | ns | 8,10 |
| tMSY |  | SYO | 15 | 20 | - | - | 10 | 15 | 15 | 20 | ns | 8,10 |

## CORRECT (READ) PARAMETERS

| tCS | CBI | SDOUT | 20 | 24 | - | - | - | - | 20 | 24 | ns | 8,11 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| tMP |  | PX | SDOUT | 30 | 36 | - | - | 30 | 36 | 30 | 36 | ns |
| tMS |  | SYO | 20 | 25 | - | - | - | - | - | - | ns | 8,11 |
| tMSY |  | 15 | 20 | - | - | 10 | 15 | 15 | 20 | ns | 8,11 |  |
| tPCS | PCBI | SDOUT | - | - | - | - | 15 | 20 | - | - | ns | 11 |

## DIAGNOSTIC PARAMETERS

| tCLR | CLEAR = Low | SDOUT | 20 | 24 | - | - | 20 | 24 | 20 | 24 | ns | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| tMIS | MODE ID | SDOUT | 20 | 24 | - | - | 20 | 24 | 20 | 24 | ns | 15 |

## NOTES:

2552 ы 23

1. Where "edge" is not specified, both high and low edges are implied.
2. BOLD indicates critical system parameters.

## AC PARAMETERS

PROPAGATION DELAY TIMES FROM LATCH ENABLES (PRELIMINARY)

| ParameterName | Parameter Description |  |  |  | Com.'I. | Mil. |  | Refer to |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | From Input | (edge) | To Output | (edge) | Max. | Max. | Unit | Timing Diagram Figure |
| tmLC |  |  | CBO | * | 20 | 24 | ns | 13 |
| $t \mathrm{mLE}$ |  |  | ERROR | * | 15 | 20 | ns | 8, 10, 11 |
| tmbme | MLE $=$ | High | MULT ERR | * | 20 | 24 | ns | 8 |
| tisticr |  |  | P | * | 30 | 36 | ns | 8, 11 |
| tmLS |  |  | SDout | , | 20 | 24 | ns | 8, 10, 11 |
| tmLSY |  |  | SYO | * | 18 | 22 | ns | 8, 10 |
| tPLS | $\overline{\text { PLE }}=$ | Low | SDOUT | * | 10 | 12 | ns | 8, 11 |
| $t$ PLP | $\overline{\mathrm{PLE}}=$ | Low | Px | * | 20 | 22 | ns | 8, 11 |
| tstc | SLE = | High | CBO |  | 20 | 24 | ns | 7,9 |
| tSLM | SLE $=$ | High | MDOUT | * | 15 | 20 | ns | 7,9 |

NOTE:
2552 か 24
"*" $=$ Both high and low edges are implied.
ENABLE AND DISABLE TIMES (PRELIMINARY)

| Parameter Name | Parameter Description |  |  | Com'l. |  | Mil. |  | Unit | Refer to <br> Timing Diagram Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | From Input (edge) | To Output | (edge) | Min. | Max. | Min. | Max. |  |  |
| $\begin{aligned} & \text { t BESZ } x \\ & \text { t BESxZ } \end{aligned}$ | BEN $=\begin{aligned} & \text { High } \\ & \text { Low }\end{aligned}$ | SDout | $\mathrm{Hi}-\mathrm{Z}$ | $2$ | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $1$ | $\begin{aligned} & 18 \\ & 18 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | 8, 10, 11 |
| $\begin{aligned} & \text { t } \mathrm{BEPZx} \\ & \text { t } B E P \times Z \end{aligned}$ | $\begin{aligned} \text { BEN }= & \begin{array}{l} \text { High } \\ \text { Low } \end{array} \end{aligned}$ | Pout | $\mathrm{Hi}-\mathrm{Z}$ | 2 | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | 1 | $\begin{aligned} & 18 \\ & 18 \end{aligned}$ | ns | 8, 11 |
| $\begin{aligned} & \text { tCECZX } \\ & \text { tCECXZ } \end{aligned}$ | $\begin{array}{r} \overline{\mathrm{CBOE}}=\mathrm{Low} \\ \\ \\ \text { High } \end{array}$ | CBO | $\mathrm{Hi}-\mathrm{Z}$ | $2$ | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $1$ | $\begin{aligned} & 18 \\ & 18 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | 7,9 |
| IMEMZX <br> t MEMxZ | $\begin{aligned} \overline{\mathrm{MOE}}= & \text { LOW } \\ & \text { High } \end{aligned}$ | MDout | $\mathrm{Hi}-\mathrm{Z}$ | $2$ | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $1$ | $\begin{aligned} & 18 \\ & 18 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | $\begin{gathered} 7,9 \\ 8,10 \end{gathered}$ |
| $\begin{aligned} & \text { t SESZX } \\ & \text { t SESxZ } \end{aligned}$ | $\begin{aligned} \overline{\mathrm{SOE}}= & \text { Low } \\ & \text { High } \end{aligned}$ | SDOUT | $\mathrm{Hi}-\mathrm{Z}$ | 2 | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | 1 | $\begin{aligned} & 18 \\ & 18 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | $\begin{gathered} \hline 8,10 \\ 7,9 \end{gathered}$ |

NOTE:
2552 か1 25
"*" = Delay to both edges.

SET-UP AND HOLD TIMES (PRELIMINARY)

| ParameterName | Parameter Description |  |  |  | Com. 'I. | Mil. | Unit | Refer to <br> Timing Diagram Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | From Input | (edge) | To Output | (edge) | Min. | Min. |  |  |
| tCMLS | CBI Set-up | * | $\begin{array}{ll} \text { before MLE }= & \text { Low } \\ \text { after MLE } & \text { Low } \end{array}$ |  | 4 | 5 | ns | 8, 10, 11 |
| tCMLH | CBI Hold | * |  |  | 4 | 5 | ns | 8, 10, 11 |
| tMMLS | MDIN Set-up | * | $\begin{array}{ll} \hline \text { before MLE }= & \text { Low } \\ \text { after MLE }= & \text { Low } \\ \hline \end{array}$ |  | 4 | 5 | ns | 8, 10, 11 |
| tMMLH | MDIN Hold | * |  |  | 4 | 5 | ns | 8, 10, 11 |
| tSSLS | SDIN Set-up | * | before SLE $=$ Low after $S L E=$ Low |  | 4 | 5 | ns | 7,9 |
| tSSLH | SDIN Hold | * |  |  | 4 | 5 | ns | 7, 9 |
| t CPLS | CBI Set-up | * | before $\overline{\text { PLE }}=\mathrm{High}$ <br> after $\overline{\text { PLE }}=$ High |  | 18 | 22 | ns | - |
| t CPLH | CBI Hold | * |  |  | 0 | 0 | ns | - |
| tMPLS | MDIN Set-up | * | $\begin{array}{ll} \begin{array}{ll} \text { before } \overline{\text { PLE }}= & \text { High } \\ \text { after } \overline{\text { LLE }}= & \text { High } \end{array} \end{array}$ |  | 18 | 22 | ns | - |
| tMPLH | MDIN Hold | * |  |  | 0 | 0 | ns | - |
| tPCPLS | PCBI Set-up | * | $\begin{array}{ll} \hline \text { before } \mathrm{PLE}= & \text { High } \\ \text { after } \overline{\mathrm{PLE}}= & \text { High } \end{array}$ |  | 18 | 22 | ns | - |
| tPCPLH | PCBI Hold | * |  |  | 0 | 0 | ns | - |

DIAGNOSTIC SET-UP AND HOLD TIMES

| tcscs | CBI Set-up | before SYNCLK=High | 25 | 30 | ns | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t MSCS | MDIN Set-up * |  | 25 | 30 | ns | 15 |
| tmlscs | MLE Set-up $=$ High |  | 25 | 30 | ns | 15 |
| tSESCS | SCLKEN Set-up =Low |  | 4 | 5 | ns | 15 |
| t SESCH | SCLKEN Hold = Low | after SYNCLK = High | 4 | 5 | ns | 15 |

NOTE:
2552 25 26
"*" = Where "edge" is not specified, both high and low edges are implied.
MINIMUM PULSE WIDTH (PRELIMINARY)

| Parameter <br> Name | Minimum Pulse Width |  |  | Com'l. | Mil. | Unit | Refer to Timing Diagram Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Input |  | Conditions | Min. | Min. |  |  |
| t CLR | Min. CLEAR low time | to clear diag. registers | Data $=$ Valid | 5 | 6 | ns | 14 |
| tMLE | Min. MLE high time | to strobe new data | MD, CBI = Valid | 5 | 6 | ns | - |
| t PLE | Min. $\overline{\text { PLE }}$ low time | to strobe new data | SD = Valid | 5 | 6 | ns | - |
| tSLE | Min. SLE high time | to strobe new data | SD $=$ Valid | 5 | 6 | ns | - |
| tSYNCLK | Min. SYNCLK high time | to clock in new data | SCKEN = Low | 5 | 6 | ns | 14 |


| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $1 \mathrm{~V} / \mathrm{ns}$ |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 18 |
| 2552 bl 28 |  |

AC TIMING DIAGRAMS - 32-BIT CONFIGURATION


Figure 7. 32-Bit Generate Timing

## AC TIMING DIAGRAMS - 32-BIT CONFIGURATION



Figure 8. 32-Bit Detect Timing

## AC TIMING DIAGRAMS - 32-BIT CONFIGURATION



Figure 9. 32-Bit Correct Timing

## AC TIMING DIAGRAMS - 64-BIT CONFIGURATION



## NOTE:

1. Assumes that System Data is valid at least 4 ns before SLE goes high.

Figure 10. 64-Bit Generate Timing - (64-Bit Cascading System)

## AC TIMING DIAGRAMS - 64-BIT CONFIGURATION



NOTE:

1. Assumes that System Data is valid at least 4 ns before SLE goes high.

Figure 11. 64-Bit Detect Timing

## AC TIMING DIAGRAMS - 64-BIT CONFIGURATION



NOTE:

1. Assumes that Memory Data and Checkbits are valid at least $4 n s$ before MLE goes high.

Figure 12. 64-Bit Correct Timing (Lower Slice)

## AC TIMING DIAGRAMS - 64-BIT CONFIGURATION



NOTE:

1. Assumes that Memory Data and Checkbits are valid at least $4 n s$ before MLE goes high.

Figure 13. 64-Bit Correct Timing (Upper Slice)

## AC TIMING DIAGRAMS - 64-BIT CONFIGURATION



Figure 14. 64-Bit Single Chip "Generate Only" Timing

## AC TIMING DIAGRAMS - DIAGNOSTIC TIMING



Figure 15. 32-Bit Diagnostic Timing

## INPUT/OUTPUT INTERFACE CIRCUITS



Figure 16. Input Structure (All Inputs)


Figure 17. Output Structure

## AC TEST CIRCUIT



## DEFINITIONS:

$C L=$ Load capacitance: includes jig and probe capacitance
RL = Termination resistance: should be equal to Zout of the Pulse Generator
Figure 18.

## ORDERING INFORMATION



Flow-thruEDC ${ }^{\text {тм }}$ ERROR DETECTION AND CORRECTION UNIT

## ADVANCE <br> INFORMATION IDT49C466

## FEATURES:

- 64-bit wide Flow-thruEDC Error Detection and Correction Unit
- Separate System and Memory Data Input/Output Buses
- 64-bit Error Detect Time - 20ns; Error Correct Time - 25ns
- Corrects all single bit errors; Detects all double bit errors
- Configurable 16-deep system bus read/write buffer with flag indicators
- Simultaneous check bit generation and data correction of memory data
- Supports partial word writes on byte boundaries
- 8 mA output drive current to drive small memory arrays directly
- Sophisticated error diagnostics and error logging
- Parity generation on system data bus
- 208 pin Pin Grid Array and Plastic Quad Flatpack (PQFP)
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT49C466 64-bit Flow-thruEDC is a high speed error detection and correction unit to ensure data integrity in high reliability memory systems. The flow-thru architecture with separate system and memory data buses is ideally suited for pipelined memory systems.

Implementing a Hamming code in the 8-bit wide check bit bus, the IDT49C466 corrects all single bit hard and soft errors, and detects all double bit errors. The read/write buffer can store up to sixteen 64-bit words until the system bus is ready (during reads) or until the system bus is released (during writes). Full and empty flags indicate whether additional data can be written to the EDC.

The simultaneous check bit generation and data correction of memory data eliminates the separate correction and generation modes found on other EDC units. Check bit generation for partial word writes on byte boundaries is supported on the IDT49C466.

Diagnostics features include a syndrome latch from which the error bit can be decoded, a four bit error counter which counts up to 15 errors, and an error data latch which stores the complete error data word. Parity can be generated and checked on the system bus by the IDT49C466.

Military product is available compliant with the latest revision of MIL-STD-883, Class B, for those systems operating in extreme environments.


49C466 64-BIT DUAL BUS EDC

## PIN CONFIGURATION



## PIN DESCRIPTION

| Pin Name | I/O | Description |
| :---: | :---: | :---: |
| Data Buses |  |  |
| SD0-63 | 1/0 | System Data Bus is a bidirectional 64-bit bus interfacing to the system or CPU. When System Output Enable, SOE, is high or Byte Enable, BE0-7, is low, data is input. The data is latched into the system data (SD) latch when the System Data Input Latch Enable (SDILE) is low. The System Data Bus is an output of the corrected memory data during a read operation. Corrected data can come from the memory data (MD) output latch or the content of the read buffer. When the Read Buffer Select (RDSEL) pin is low, the MD latch is selected. When RDSEL is high, the read buffer contents are selected. When System Output Enable, $\overline{\text { SOE, }}$ is low and Byte Enable, BE0-7, is high, the SD bus output drivers are enabled. |
| MDo-63 | I/O | Memory Data Bus is a bidirectional 64-bit bus interfacing to the memory. During a read cycle, memory data is input for error detection and correction. The data is latched in the memory data (MD) input latch when the Memory Data Input Latch Enable (MDILE) is low. Data from the SD output latch or the read buffer is is output on the Memory Data Bus on a memory write cycle. |
| CBlo. 7 | I | Check Bit Inputs interface to the check bit memory. |
| $\overline{\mathrm{CBS}} \mathrm{YNO} 0.7$ | 1 | Check Bit or Syndrome Output, when $\overline{M O E}$ is low, is enabled. When CBSEL is high, the check bits are selected. When CBSEL is low, the syndrome bits are selected. |
| P0.7 | I/O | Parity input/output for bytes 0 to 7 . Byte parity is generated from the system data bus data word and output on the $\mathrm{P} 0-7$ pins. These pins are parity inputs when the corresponding Byte Enable (BE) is low, and are used to generate the parity error signal ( $\overline{\text { PERR }}$ ). The parity select bit (PSEL) of the mode register selects odd or even parity. |
| Control Inputs |  |  |
| $\overline{\text { SOE }}$ | I | System Output Enable enables system data output drivers if the corresponding Byte Enable (BE0-7) is high. |
| BE0-7 | I | Byte Enable is used to enable the System Data outputs for a particular byte in systems using separate $\mathrm{I} / \mathrm{I}$ memories. For example, if $\mathrm{BE}_{1}$ is high, the System data outputs for byte 1 ( $\mathrm{SD} 8-15$ ) are enabled. In systems using common I/O memories, the BE0-7 pins also control the data byte mux. If a particular BE is high, data is feed back to the memory data bus and used for check bit generation of that byte. This is used during partial word write operations and rewriting corrected data to the memory. If a particular BE is low, data from the system data latch is directed to the memory data bus and used for check bit generation of that byte, used in writing new data during a partial word write operation. BE is buffered with the data in the write buffer. |
| $\overline{\mathrm{MOE}}$ | I | Memory Output Enable, when low, enables the output buffers of the memory data bus (MD) and the check bit output bus (CBO). |
| MILE | I | Memory Input Latch Enable on the high to low transition latches data at the MD inputs and the checkbits at the CBI inputs. The latch is transparent when MILE is high. |
| $\overline{\text { MOLE }}$ | I | Memory Output Latch Enable latches both the data at the output of the byte mux and the output of the checkbit generator on the low to high transition of $\overline{M O L E}$. The latch is transparent when $\overline{M O L E}$ is low. |
| WBSEL | 1 | Write Buffer Select, when high, the output of the write buffer is selected. The WBSEL is low, the SD input latch is selected. |
| SDILE | 1 | System Data Input Latch Enable latches data on the system data bus (SD) into the SD input latch on the low to high transition. When SDILE is high, the SD input latch is transparent. |
| WBEN | 1 | Write Buffer Enable allows system data (SD) input to be written to the write buffer. |
| WBREN | 1 | Write Buffer Read Enable, when low, the output of the write buffer is enabled. |
| RS0-1 | I | Reset and FIFO Select pins set both read and write buffer FIFOs. |
| RBSEL | 1 | Read Buffer Select when high the output of the read buffer is selected. When low, the MD latch output is selected. |

## PIN DESCRIPTION (Cont.'d)

| Pin Name | $1 / 0$ | Description |
| :---: | :---: | :---: |
| RBEN | 1 | Read Buffer Enable when low allows data to be written into the read buffer on the low to high transition of the memory clock. |
| RBREN | 1 | Read Buffer Enable, when low, the output of the read buffer is selected. |
| CBSEL | I | Checkbit Select, when high, selects the checkbits at the $\overline{\text { CBSYNo}} 7$ output. When CBSEL is low, the syndrome bits are selected. |
| Clock Inputs |  |  |
| MCLK | 1 | Aivemory Clock. On the low to high transition of MiCLK, data is written to the read buffer when $\overline{\text { RBEN }}$ is low. |
| SCLK | 1 | System Clock. On the low to high transition of the system clock, data is read from the read buffer when RBREN is low. Data on the system data bus is written into the write buffer when WBEN is low on the low to high transition of SCLK. |
| Status Outputs |  |  |
| $\overline{\text { WBEF }}$ | 0 | Write Buffer Empty Flag, when Low, indicates that there is only one more data word at the output of the write buffer. Further read operations are then inhibited. At reset, the $\bar{W} \overline{B E F}$ is set low. |
| $\overline{\text { WBFF }}$ | 0 | Write Buffer Full Flag, when low, inhibits further write operations to the buffer and indicates that the write buffer is full. After a reset, WBFF is high, and remains high until for 16 consecutive write operations without any read operations in the 16-deep configuration; or 8 consecutive write operations in the dual 8-deep configuration. |
| RBEF | 0 | Read Buffer Empty Flag, when low, indicates that there is only one more data word at the output of the read buffer. Further read operations are then inhibited. At reset, the $\overline{R B E F}$ is set low. |
| $\overline{\mathrm{RBHF}}$ | 0 | Read Buffer Half-full Flag, when low, indicates that there are eight or more data words (in the 16-deep configuration) or four or more data words (in the dual 8 -deep configuration) in the read buffer. The flag will return high when less than eight (or four) data words are in the buffer. |
| $\overline{\text { RBFF }}$ | 0 | Read Buffer Full Flag, when low, inhibits further write operations to the buffer and indicates that the read buffer is full. After a reset, RBFF is high, and remains high until for 16 consecutive write operations without any read operations in the 16-deep configuration; or 8 consecutive write operations in the dual 8 -deep configuration. |
| ERR | 0 | Error Flag. In normal mode (Mode 3), when ERR is low, a data error is indicated. The $\overline{E R R}$ is not latched internally. |
| $\overline{\text { MERR }}$ | 0 | Multiple Error. In normal mode (Mode 3), when $\overline{\mathrm{MERR}}$ is low, a multiple data error is indicated. The $\overline{\text { MERR }}$ is not latched internally. |
| PERR | 0 | Parity Error. Parity error signal, when low, indicates a parity error on the system data bus input. |
| Power Supply |  |  |
| Vcc | P | Power Supply Voltage, +5 volts. |
| GND | P | Ground. |

CMOS SINGLE 8-BIT PaletteDAC™ FOR TRUE COLOR APPLICATIONS

PRELIMINARY
IDT75C457

## FEATURES

- 165/135/125/110/80 MHz operating speeds
- Pin- and function-compatible with Brooktree Bt 457
- Fixed pipeline delay: No external circuitry required
- 50ns read access time
- Integral and differential linearity < $1 / 2$ LSB
- Single 8 -bit DAC
- $256 \times 8$ Dual-Ported Color Palette RAM
- $4 \times 8$ Dual-Ported Overlay Palette RAM
- Multiplexed TTL pixel and overlay inputs
- RS-343A compatible output
- Single 5 volt power supply
- 84-pin PGA and PLCC packages
- Typical power dissipation: 1000 mW
- CEMOSTM Monolithic construction
- Military product is compliant with MIL-STD-883, Class B


## DESCRIPTION

The IDT75C457 is a single channel 8-bit video DAC with on-chip, dual-ported color palette memory. This chip is specifically designedforthe displayoftrue-color, high resolution graphics. The architecture eliminates the ECL pixel interface by providing multiple TTL-compatible pixel ports and by multiplexing the pixel data on-chip.

Features included on-chip are programmable blink rates, bit plane masking and blinking, as well as color overlay capability. The IDT75C457 generates an RS-343A compatible video output that is capable of driving a doubly terminated 75 ohm coaxial cable directly. A PLL current output enables synchronization of three IDT75C457s, thus allowing display of true-color images.

The IDT75C457 military PaletteDACs are manufactured in compliance with the latest revision of MIL-STD-883, Class B, makingthem ideally suited to military temperature applications demanding the highest levels of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS




> PLCC TOP VIEW

## GENERAL INFORMATION

The IDT75C457 triple 8-bit PaletteDAC is a highly integrated building block which interfaces a relatively low bandwidth frame buffer memory to analog RS-343A high bandwidth output.

The IDT75C457 includes a look-up table for updating color information and other graphics applications. The basic functional blocks are the microprocessor bus interface, the frame buffer memory interface and multiplexer, a dual-port RÂivi with one R/V̄port, one high-speed R/O port and one 8bit video speed DAC.

## MICROPROCESSOR BUS INTERFACE

The IDT75C457 supports a standard microprocessor bus interface, allowing the MPU direct access to the internal control registers and color/overlay palettes. The dual-port color palette RAM and overlay registers allow color updating without contention with the display refresh process.

The bus interface consists of eight bidirectional data pins, Do-D7, with two control inputs, C0 and C1, a read/write direction input, $\mathrm{R} / \overline{\mathrm{W}}$, and a clock input, $\overline{\mathrm{CE}}$. All data and control information are latched on the falling edge of $\overline{C E}$, as shown in Figure 3. All accesses to the chip are controlled by the data in the address register combined with the control inputs CO, C1 and R/W, depicted in the Truth Table (Table 1).

An access to a control register requires writing a 4 through 7 into the address register ( $\mathrm{C} 0=\mathrm{C} 1=0$ ) and then writing or reading data to the selected register ( $C 0=0, C 1=1$ ). When accessing the control registers, the address register is not changed, facilitating read-modify-write operations. If an invalid address is loaded into the address register, data written is ignored or invalid data is read out.

It is also possible to access the color palette information. The palette is organized as 256 address with 8 bits of red, blue or green information. Additionally, there are two extra addresses assigned to overlay information, yielding a total memory size of $260 \times 8$.

There are two modes of accessing palette entries on the IDT75C457, "Normal", and "RGB".

In Normal mode, writing color data entails the MPU loading the address register with the address of the color palette location or the overlay palette location to be modified. The MPU performs a color write cycle, using C0 and C1 to select either the color palette or the overlay palette. The address register then increments to the next address location which the MPU may modify simply by writing another color. Reading color data is similar to writing, except the MPU executes read cycles.

Normal mode is useful if a 24-bit data bus is available, as 24 bits of color information (eight bits each of red, green, and blue) may be read or written to three IDT75C457s in a single MPU cycle. In this application the $\overline{\mathrm{CE}}$ inputs of all three IDT75C457s are connected together. If only an eight-bit data bus is available, the $\overline{\mathrm{CE}}$ inputs must be individually selected during the appropriate color read or write cycle (red $\overline{\mathrm{CE}}$ during red write cycle, blue during blue write cycle, etc.). When accessing the color palette the address register resets to \$00
after a read orwrite cycle to location \$FF. When accessing the overlay palette, the address register increments to $\$ 04$ following a read or write cycle to overlay color three.

In RGB mode, writing color data entails the MPU loading the address register with the address of the color palette location or overlay palette location to be modified. The MPU performs three successive write cycles (eight bits each of red, green or blue), using C 0 or C 1 to select either the color palette or the overlay palette. After the blue write cycle, the address register then increments to the next location which the MPU may modify by simply writing another sequence of red, green or blue data. Reading color data is similar to writing except the MPU executes the read cycles.

RGB mode is useful if only an eight-bit data bus is available. Each IDT75C457 is programmed to be red, green or blue PaletteDAC, and will respond only to the assigned read or write cycle. In this application, the IDT75C457s share a common eight-bit data bus. The $\overline{\mathrm{CE}}$ inputs of all three IDT75C457s must be asserted simultaneously only during color read/write cycles and address register write cycles.

| Address Register <br> Data | C1 | C0 | Access |
| :---: | :---: | :---: | :--- |
| $X$ | 0 | 0 | Address Register |
| $\$ 00-\$ F F$ | 0 | 1 | Color Palette |
| $\$ 00$ | 1 | 1 | Overlay Color 0 |
| $\$ 01$ | 1 | 1 | Overlay Color 1 |
| $\$ 02$ | 1 | 1 | Overlay Color 2 |
| $\$ 03$ | 1 | 1 | Overlay Color 3 |
| $\$ 04$ | 1 | 0 | Read Mask Register |
| $\$ 05$ | 1 | 0 | Blink Mask Register |
| $\$ 06$ | 1 | 0 | Command Register |
| $\$ 07$ | 1 | 0 | Test Register |

When accessing the color palette, the address register resets to $\$ 00$ after a blue read or write cycle to location $\$ F F$. When accessing the overlay palette, the address register increments to location $\$ 04$ following a blue read or write cycle to overlay color three. To keep track of the red, green and blue read/write cycles, the address register has two additional bits (ADDRa, ADDRb) that count module three. They are reset to 0 when the MPU reads or writes to the address register. The MPU does not have access to these bits. The other eight bits of the address register (ADDR 0-7) are accessible to the MPU.

## FRAME BUFFER INTERFACE

The frame buffer interface consists of five 8-bit input ports which correspond to five consecutive pixels. In addition, there are two extra bits per port which may be used for overlay information. To reduce the bandwidth requirements for the pixel data, the IDT75C457 latches 4 or 5 pixels (the multiplex factor is programmable to 4 or 5 by bit 7 of the command register) on each rising edge of $\overline{L D}$. The color and overlay information is internally multiplexed at the pixelclock frequency,

CLK, and sequentially output. This arrangement allows pixel data to be transferred at a rate 4 or 5 times slower than the pixel clock. Typically, $\overline{\mathrm{LD}}$ is the pixel clock divided by 4 or 5 and is used to clock data out of the frame buffer memory.

As shown in Figure 2, sync, blank, color and overlay information are latched on the rising edge of $\overline{\mathrm{LD}}$. Up to 40 bits of color information are input through Po-P7 \{A-E\} and up to 10 bits of overlay information are input through OLO-OL1 \{A-E\}. Both sync and blank have separate inputs, SYNC and BLANK, respectively. The IDT75C457 outputs color information on each clock cycle. Four or five pixels are output sequentially, beginning with the $\{A\}$ information, then the $\{B\}$ information, until the cycle is completed with the $\{D\}$ or $\{E\}$ information. In this configuration, sync and biank are limited to multiples of four or five clock cycles.

The multiplexing factor, $4: 1$ or $5: 1$, is programmable from the command register, bit 7 . In the $4: 1$ mode, the \{E\} color and overlay inputs are not used and the $\overline{\mathrm{LD}}$ clock should be CLOCK divided by 4. The $\{E\}$ color and overlay inputs must be connected to a valid logic level.

The overlay inputs (OLO-OL1) have the same timing as the pixel inputs (P0-P7). It is possible to use additional bit planes or external logic to control the overlay selection for cursor generation.

## INTERNAL MULTIPLEXING

$\overline{\mathrm{LD}}$ is typically CLK divided by four or five and it latches color and overlay information on every rising edge, independent of CLK. A digital PLL allows $\overline{\mathrm{D}}$ to be phase independent of CLK. The only restriction is that only one rising edge of $\overline{\mathrm{DD}}$ is allowed to occur per four ( $4: 1$ multiplexing) or five ( $5: 1$ multiplexing) CLK cycles.

## Color Palette

On the rising edge of each CLK cycle, eight bits of color information ( $\mathrm{PO} \cdot \mathrm{P} 7$ ) and two bits of overlay information (OLO-OL1) for each pixel are processed by the read mask, blink mask and command registers. This information provides the address to the dual-port color palette RAM. Note that Po is the LSB when addressing the color palette RAM. The value stored at a selected address determines the displayed color. Through the use of the control register, individual bit planes may be enabled or disabled for display and/or blinked at one of four blink rates and duty cycles.

The blink timing is based on vertical retrace intervals which are defined by at least $256 \overline{\mathrm{LD}}$ cycles since the last falling edge of BLANK. The color changes during this normally blanked time.

The processed pixel data is then used to select which color palette entry or overlay register is used to provide color information. Table 2 illustrates the truth table used for color selection.

| CR $_{6}{ }^{(1)}$ | OL1 | OL0 | P7.P0 | Palette Entry |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 0 | $\$ 00$ | Color Palette Entry \$00 |
| 1 | 0 | 0 | $\$ 01$ | Color Palette Entry \$01 |
|  | $\cdot$ |  |  | $\cdot$ |
|  | $\cdot$ |  |  | $\cdot$ |
| 1 | 0 | 0 | $\$ F F$ | Color Palette Entry \$FF |
| 0 | 0 | 0 | $\$ x x$ | Overlay Color 0 |
| $x$ | 0 | 1 | $\$ x x$ | Overlay Color 1 |
| $x$ | 1 | 0 | $\$ x x$ | Overlay Color 2 |
| x | 1 | 1 | $\$ x x$ | Overlay Color 3 |

## NOTE:

2523 ыы 02

1. $\mathrm{CR}_{6}$ is bit 6 of the Command Register.

Table 2. Palette and Overlay Select

## Video Generation, DACs

On every CLK cycle, the selected 8 bits of color information from the Color Palette RAM are presented to the 8 -bit D/A converters. The IDT75C457 uses $5 \times 3$ segmented approach where the five MSBs of the input data are decoded into a parallel"Thermometer"code which producesthirty two "coarse" output levels. The remaining three LSBs of input data drive three binary weighted current switches with a total contribution of one-thirty second of full scale. The MSB and LSB currents are summed at the output to produce 256 levels.

The SYNC and BLANK inputs are pipelined to maintain synchronization with the pixel data. Both inputs drive appropriately weighted current switches which are summed at the output of the DACs to produce the specific output levels required by RS-343, as shown in Figure 3. Table 3 details the output levels associated with SYNC, BLANK and data.

## Monitor Interface

The analog outputs of the IDT75C457 are high-impedance current sources which are capable of directly driving a doubly terminated $75 \Omega$ coaxial cable to standard video levels. A typical output circuit is shown in Figure 4.

| Description | S | B | DAC Data | IOUT (mA) |
| :--- | :---: | :---: | :---: | :---: |
| WHITE | 1 | 1 | \$FF | 26.67 |
| DATA | 1 | 1 | Data | Data +9.05 |
| DATA and SYNC | 0 | 1 | Data | Data +1.44 |
| BLACK | 1 | 1 | \$0 | 9.05 |
| BLACK and SYNC | 0 | 1 | \$0 | 1.44 |
| BLANK | 1 | 0 | $X$ | 7.62 |
| SYNC | 0 | 0 | X | 0 |

NOTE:
2523 tbl 03

1. Typical values with full scale lout $=26.67 \mathrm{~mA}, \operatorname{RSET}=523 \Omega$,

VREF $=1.235 \mathrm{~V}, \mathrm{~S}$ is SYNC, $B$ is BLANK.
Table 3. Video Output Truth Table

| IOUT |  |
| :---: | :---: |
| mA | V |
| 26.67 | 1.000 |
|  |  |
|  |  |
|  |  |
| $\bullet$ | $\bullet$ |
| $\bullet$ | $\cdot$ |
| 9.05 | 0.340 |
| 7.62 | 0.285 |
|  |  |
| 0.00 | 0.000 |



2523 dw 04
Figure 1. Composite Video Output Waveform


Flgure 2. Pixel Timing


Figure 3. Data Bus Timing


Figure 4. Typical Application

## PIN DESCRIPTIONS

| Pin Name | Description |
| :---: | :---: |
| Data Bus |  |
| Do-D7 | 8-bit, bidirectional data bus. Data is input and output over this bus and the flow is controlled by $\mathrm{R} \overline{\mathrm{W}}$ and $\overline{C E}$. D7 is the most significant bit. |
| $\overline{\mathrm{CE}}$ | Chip Enable Input. The chip is enabled when this control pin is LOW. During a write cycle (R $\bar{W}$ LOW), the data present on Do-D7 is internally latched on the LOW-to-HIGH transition of this pin. |
| R/W | Read/Write Control input. The Read/Write input is latched on the HIGH-to-LOW transition of $\overline{\mathrm{CE}}$ and determines the direction of the bidirectional data bus, Do-D7. If $\mathrm{R} \overline{\mathrm{W}}$ is HIGH during the falling edge of $\overline{\mathrm{CE}}$, a read cycle occurs. If R/W is LOW during the falling edge of $\overline{C E}$, a write cycle occurs and, additionally, Do-D7 are latched on the rising edge of $\overline{C E}$. |
| C0, C1 | Register Control inputs. C0 and C1 determine which register or palette entry is accessed during a read or write cycle. These inputs are latched on the HIGH-to-LOW transition of $\overline{\mathrm{CE}}$. |
| Pixel |  |
| CLK, $\overline{\text { CLK }}$ | Pixel Clock Inputs. These inputs are differential and may be driven by ECL operating from a +5 V supply. The clock frequency is normally the system pixel clock rate. |
| $\overline{\text { LD }}$ | Load Clock input. The Load Clock is normally CLK divided by 4 or 5 (determined by the Control Register bit 7). The pixel data, $\mathrm{Po}_{0}-\mathrm{P}_{7}\{\mathrm{~A}-\mathrm{E}\}$ and OLo-OL1 $\{\mathrm{A}-\mathrm{E}\}, \overline{\mathrm{BLANK}}$ and $\overline{\mathrm{SYNC}}$ are internally latched on the LOW-to-HIGH transition of $\overline{\mathrm{LD}}$. |
| Po-P7 $\{$ A-E $\}$ | Pixel Input Data. These inputs provide the address input to the color palette RAM. The data stored at a particular address is the color output by the DAC. Four or five consecutive pixels, as determined by bit 7 in the Command Register, are internally latched on the LOW-to-HIGH transition of $\overline{\mathrm{LD}}$. The pixels are output sequentially, first $\{A\}$ then $\{B\}$. After all four or five pixels have been output, the cycle repeats. Unused inputs must be connected to a valid logic level. |
| OLO-OL1 $\{$ A-E $\}$ | Pixel Overlay Inputs. The Overlay inputs have the same timing as $\mathrm{P}_{0}-\mathrm{P}_{7}$ and select between either the color palette or the overlay palette. When the overlay palette is selected, the pixel information Po-P7 \{A-E\} is ignored. Bit 6 of the command register determines if Overlay $=0$ displays overlay color 0 or the color palette entry. See Table 2 for details. |
| BLANK | Composite Blank Input. A LOW on this input forces the analog outputs (lout) to the blanking level. The BLANK input is internally latched on the LOW-to-HIGH transition of LD. This input overrides all other pixel information. |
| SYNC | Composite Sync Input. A LOW on this input subtracts approximately 7 mA from the 1 OG analog output and overrides no other pixel information. For the correct SYNC level, this input should be LOW only when $\overline{B L A N K}$ is also LOW. The SYNC input is internally latched on the LOW-to-HIGH transition of $\overline{L D}$. |
| Analog |  |
| Agnd | Analog Ground Power Supply, OV. |
| $V_{\text {AA }}$ | Analog Power Supply, 5V. |
| Vref | Voltage Reference Input, 1.235 V . This input supplies a reference voltage for the DAC circuitry. Care must be taken to correctly decouple this voltage because noise on this pin will couple directly to the DAC outputs. |
| FS ADJ | Full-Scale Adjust Input. The current flowing from this pin to AGND is directly proportional to the full-scale analog output current. Normally, a resistor is connected between this pin and Agnd. The voltage on this pin is approximately equal to VREF. The relationship lout (mA) $=11.294 \times$ VREF (V)/RSET (K $\Omega$ ). |
| Iout | DAC current output. |
| COMP | Compensation Input. This pin provides the ability to compensate the internal reference operational amplifier. |
| PLL | Phase Lock Loop Current Output. This high impedance current source is used to enable multiple IDT75C457s to be synchronized with sub-pixel resolution when used with an external PLL. A logic one on the BLANK input results in no current being output onto this pin, while a logic zero results in the following current being output: $\operatorname{PLL}(m A)=3227 * \operatorname{VREF}(V) / \text { RSET }(o h m) .$ <br> If sub-pixel synchronization of multiple devices is not required, this output should be connected to GND (either directly or through a register up to 150 ohms). |



Figure 5. IDT75C457 Register Block Diagram

## Command Register

The Command Register is accessed by reading or writing with the Address Register $=\$ 06, C 0=0$ and $C 1=1$ (see Table 1). It internally ANDs the pixel information with a bit from the register before the color palette selection, effectively enabling (HIGH) or disabling (LOW) the entire pixel plane. The Read Mask Register may be read or written at any time. RMR7 (Read MaskRegister bit 7) corresponds to D7 (Data Bus bit 7).

CRO OLo Display Enable. This bit is ANDed internally with the data from OLo prior to the palette selection. If CRO is LOW, the internal OLo bits are set LOW, allowing only overlay colors 0 and 2 to be selected.
CR1 OL1 Display Enable. This bit is ANDed internally with the data from OL1 prior to the palette selection. If CR1 is LOW, the internal OL1 bits are set LOW, allowing only overlay colors 0 and 1 to be selected.

CR2 OLoBlink Enable. If this bit is set HIGH, the OLo bit is internally switched between the value input and 0 at the rate specified by the CR4 and CR5 bits. CRO must be set HIGH for this function.

CR3 OL1 Blink Enable. If this bit is set HIGH, the OL1 bit is internally switched between the value input and 0 at the rate specified by the CR4 and CR5 bits. CR1 must be set HIGH for this function.

CR4, CR5 Blink Rate Select. These bits select blink rates based on Vertical Sync cycles, defined as more than $256 \overline{\mathrm{LD}}$ cycles during BLANK.

CR6 Color Palette RAM Enable. This bit specifies whether to use the Color Palette or the Overlay Palette when $\mathrm{OLO}=\mathrm{OL} 1=\mathrm{LOW}$.

CR7 Multiplex Select. This bit selects between 4:1 (CR7 = 0) or 5:1 (CR7 = 1) multiplexing. When using 4:1 multiplexing the $\{E\}$ inputs are never used and must be connected to a valid logic level.

## Read Mask Register

The Read Mask Register is accessed by reading or writing with the Address Register $=\$ 04, C 0=0$ and $C 1=1$ (see Table 1). It internally ANDs the pixel information with a bit from the register before the color palette selection, effectively enabling (HIGH) or disabling (LOW), the entire pixel plane. The Read Mask Register may be read or written at any time. RMR7 (Read Mask Register bit 7) corresponds to D7 (Data Bus bit 7).

## Blink Mask Register

The Blink Mask Register is accessed by reading or writing with the Address Register $=\$ 05, \mathrm{C} 0=0$ and $\mathrm{C} 1=1$ (see Table 1). Each register bit causes the corresponding pixel bit (PoP7) to internally switch between the input value and 0 at the blink rate specified in the Command Register. For this function to work, the corresponding enable bit in the Read Mask Register must be set HIGH. The Blink Mask Register may be read or written at any time. BMR7 (Blink Mask Register bit 7) corresponds to D7 (Data Bus bit 7).

## Test/Control Register

The Test/Control Register is accessed by reading or writing with the Address Register $=\$ 07, C 0=0$ and C1 $=1$ (see Table 1). This register allows the MPU to read the 8 input bits of the DAC. It may be written to or read by the MPU at any time, and is not initialized. The register bits are defined as follows:

| $D_{7}-D_{4}$ | DAC input data (one nibble) |
| :--- | :--- |
| $D_{3}$ | Upper (LOW) or Lower (HIGH) nibble select |
| $D_{2}$ | Blue enable |
| $D_{1}$ | Green enable |
| D0 | Red enable |

When writing to the register, upper four bits (D4-D7) are ignored.

To use the test/control register, the MPU writes to it, specifying the upper or lower nibble of the 8 -bit input information to the DAC. When the MPU reads the register, the four bits of color information from the DAC inputs are contained in the upper four bits of the register, and the lower four bits contain whatever was previously written to the register. Note that either the CLOCK must be slowed down to the MPU cycle time, or the same pixel and overlay data must be presented to the device during the entire MPU read cycle.

The red, green and blue enable bits are also used to specify the mode of writing color data to, and reading color data from, the IDT75C457. If all three enable bits are a logic zero, each write cycle to the color palette or the overlay palette loads eight bits of color data. During each read cycle of the color palette or the overlay palette, eight bits of color data are output onto the data bus. If a 24 -bit data bus is available, this enables three IDT75C457 to be accessed simultaneously.

If any of the red, green, blue bits are a logic one, the IDT75C457 assumes the MPU is reading or writing color information using red, green, blue cycles, such as are used on the IDT75C458. Setting the appropriate enable bit configures
the IDT75C457 to output or input color data only for the color read/write cycle corresponding to the enabled color. Thus, if the green enable bit is a logic one, and a red, green, blue write cycle occurred, the IDT75C457 would input data only during the green write cycle. If a red, green, blue read cycle occurred, the IDT75C457 would output data only during the green read cycle. Note that $\overline{\mathrm{CE}}$ must be a logic zero during each of the red, green, blue cycles. One, and only one, of the enable bits must be a logic one. This mode of operation is useful where only an 8 -bit data bus is available and the software drivers are written for RGB operation.


Figure 6. Command Register Designations


Figure 7. Read Mask Register Designations


Figure 8. Blink Mask Register Designations

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Value | Unit |
| :---: | :---: | :---: | :---: |
| Power Supplies |  |  |  |
| VAA | Measured to AGND | -0.5 to +7.0 | V |
| Input Voltage |  |  |  |
| Applied Voltage (2) | Measured to AGND | -0.5 to VAA +0.5 | V |
| Output |  |  |  |
| Applied Voltage (2) | Measured to AGND | -0.5 to VAA +0.5 | $\checkmark$ |
| Applied Current (2, 3, 4) | Externally forced | -1.0 to +6.0 | mA |
| Analog Output Short Circuit Duration | Analog output High to Agnd | Indef | S |
| Temperature |  |  |  |
| Operating | Military | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Ambient | Commercial | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage | Military | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Commercial | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

NOTES:
2523 tol 06

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect reliability. Absolute Maximum Ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
2. Applied voltage must be current limited to specified range.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current when flowing into the device.

DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{A A}$ | Power Supply | Measured to Agnd | 4.75 | 5.0 | 5.25 | V |
| IAA | Power Supply Current | VAA $=$ Typ., Static | - | 120 | - | mA |
| $\mathrm{VIH}^{(1)}$ | Input Voltage HIGH |  | 2.0 | - | $V_{A A}+0.5$ | V |
| VIL (1) | Input Voltage LOW |  | Agnd - 0.5 | - | 0.8 | V |
| VClH | Clock Input Voltage HIGH |  | VAA - 1.0 | - | $V_{A A}+0.5$ | V |
| VCIL | Clock Input Voltage LOW |  | Acat - 0.5 | - | Vín - 0.6 | $V$ |
| 1 IH | Input Current HIGH | VIN $=2.4 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{A}$ |
| 1 L | Input Current LOW | VIN $=0.4 \mathrm{~V}$ | - | - | -1 | $\mu \mathrm{A}$ |
| VOH | Output Voltage HIGH | VAA $=$ Min., $\mathrm{IOH}=-800 \mu \mathrm{~A}$ | 2.4 | - | - | V |
| VoL | Output Voltage LOW | $\mathrm{VAA}=\mathrm{Min} ., \mathrm{loL}=6.4 \mathrm{~mA}$ | - | - | 0.4 | V |
| loz | Output 3-State Current |  | - | - | 10 | $\mu \mathrm{A}$ |

NOTE:

1. All digital inputs except CLK and CLK.

## AC ELECTRICAL CHARACTERISTICS

Following conditions apply unless otherwise specified:
$\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (Commercial Temperature Range)
TA $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (Military Temperature Range)
$V A A=5.0 \mathrm{~V} \pm 5 \%$
TTL Inputs, $\mathrm{VIL}=0 \mathrm{~V}, \mathrm{VIH}=3 \mathrm{~V}$, rise/fall time $<5 \mathrm{~ns}$
CLK Inputs, V IH $=$ VAA $-1.0 \mathrm{~V}, \mathrm{VIL}=$ VAA -1.6 V , rise/fall time $<2 \mathrm{~ns}$
Timing reference points at $50 \%$ of signal swing

|  |  | '75C457-165 ${ }^{\text {(1) }}$ |  | 75C457-135 ${ }^{(1)}$ |  | '75C457-125 |  | 75C457.110 |  | 75C457-80 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| FCLK | Clock Frequency | - | 165 | - | 135 | - | 125 | - | 110 | - | 80 | MHz |
| FCLD | LD Clock Frequency | - | 41 | - | 34 | - | 32 | - | 28 | - | 20 | MHz |
| tcs | Control Set-up Time, C0, C1, R/W | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tCH | Control Hold Time, C0, C1, R/W | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns |
| tCEH | $\overline{\text { CE HIGH Time }}$ | 20 | - | 20 | - | 25 | - | 25 | - | 25 | - | ns |
| tCEL | CELOW Time | 30 | - | 30 | - | 50 | - | 50 | - | 50 | - | ns |
| tcezo | $\overline{\mathrm{CE}}$ to Data Bus Driven | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tced | $\overline{C E}$ to Data Valid | - | 30 | - | 30 | - | 50 | - | 50 | - | 75 | ns |
| tceoz | $\overline{C E}$ to Data Bus Hi-Z | - | 15 | - | 15 | - | 15 | - | 15 | - | 15 | ns |
| tWDS | Write Data Set-Up Time | 30 | - | 30 | - | 35 | - | 35 | - | 50 | - | ns |
| twDH | Write Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tCLKCY | Clock Cycle Time | 6 | - | 7.4 | - | 8 | - | 9 | - | 12 | - | ns |
| tCLKPL | Clock Pulse Width LOW | 2.8 | - | 3.0 | - | 3.2 | - | 4 | - | 5 | - | ns |
| tCLKPH | Clock Pulse Width HIGH | 2.8 | - | 3.0 | - | 3.2 | - | 4 | - | 5 | - | ns |
| tLDCY | LD Cycle Time | 24 | - | 29 | - | 31 | - | 35 | - | 50 | - | ns |
| tLDPH | LD Pulse Width HIGH | 10 | - | 12 | - | 13 | - | 15 | - | 20 | - | ns |
| tLDPL | LD Pulse Width LOW | 10 | - | 12 | - | 13 | - | 15 | - | 20 | - | ns |
| tPs | Pixel Data Set-up Time | 2 | - | 3 | - | 3 | - | 3 | - | 4 | - | ns |
| tPH | Pixel Data Hold Time | 1 | - | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| IAAD | Dynamic Supply Current Commercial Temp. | - | 270 | - | 250 | - | 230 | - | 210 | - | 190 | mA |
| IAAD | Dynamic Supply Current Military Temp. | - | - | - | - | - | 260 | - | 240 | - | 220 | mA |

NOTE:

1. 165 and 135 specification over commercial temperature only.

ANALOG OUTPUT DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Res | Resolution |  |  | - | 8 | - | bits |
| ILSB | LSB Current Size |  |  | - | 69.1 | - | $\mu \mathrm{A}$ |
| L. |  |  | 1 LSB Version | - | 1/2 | $\pm 1$ | LSB |
|  |  |  | 1/2 LSB Version | - | 1/4 | $\pm 1 / 2$ | LSB |
| LD |  |  | 1 LSB Version | - | 1/2 | $\pm 1$ | LSB |
|  |  |  | 1/2 LSB Version | - | 1/4 | $\pm 1 / 2$ | LSB |
| Voc | Output Compliance Voltage |  |  | -1.0 | - | 1.2 | V |
| RAOUT (2) | Output Impedance |  |  |  | 50 |  | k $\Omega$ |
| CAOUT (2) | Output Capacitance | $f=1 \mathrm{MHz}$, $\mathrm{lout}=0 \mathrm{~mA}$ |  |  | 8 | 12 | pF |
| Iref | Vref Input Current |  |  |  | 10 |  | $\mu \mathrm{A}$ |
| Em | Matching Error (DAC to DAC) |  |  | - | 2 | 5 | \% |
| PSRR | Power Supply Rejection Ratio |  |  | - | 50 | - | dB |
| Iw (1) | White Current | Measured to Blank |  | 17.69 | 19.05 | 20.40 | mA |
| IB(1) | Black Current | Measured to Blank |  | 0.95 | 1.44 | 1.90 | mA |
| Iblank | Blank Current IOr, IOb |  |  | 0 | 5 | 50 | $\mu \mathrm{A}$ |
| IBLANK (1) | Blank Current IOG |  |  | 6.29 | 7.62 | 8.96 | mA |
| IsYnc | Sync Current IOg |  |  | 0 | 5 | 50 | $\mu \mathrm{A}$ |

NOTES:

1. RSET $=523 \Omega$, $\mathrm{VREF}=1.235 \mathrm{~V}$
2. This parameter is guaranteed but not tested in production.

## ANALOG OUTPUT AC ELECTRICAL CHARACTERISTICS

Following conditions apply unless otherwise specified:
$\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (Commercial Temperature Range)
$\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (Military Temperature Range)
$V A A=5.0 \mathrm{~V} \pm 5 \%$
TTL Inputs, $\mathrm{VIL}=0.8 \mathrm{~V}, \mathrm{VIH}=2.0 \mathrm{~V}$, rise/fall time $<5 \mathrm{~ns}$
CLK Inputs, $\mathrm{VIH}=\mathrm{VAA}-1.0 \mathrm{~V}, \mathrm{VIL}=\mathrm{VAA}-1.6 \mathrm{~V}$, rise/fall time $<2 \mathrm{~ns}$
Timing reference points at $50 \%$ of signal swing

| Symbol | Parameter | 75C457-165 ${ }^{(3)}$ |  |  | 75C457-135 ${ }^{(3)}$ |  |  | 75C457-125 |  |  | 75C457-110 |  |  | 75C457-80 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Unit |
| Fclk | Clock Frequency | - | - | 165 | - | - | 135 | - | - | 125 | - | - | 110 | - | - | 80 | MHz |
| ivo | Video Output Delay Time | - | 15 | - | - | 15 | - | - | 15 | - | - | 15 | - | - | 15 | - | ns |
| ivt | Video Output Transition Time | - | 1.5 | - | - | 1.7 | - | - | 1.8 | - | - | 2 | - | - | 2 | - | ns |
| Is | Video Output Skew | - | 0 | <2 | - | 0 | <2 | - | 0 | <2 | - | 0 | <2 | - | 0 | <2 | ns |
| ts | Video Ouput Seting Time | - | 6 | - | - | 7 | - | - | 8 | - | - | 8 | - | - | 12 | - | ns |
| FT | Clock and Data Feedthrough | - | 50 | - | - | 50 | - | - | 50 | - | - | 50 | - | - | 50 | - | pV -s |
| GE | Glitch Energy | - | 50 | - | - | 50 | - | - | 50 | - | - | 50 | - | - | 50 | - | pV -s |
| CT | Crosstaik, DAC to DAC | - | 100 | - | - | 100 | - | - | 100 | - | - | 100 | - | - | 100 | - | pV -s |
| tve | Pipeline Delay | 9 | - | 9 | 9 | - | 9 | 9 | - | 9 | 9 | - | 9 | 9 | - | 9 | clock |
| tPLL | PLL Delay Time | - | 15 | - | - | 15 | - | - | 15 | - | - | 15 | - | - | 15 | - | ns |

NOTES:
2523 to 10

1. $C_{L}=10 \mathrm{pF}, 10 \%-90 \%$ points.
2. This parameter is guaranteed but not tested in production.
3. 165 and 135 MHz over commercial temperature range only.


Figure 9. Video I/O Timing Dlagram


2523 drw 13
Figure 10. MPU WRITE Timing Diagram


Figure 11. MPU READ Timing Diagram

## ORDERING INFORMATION



## FEATURES:

- $165 / 135 / 125 / 110 / 80 \mathrm{MHz}$ operating speed
- Fixed pipeline delay: 9 clock cycles
- 50 ns read access time
- Integral and differential linearity $<1 / 2$ LSB
- Triple 8-bit DACs
- $256 \times 24$ Dual-Ported Color Palette RAM
- $4 \times 24$ Dual-Ported Overlay Palette RAM
- Multiplexed TTL pixel and overlay inputs
- RS-343A compatible RGB outputs
- CEMOS ${ }^{\text {TM }}$ monolithic construction
- Single 5V power supply
- 84-pin PGA and PLCC packages
- Typical power dissipation: 1000 mW
- Pin- and function-compatible with Brooktree BT458
- Military product is compliant to MIL-STD-883, Class 8


## DESCRIPTION:

The IDT75C458 is a triple 8-bit video DAC with on-chip, dualported color palette memory. This chip is specifically designed for the display of high resolution color graphics. The architecture eliminates the ECL pixel interface by providing multiple TTL-compatible pixel ports and by multiplexing the pixel data on-chip.

The IDT75C458 supports up to 259 simultaneous colors from a palette of 16.8 million. Other features included on-chip are programmable blink rates, bit plane masking and blinking as well as a color overlay capability. The IDT75C458 generates RS-343A compatible red, green, and blue video outputs which are capable of directly driving a doubly terminated $75 \Omega$ coaxial cable.

The IDT75C458 military DACs are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS and PaletteDAC are trademarks of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS




## GENERAL INFORMATION:

The IDT75C458 triple 8-bit PaletteDAC is a highly integrated building block which interfaces a relatively low bandwidth frame buffer memory to an analog RS-343A, high bandwidth output. To decrease the frame buffer memory requirements, the IDT75C458 has a color lookup table (dual-port RAM) included on-chip. The basic functional blocks are the microprocessor bus interface, the frame buffer memory interface and multiplexer, a dual-port RAM with one R/W port and one high-speed R/O port and three 8 -bit video speed DACs.

## MICROPROCESSOR BUS INTERFACE

The IDT75C458 supports a standard microprocessor bus interface, allowing the MPU direct access to the internal control registers and color/overlay palettes. The dual-port color palette RAM and overlay registers allow color updating without contention with the display refresh process.

The bus interface consists of eight bidirectional data pins, $D_{0}-D_{7}$, with two control inputs, $C 0$ and $C 1$, a read/write direction input, $R / \bar{W}$, and a clock input, $\overline{\mathrm{CE}}$. All data and control information are latched on the falling edge of $\overline{\mathrm{CE}}$, as shown in Figure 3. All accesses to the chip are controlled by the data in the address register combined with the control inputs $\mathrm{C} 0, \mathrm{C} 1$ and $\mathrm{R} / \overline{\mathrm{W}}$, depicted in the Truth Table (Table 1).

An access to a control register requires writing a 4 through 7 into the address register $(\mathrm{CO}=\mathrm{C} 1=0)$ and then writing or reading data to the selected register $(C 0=0, C 1=1)$. When accessing the control registers, the address register is not changed, facilitating read-modify-write operations. If an invalid address is loaded into the address register, data written is ignored or invalid data is read out.

It is also possible to access the color palette information. The palette is organized as 256 addresses with 8 bits of red, blue and green information. Additionally, there are four extra addresses assigned to overlay information, yielding a total memory size of $260 \times 24$.

Access to the palette entries is, again, through the address register. The desired palette address is loaded into the address register, C 0 and C 1 are modified to point to the color palette or overlay and the information is read or written. In this case, however, an internal counter is used to access the red, green or blue color information. The first color palette or overlay access reads or writes red. The next access is for green, while the third access is for blue. After the third access, the address register is incremented, allowing the reading or writing of the red information of the next palette address. When writing, red and green information is temporarily stored in registers and, during the blue cycle, all 24 bits are written.

The internal counter is reset by an access to the address or any of the control registers. After setting the address register, it is possible to read or write the entire palette without accessing the address register again. Some care is needed; only continuous reads or writes are allowed and it is not possible to switch between the color palette and overlay.

The color palette RAM and overlay registers are dual-ported which allows simultaneous access from the MPU port ( $D_{0}-D_{7}$ ) and the pixel port $\left(P_{0}-P_{7}\{A-E\}\right)$. If the pixel port is reading the same palette entry as the MPU is writing, it is possible that the DAC output may be invalid. It is recommended that the palette and overlay entries be updated during the blanking time.

| ADDRESS REGISTER <br> DATA | C1 | C0 | ACCESS |
| :---: | :---: | :---: | :--- |
| X | 0 | 0 | Address Register |
| $\$ 00-\$ F F$ | 0 | 1 | Color Palette |
| $\$ 00$ | 1 | 1 | Overlay Color 0 |
| $\$ 01$ | 1 | 1 | Overlay Color 1 |
| $\$ 02$ | 1 | 1 | Overlay Color 2 |
| $\$ 03$ | 1 | 1 | Overlay Color 3 |
| $\$ 04$ | 1 | 0 | Read Mask Register |
| $\$ 05$ | 1 | 0 | Blink Mask Register |
| $\$ 05$ | 1 | 0 | Command Register |
| $\$ 07$ | 1 | 0 | Test Register |

## NOTE:

Control input $\mathrm{CO}=1$ enables the internal counter which accesses the red, green and blue colors individually and increments the address counter after the blue access. $\mathrm{CO}=0$ disables auto-increment of the address register allowing read-modify-write operations.

## Table 1. Truth Table for MPU Operations

## FRAME BUFFER INTERFACE

The frame buffer interface consists of five 8-bit input ports which correspond to five consecutive pixels. In addition, there are two extra bits per port which may be used for overlay information. To reduce the bandwidth requirements for the pixel data, the IDT75C458 latches 4 or 5 pixels (the multiplex factor is programmable to 4 or 5 by bit 7 of the command register) on each rising edge of $\overline{\mathrm{LD}}$. The color and overlay information is internally multiplexed at the pixel clock frequency, CLK, and sequentially output. This arrangement allows pixel data to be transferred at a rate 4 or 5 times slower than the pixel clock. Typically, $\overline{\mathrm{LD}}$ is the pixel clock divided by 4 or 5 and is used to clock data out of the frame buffer memory.

As shown in Figure 2, sync, blank, color and overlay information are latched on the rising edge of $\overline{L D}$. Up to 40 bits of color information are input through $P_{0}-P_{7}\{A-E\}$ and up to 10 bits of overlay information are input through $\mathrm{OL}_{0}-O L_{1}\{A-E\}$. Both sync and blank have separate inputs, SYNC and BLANK, respectively. The IDT75C458 outputs color information on each clock cycle. Four or five pixels are output sequentially, beginning with the $\{A\}$ information, then the $\{\mathrm{B}\}$ information, until the cycle is completed with the $\{D\}$ or $\{E\}$ information. In this configuration, sync and blank times are limited to multiples of four or five clock cycles.

The multiplexing factor, $4: 1$ or $5: 1$, is programmable from the command register, bit 7 . In the $4: 1$ mode, the $\{E\}$ color and overlay inputs are not used and the LD clock should be CLOCK divided by 4. The $\{E\}$ color and overlay inputs must be connected to a valid logic level.

The overlay inputs ( $\mathrm{OL}_{0}-\mathrm{OL}_{1}$ ) have the same timing as the pixel inputs ( $\mathrm{P}_{0}-\mathrm{P}_{7}$ ). It is possible to use additional bit planes or external logic to control the overlay selection for cursor generation.

## INTERNAL MULTIPLEXING

$\overline{\mathrm{LD}}$ is typically CLK divided by four or five and it latches color and overlay information on every rising edge, independent of CLK. A digital PLL allows $\overline{\mathrm{LD}}$ to be phase independent of CLK. The only restriction is that only one rising edge of $\overline{L D}$ is allowed to occur per four ( $4: 1$ multiplexing) or five ( $5: 1$ multiplexing) CLK cycles.

## Color Palette

On the rising edge of each CLK cycle, eight bits of color information ( $\mathrm{P}_{0}-\mathrm{P}_{7}$ ) and two bits of overlay information ( $\mathrm{OL}_{0}-\mathrm{OL}_{1}$ ) for each pixel are processed by the read mask, blink mask and command registers. This information provides the address to the dualport color palette RAM. Note that $P_{0}$ is the LSB when addressing the color palette RAM. The value stored at a selected address determines the displayed color. In this way, 8 bits of information can select from a palette of over 16 million with 256 simultaneous displayed colors (plus 3 overlay colors). Through the use of the control register, individual bit planes may be enabled or disabled for display and/or blinked at one of four blink rates and duty cycles.

The blink timing is based on vertical retrace intervals which are defined by at least $256 \overline{\mathrm{LD}}$ cycles since the last falling edge of BLANK. The color changes during this normally blanked time.

The processed pixel data is then used to select which color palette entry or overlay register is used to provide color information. Table 2 illustrates the truth table used for color selection.

| CR6 | $\mathrm{OL}_{1}$ | $\mathrm{OL}_{\mathbf{0}}$ | $\mathrm{P}_{7}-\mathrm{P}_{\mathbf{0}}$ | PALETTE ENTRY |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 0 | $\$ 00$ | Color palette entry $\$ 00$ |
| 1 | 0 | 0 | $\$ 01$ | Color palette entry $\$ 01$ |
|  | $\cdot$ |  |  | $\cdot$ |
|  | $\cdot$ |  |  | $\cdot$ |
| 1 | 0 | 0 | $\$ \mathrm{FF}$ | Color palette entry $\$ \mathrm{FF}$ |
| 0 | 0 | 0 | $\$ \times x$ | Overlay color 0 |
| x | 0 | 1 | $\$ \times \mathrm{x}$ | Overlay color 1 |
| x | 1 | 0 | $\$ \times \mathrm{x}$ | Overlay color 2 |
| x | 1 | 1 | $\$ \mathrm{xx}$ | Overlay color 3 |

NOTE:
CR6 is bit 6 of the Command Register.
Table 2. Palette and Overlay Select

## Video Generation, DACs

On every CLK cycle, the selected 24 bits of color information ( 8 bits each of red, green and blue) from the Color Palette RAM are presented to the three 8-bit D/A converters. The IDT75C458 uses a $5 \times 3$ segmented approach where the five MSBs of the input data are decoded into a parallel "Thermometer" code which produces thirty two "course" output levels. The remaining three LSBs of input data drive three binary weighted current switches with a total contribution of one-thirty second of full scale. The MSB and LSB currents are summed at the output to produce 256 levels.

The SYNC and BLANK inputs are pipelined to maintained synchronization with the pixel data. Both inputs drive appropriately weighted current switches which are summed at the output of the DACs to produce the specific output levels required by RS-343, as shown in Figure 3. Note that the sync information is only available at the $1 \mathrm{O}_{\mathrm{G}}$ (green) output and that the input data to the DAC sums with the sync current. Table 3 details the output levels associated with SYNC, BLANK and data.

## Monitor Interface

The analog outputs of the IDT75C458 are high-impedance current sources which are capable of directly driving a doubly terminated $75 \Omega$ coaxial cable to standard video levels. A typical output circuit is shown in Figure 4.

| Description | $\mathbf{S}$ | $\mathbf{B}$ | DAC <br> data | $10_{\mathrm{a}}(\mathrm{mA})$ | $1 \mathrm{O}_{\mathbf{R}}, 1 \mathrm{IO}_{\mathbf{B}}$ <br> $(\mathrm{mA})$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| WHITE | 1 | 1 | $\$ F F$ | 26.67 | 19.05 |
| DATA | 1 | 1 | data | data+9.05 | data+1.44 |
| DATA \& SYNC | 0 | 1 | data | data +1.44 | data+1.44 |
| BLACK | 1 | 1 | $\$ 0$ | 9.05 | 1.44 |
| BLACK \& SYNC | 0 | 1 | $\$ 0$ | 1.44 | 1.44 |
| BLANK | 1 | 0 | $X$ | 7.62 | 0 |
| SYNC | 0 | 0 | X | 0 | 0 |

NOTE:

Typical values with full scale $1 O G=26.67 \mathrm{~mA}$. $\mathrm{RSET}=523 \Omega$ VREF $=1.235 \mathrm{~V}$. S is SYNC, B is BLANR.

Table 3. VIdeo Output Truth Table


Figure 1. Composite Video Output Waveform


Figure 2. Pixel Timing


Figure 3. Data Bus Timing


Figure 4. Typical Application

## PIN DESCRIPTIONS

| Pin name | DESCRIPTION |
| :---: | :---: |
| DATA BUS |  |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | 8-bit, bidirectional data bus. Data is input and output over this bus and the flow is controlled by $R / W$ and $\overline{C E} . D_{7}$ is the most significant bit. |
| CE | Chip Enable input. The chip is enabled when this control pin is LOW. During a write cycle (R/W LOW), the data present on $D_{0}-D_{7}$ is internally latched on the LOW-to-HIGH transition of this pin. |
| R/W | Read/Write Control input. The Read/Write input is latched on the HIGH-to-LOW transition of CE and determines the direction of the bidirectional data bus $D_{0}-D_{7}$. If R/W is HIGH during the falling edge of $\overline{C E}$, a read cycle occurs. If $R / W$ is $L O W$ during the falling edge of $\overline{C E}$, a write cycle occurs and, additionally. $D_{0}-D_{7}$ are latched on the rising edge of CE . |
| C0, C1 | Register Control inputs. CO and C1 determine which register or palette entry is accessed during a read or write cycle. These inputs are latched on the HIGH-to-LOW transition of CE. |
| PIXEL |  |
| CLK, CLK | Pixel Clock inputs. These inputs are differential and may be driven by ECL operating from a +5 V supply. The clock frequency is normally the system pixel clock rate. |
| LD | Load Clock input. The Load Clock is normally CLK divided by 4 or 5 (determined by the Control Register, bit 7). The pixel data, $P_{0}-P_{7}$ $\{\mathrm{A}-\mathrm{E}\}$ and $\mathrm{OL}_{0}-\mathrm{OL}_{1}\{\mathrm{~A}-\mathrm{E}\}$, BLANK and SYNC are internally latched on the LOW-to-HIGH transition of DD . |
| $P_{0}-P_{7}\{A-E\}$ | Pixel Input Data. These inputs provide the address input to the color palette RAM. The data stored at a particular address is the color output by the DAC. Four or five consecutive pixels, as determined by bit 7 in the Command Register, are internally latched on the LOW-to-HIGH transition of LD. The pixels are output sequentially, first $\{\mathrm{A}\}$ then $\{\mathrm{B}\}$. After all four or five pixels have been output, the cycle repeats. Unused inputs must be connected to a valid logic level. |
| $\mathrm{OL}_{0}-\mathrm{OL}_{1}\{\mathrm{~A}-\mathrm{E}\}$ | Pixel Overlay Inputs. The Overlay inputs have the same timing as $P_{0}-P_{7}$ and select between either the color palette or the overlay palette. When the overlay palette is selected, the pixel information $P_{0}-P_{7}\{A-E\}$ is ignored. Bit 6 of the command register determines if Overlay $=0$ displays overlay color 0 or the color palette entry. See Table 2 for details. |
| BLANR | Composite Blank Input. A LOW on this input forces the analog outputs $\left(1 \mathrm{O}_{\mathrm{B}}, 1 \mathrm{O}_{\mathrm{G}}, 1 \mathrm{O}_{\mathrm{B}}\right)$ to the blanking level. The BLANK input is internally latched on the LOW-to-HIGH transition of LD. This input overrides all other pixel information. |
| $\overline{\text { SYNC }}$ | Composite Sync Input. A LOW on this input subtracts approximately 7 mA from the $1 \mathrm{O}_{\mathrm{G}}$ analog output and overrides no other pixel information. For the correct SYNC level, this input should be LOW only when BLANR is also LOW. The SYNC input is internally latched on the LOW-to-HIGH transition of LD. |
| ANALOG |  |
| $\mathrm{A}_{\text {GND }}$ | Analog Ground Power Supply, OV. |
| $V_{\text {AA }}$ | Analog Power Supply, 5V. |
| $V_{\text {REF }}$ | Voltage Reference Input, 1.235V. This inputsupplies a reference voltage for the DAC circuitry. Care must be taken to correctly decouple this voltage because noise on this pin will couple directly to the DAC outputs. |
| FS ADJ | Full-Scale Adjust Input. The current flowing from this pin to $A_{G N D}$ is directly proportional to the full-scale analog output current. Normally, a resistor is connected between this pin and $A_{G N D}$. The voltage on this pin is approximately equal to $V_{\text {REF }}$. The relationship between the full-scale output current and RSET is: <br> $1 \mathrm{O}_{\mathrm{G}}(\mathrm{mA})=11.294 \times \mathrm{V}_{\text {REF }}(\mathrm{V}) / \mathrm{RSET}(\mathrm{K} \Omega)$ <br> $10_{R}, 10_{\mathrm{B}}(\mathrm{mA})=8.067 \times \mathrm{V}_{\text {REF }}(\mathrm{N} / \mathrm{RSET}(\mathrm{K} \Omega)$ |
| $10_{G}, 10_{R}, 10_{B}$ | Green, Red and Blue DAC current outputs. |
| COMP | Compensation Input. This pin provides the ability to compensate the internal reference operational amplifier. |

## INTERNAL REGISTERS

## Command Register

The Command Register is accessed by reading or writing with the Address Register $=\$ 06, C 0=0$ and $C 1=1$ (see Table 1). It provides control over multiplexing and blink rate selection. The Command Register may be read or written at any time. CR7 (Command Register bit 7) corresponds to D7 (Data Bus bit 7).

| CRO | $\mathrm{OL}_{0}$ display enable. This bit is ANDed internally with the data from $\mathrm{OL}_{0}$ prior to the palette selection. If CRO is LOW, the internal OLo bits are set LOW allowing only overlay colors 0 and 2 to be selected. |
| :---: | :---: |
| CR1 | OL ${ }_{1}$ display enable. This bit is ANDed internally with the data from $\mathrm{OL}_{1}$ prior to the palette selection. If CR1 is LOW, the internal OL, bits are set LOW allowing only overlay colors 0 and 1 to be selected. |
| CR2 | $\mathrm{OL}_{0}$ blink enable. If this bit is set HIGH, the $\mathrm{OL}_{0}$ bit is internally switched between the value input and 0 at the rate specified by the CR4 and CR5 bits. CRO must be set HIGH for this function. |
| CR3 | OL blink enable. If this bit is set HIGH, the OL, bit is internally switched between the value input and 0 at the rate specified by the CR4 and CR5 bits. CR1 must be set HIGH for this function. |
| CR4, CR5 | Blink Rate Select. These bits select blink rates based on Vertical Sync cycles, defined as more than 256 $\overline{\mathrm{LD}}$ cycles during BLANK. |
| CR6 | Color Palette RAM enable. This bit specifies whether to use the Color Palette or the Overlay Palette when $\mathrm{OL}_{0}=\mathrm{OL}_{1}=\mathrm{LOW}$. |
| CR7 | Multiplex Select. This bit selects between $4: 1$ (CR7 $=0$ ) or $5: 1(C R 7=1)$ multiplexing. When using 4:1 multiplexing, the $\{E\}$ inputs are never used and must be connected to a valid logic level. |

## Read Mask Register

The Read Mask Register is accessed by reading or writing with the Address Register $=\$ 04, \mathrm{C}=0$ and $\mathrm{C} 1=1$ (see Table 1). It internally ANDs the pixel information with a bit from the register before the color palette selection, effectively enabling (HIGH) or disabling (LOW) the entire pixel plane. The Read Mask Register may be read or written at any time. RMR7 (Read Mask Register bit 7) corresponds to D7 (Data Bus bit 7).

## Blink Mask Register

The Blink Mask Register is accessed by reading or writing with the Address Register $=\$ 05, \mathrm{C} 0=0$ and $\mathrm{C} 1=1$ (see Table 1). Each register bit causes the corresponding pixel bit ( $P_{0}-P_{7}$ ) to internally switch between the input value and 0 at the blink rate specified in the Command Register. For this function to work, the corresponding enable bit in the Read Mask Register must be set HIGH. The Blink Mask Register may be read or written at any time. BMR7 (Blink Mask Register bit 7) corresponds to $\mathrm{D}_{7}$ (Data Bus bit 7).

## Test Register

The Test Register is accessed by reading or writing with the Address Register $=\$ 07, \mathrm{C} 0=0$ and $\mathrm{C} 1=1$ (see Table 1). This register allows the MPU to read the 24 input bits of the DACs. The register bits are defined below.

| TR7-TR4 | Read data (one nibble of red, blue or green) |
| :--- | :--- |
| TR3 | Upper (LOW) or Lower (HIGH) nibble select |
| TR2 | Blue enable |
| TR1 | Green enable |
| TR0 | Red enable |

The desired DAC is selected by setting only one color enable bit $\left(D_{0}-D_{2}\right)$ HIGH and the upper or lower nibble is selected with $D_{3}$. After this write operation, a subsequent read yields the DAC data on $D_{7}-D_{4}$ and the previously written enable data on $D_{0}-D_{3}$. For a correct read, pixel and overlay data must remain constant for the entire MPU read cycle. When BLANK is asserted, the Test Register information $D_{7}-D_{4}$ will be forced to zero. TR7 (Test Register bit 7) corresponds to $D_{7}$ (Data Bus bit 7).


## COMMAND REGISTER DESIGNATIONS



READ MASK REGISTER DESIGNATIONS


BLINK MASK REGISTER DESIGNATIONS

## ABSOLUTE MAXIMUM RATINGS (1)

| SYMBOL | RATING | VALUE | UNIT |
| :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |
| $\mathrm{V}_{\text {AA }}$ | Measured to $\mathrm{A}_{\text {GNO }}$ | -0.5 to +7.0 | V |
| INPUT VOLTAGE |  |  |  |
| Applied Voltage ${ }^{(2)}$ | Measured to $A_{\text {GND }}$ | -0.5V to $V_{A A}+0.5$ | V |
| OUTPUT |  |  |  |
| Applied Voltage ${ }^{(2)}$ | Measured to AGND | -0.5 V to $\mathrm{V}_{\text {AA }}+0.5$ | V |
| Appliged Current ${ }^{(2,3,4)}$ | Entrranlij forced | -1.0 to +6.0 | mA |
| Short Circuit Duration | Single output High to $A_{G N D}$ | Indefinite | - |
| TEMPERATURE |  |  |  |
| Operating, Ambient | Military | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
|  | Commercial | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage | Military | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Commercial | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect reliability. Absolute Maximum Ratings are limiting values applied individualiy while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
2. Applied voltage must be current limited to specified range.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current when flowing into the device.

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | min. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {AA }}$ | Power Supply | Measured to $A_{\text {GND }}$ | 4.75 | 5.0 | 5.25 | V |
| ${ }^{\text {A }}$ A | Power Supply Current | $V_{A A}=$ Typ., Static | - | 200 | - | mA |
| $\mathrm{V}_{\mathrm{H}}{ }^{(1)}$ | Input Voltage HIGH |  | 2.0 | - | $V_{A A}+0.5$ | V |
| $\mathrm{V}_{\mathrm{L}}{ }^{(1)}$ | Input Voltage LOW |  | $\mathrm{A}_{\text {GND }}-0.5$ | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{CIH}}$ | Clock Input Voltage HIGH |  | $V_{\text {AA }}-1.0$ | - | $\mathrm{V}_{\text {AA }}+0.5$ | V |
| $\mathrm{V}_{\text {clu }}$ | Clock Input Voltage LOW |  | $\mathrm{A}_{\text {GNO }}-0.5$ | - | $\mathrm{V}_{A A}-1.6$ | V |
| ${ }_{\text {IH }}$ | Input Current HIGH | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{A}$ |
| ILL | Input Current LOW | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | - | - | -1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage HIGH | $V_{A A}=$ Min., $\mathrm{IOH}=-800 \mu \mathrm{~A}$ | 2.4 | - | - | $V$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Voltage LOW | $V_{A A}=$ Min., $\mathrm{l}_{\text {OL }}=6.4 \mathrm{~mA}$ | - | - | 0.4 | $\checkmark$ |
| loz | Output 3-State Current |  | - | - | 10 | $\mu \mathrm{A}$ |

NOTE:

1. All digital inputs except CLK and CLK.

## AC ELECTRICAL CHARACTERISTICS

Following conditions apply unless otherwise specified:
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (Commercial Temperature Range)
$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (Military Temperature Range)
$V_{A A}=5.0 \mathrm{~V} \pm 5 \%$
TTL Inputs, $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.0 \mathrm{~V}$, rise/fall time $<5 \mathrm{~ns}$
CLK Inputs, $V_{H H}=V_{A A}-1.0 \mathrm{~V}, V_{I L}=V_{A A}-1.6 \mathrm{~V}$, rise/fall time $<2 n s$
Timing reference points at $50 \%$ of signal swing
Analog Output Load $\leq 10 \mathrm{pF}$
$\mathrm{D}_{0}-\mathrm{D}_{7}$ Output Load $\leq 50 \mathrm{pF}$

| $\mathrm{D}_{0}-\mathrm{D}_{7}$ Output Load $\leq 50 \mathrm{pF}$ |  | IDT75C458-165 ${ }^{(1)}$ |  | IDT75C458-135 ${ }^{(1)}$ |  | IDT75C458-125 |  | IDT75C458-110 |  | IDT75C458-80 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN. | MAX. | MIN. | MAX. | min. | MAX. | MIN. | max. | MIN. | MAX. | UNIT |
| $\mathrm{F}_{\text {CLK }}$ | Clock Frequency | - | 165 | - | ${ }^{135}$ | - | 125 | - | 110 | - | 80 | MHz |
| $\mathrm{F}_{\text {LD }}$ | LD Clock Frequency | - | 41 | - | 34 | - | 32 | - | 28 | - | 20 | MHz |
| ${ }^{\text {t }}$ S | Control Set-up Time; C0, C1, R/W | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {t }}{ }_{\text {ch }}$ | Control Hold Time; C0, C1, R/W | 15 | - | 15. | * | 15 | - | 15 | - | 15 | - | ns |
| ${ }^{\text {cher }}$ | CE HIGH Time | 20 | - | 20 | - | 25 | - | 25 | - | 25 | - | ns |
| ${ }^{\text {chel }}$ | CE LOW Time | 30 | - | 30. | - | 50 | - | 50 | - | 50 | - | ns. |
| $\mathrm{t}_{\text {cezo }}$ | $\overline{C E}$ to Data Bus Driven | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| ${ }^{\text {c }}$ CED | $\overline{C E}$ to Data Valid | - | 30 | $\cdots$ | 30 | - | 50 | - | 50 | - | 75 | ns |
| ${ }^{\text {cteoz }}$ | $\overline{\text { CE }}$ to Data Bus HI-Z | - | 15 | $\stackrel{+}{4}$ | 15 | - | 15 | - | 15 | - | 15 | ns |
| ${ }^{\text {w }}$ WDS | Write Data Set-up Time | 30 | - | +30 | - | 35 | - | 35 | - | 50 | - | ns |
| $\mathrm{t}_{\text {WOH }}$ | Write Data Hold Time | 0 | -\% | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {CLKCY }}$ | Clock Cycle Time | 6 | - | 7.4 | - | 8 | - | 9 | - | 12 | - | ns |
| ${ }^{\text {ctLKPL }}$ | Clock Pulse Width LOW | 2.8 | - | 3.0 | - | 3.2 | - | 4 | - | 5 | - | ns |
| $t_{\text {CLKPH }}$ | Clock Pulse Width HIGH | 2.8 | 4 | 3.0 | - | 3.2 | - | 4 | - | 5 | - | ns |
| $\mathrm{t}_{\text {LDCY }}$ | [D Cycle Time | 24 | - | 29 | - | 31 | - | 35 | - | 50 | - | ns |
| ${ }^{\text {L }}$ LDPH | LD Pulse Width HIGH | 10 | - | 12 | - | 13 | - | 15 | - | 20 | - | ns |
| $\mathrm{t}_{\text {LDPL }}$ | LD Pulse Width LOW | 10. | \% - | 12 | - | 13 | - | 15 | - | 20 | - | ns |
| $\mathrm{t}_{\text {PS }}$ | Pixel Data Set-up Time | 2. | \% | 3 | - | 3 | - | 3 | - | 4 | - | ns |
| $\mathrm{t}_{\mathrm{PH}}$ | Pixel Data Hold Time | 4 | - | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| $t_{\text {AAD }}$ | Dynamic Supply Current Commercial Temp. | - | \% 450 | - | 425 | - | 400 | - | 380 | - | 360 | mA |
| $t_{\text {AAD }}$ | Dynamic Supply Current Military Temp. | $\cdots$ | - | - | - | - | 450 | - | 430 | - | 410 | mA |

## NOTE:

1. 165 and 135 MHz specified over commercial temperature only.

ANALOG OUTPUT DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Res | Resolution |  |  | - | 8 | - | bits |
| ILSB | LSB Current Size |  |  | - | 69.1 | - | $\mu \mathrm{A}$ |
| $\mathrm{L}_{1}$ |  |  | 1 LSB VERSION | - | 1/2 | $\pm 1$ | LSB |
|  |  |  | 1/2 LSB VERSION | - | 1/4 | $\pm 1 / 2$ | LSB |
| $L_{\text {D }}$ |  |  | 1 LSB VERSION | - | 1/2 | $\pm 1$ | LSB |
|  |  |  | 1/2 LSB VERSION | - | 1/4 | $\pm 1 / 2$ | LSB |
| $V_{0 c}$ | Output Compliance Voltage |  |  | -1.0 | - | 1.2 | V |
| $\mathrm{R}_{\text {AOUT (2) }}$ | Output Impedance |  |  |  | 50 |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {AOUT (2) }}$ | Output Capacitance | $f=1 \mathrm{MHz}, \mathrm{l}_{\text {OUT }}=0 \mathrm{~mA}$ |  |  | 8 | 12 | pF |
| $\mathrm{I}_{\text {REF }}$ | $\mathrm{V}_{\text {REF }}$ Input Current |  |  |  | 10 |  | $\mu \mathrm{A}$ |
| $\mathrm{E}_{\mathrm{M}}$ | Matching Error (DAC to DAC) |  |  | - | 2 | 5 | \% |
| PSRR | Power Supply Rejection Ratio |  |  | - | 50 | - | dB |
| ${ }^{W}{ }^{(1)}$ | White Current | Measured to Blank |  | 17.69 | 19.05 | 20.40 | mA |
| ${ }^{1} w^{(1)}$ | White Current | Measured to Black |  | 16.74 | 17.62 | 18.50 | mA |
| $\mathrm{I}_{8}{ }^{(1)}$ | Black Current | Measured to Blank |  | 0.95 | 1.44 | 1.90 | mA |
| I BLANK | Blank Current $1 \mathrm{O}_{\mathrm{R}}, 1 \mathrm{O}_{\mathrm{B}}$ |  |  | 0 | 5 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {BLANK }}{ }^{(1)}$ | Blank Current $1 \mathrm{O}_{\mathrm{G}}$ |  |  | 6.29 | 7.62 | 8.96 | mA |
| $\mathrm{I}_{\text {SYNC }}$ | Sync Current IOG |  |  | 0 | 5 | 50 | $\mu \mathrm{A}$ |

NOTE:

1. $R_{\text {SET }}=523 \Omega, V_{\text {REF }}=1.235 \mathrm{~V}$
2. This parameter is guaranteed but not tested in production.

## ANALOG OUTPUT AC ELECTRICAL CHARACTERISTICS

Following conditions apply unless otherwise specified:
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (Commercial Temperature Range)
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (Military Temperature Range)
$V_{A A}=5.0 \mathrm{~V} \pm 5 \%$
TTL Inputs, $\mathrm{V}_{\mathrm{L}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=2.0 \mathrm{~V}$, rise/fall time $<5 \mathrm{~ns}$
CLK Inputs, $\mathrm{V}_{\mathbb{H}}=\mathrm{V}_{A A}-1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{A A}-1.6 \mathrm{~V}$, rise/fall time $<2 \mathrm{~ns}$
Timing reference points at $50 \%$ of signal swing

|  |  | IDT75C458-165 ${ }^{(3)}$ |  |  | IDT75C458-135 ${ }^{(3)}$ |  |  | IDT75C458-125 |  |  | IDT75C458-110 |  |  | IDT75C458-80 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN. | TYP. | Max. | MIN. | TYP. | MaX. | min. | TYP. | max. | MIN. | TYP. | MAX | MIN. | TYP. | MAX. | UNIT |
| $\mathrm{F}_{\text {CLK }}$ | Clock Frequency | - | - | 165 | - | - | 135 | - | - | 125 | - | - | 110 | - | - | 80 | MHz |
| $\mathrm{t}_{\mathrm{vD}}$ | Video Output Delay Time | - | 15 | - | - | 15 | $\rightarrow$ | - | 15 | - | - | 15 | - | - | 15 | - | ns |
| $t^{\text {vt }}$ | Video Output Transition Time | - | 1.5 | - | - | 17 | - | - | 1.8 | - | - | 2 | - | - | 2 | - | ns |
| $t_{s}$ | Video Output Skew (1) | - | 0 | <2 | - | 0 | <2 | - | 0 | $<2$ | - | 0 | <2 | - | 0 | <2 | ns |
| ${ }^{\text {t }}{ }_{\text {I }}{ }^{(2)}$ | Video Output Settling Time | - | 6 | 4 | $\rightarrow$ | 7 | - | - | 8 | - | - | 8 | - | - | 12 | - | ns |
| $\mathrm{FT}^{(2)}$ | Clock and Data Feedthrough | - | 50 | - | - | 50 | - | - | 50 | - | - | 50 | - | - | 50 | - | pV -s |
| $\mathrm{G}_{\mathrm{E}^{(2)}}$ | Glitch Energy | - | 50 | - | - | 50 | - | - | 50 | - | - | 50 | - | - | 50 | - | pV -s |
| $\mathrm{CT}^{(2)}$ | Crosstalk, DAC to DAC | $\stackrel{ }{ }$ | 100 | - | - | 100 | - | - | 100 | - | - | 100 | - | - | 100 | - | pV -s |
| $\mathrm{t}_{\mathrm{vp}}$ | Pipeline Delay | 9 | - | 9 | 9 | - | 9 | 9 | - | 9 | 9 | - | 9 | 9 | - | 9 | clock |

## NOTES:

1. $C_{L}=10 \mathrm{pF}, 10 \%-90 \%$ points
2. This parameter is guaranteed but not tested in production.
3. 165 and 135 MHz specified over commercial temperature range only.


Figure 5. Video I/O Timing Diagram


Figure 6. MPU WRITE Timing Diagram


Figure 7. MPU READ Timing Diagram

## ORDERING INFORMATION



## FEATURES:

- 8-bit resolution
- 30 MSPS conversion rate
- Guaranteed no missing codes
- Pin- and function-compatible with TRW 1048
- Low power consumption: 500 mW
- Extended analog input range
- On-chip EDC (Error Detection and Correction)
- Improved output logic HIGH drive, no pull-up needed
- No sample and hold required
- Differential Phase < 1 Degree
- Differential Gain < $2 \%$
- Selectable output formats
- TTL-compatible
- Available in 28-pin CERDIP and LCC
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing \#5962-88743 is listed for this function


## DESCRIPTION:

The IDT75C48 is a 30 MegaSample per Second (MSPS), fully parallel, 8-bit Flash Analog to Digital Converter. The wide input analog bandwidth of 10 MHz permits the conversion of analog input signals with full-power frequency components up to this limit with no input sample and hold. Low power consumption due to CEMOS $^{\text {im }}$ processing, virtually eliminates thermal considerations. The IDT75C48 is available in 28-pin plastic and hermetic DIPs and a 28-pin LCC.

The IDT75C48 consists of a reference voltage generator, 255 comparators, encoding and EDC (Error Detection and Correction) logic and an output data register. A single clock starts the conversion process and controls all internal operations. Two control inputs allow the output coding format to be programmed for straight binary or offset two's complement in either the true or inverted form.

The IDT75C48 military Flash A/D Converters are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology. Inc.

## PIN CONFIGURATIONS

| $\mathrm{D}_{1}(\mathrm{MSB}) \square^{1}$ | 28 | $\square$ NMINV |
| :---: | :---: | :---: |
| D2 $\square^{2}$ | 27 | $\square R$ м |
| D3 $\square^{3}$ | 26 | $\mathrm{RB}^{\text {a }}$ |
| D4 $\square_{4}$ | 25 | $\square \mathrm{AGND}$ |
| DGnd 5 | 24 | $\square \mathrm{VIN}$ |
| Vcc 6 | 23 | VIN |
| Vee $\square^{7}$ | D28-1 22 | $\square \mathrm{V}$ IN |
| Vee $\square^{6}$ | 21 | ViN |
| Vee $\square^{9}$ | 20 | $\square \mathrm{VIN}$ |
| Vcc $\square_{10}$ | 19 | $\square \mathrm{AGND}$ |
| Dgno 11 | 18 | $\square \mathrm{Rt}$ |
| NLINV 12 | 17 | CONV |
| D5 $\square_{1} 13$ | 16 | Ds (LSB) |
| D6 14 | 15 | $\mathrm{D}_{7}$ |
|  | DIP TOP VIEW | 2579 drw 02 |

## GENERAL INFORMATION

The IDT75C48 has four functional sections: a comparator array, a reference voltage generator, encoding logic with EDC and output logic. The comparator array compares the input signal with 255 reference voltages to produce an N-of - 255 code. This is sometimes called a "Thermometer"code because all of the comparators with their reference voltage less than the input signal will be "on" while those with their reference above the input will be "off".

The reference voltage generator consists of a string of precisely matched resistors which generate the 255 voltages needed by the comparators. The voltages at the ends of the resistor string set the maximum and minimum conversion range and are typically 0 V and -2 V , respectively.

The encoding logic converts the "Thermometer" code into binary or offset two's complement numbers and can invert eithercode. Includedin the encoding function is Error Detection and Correction logic which ensures that a corrupted Thermometer code is correctly encoded.

The output logic latches and holds the data constant between samples. The output timing is designed for an easy interface to external latches or memories using the same clock as the ADC.

## POWER

The IDT75C48 requires two power supply voltages, Vcc and Vee. Typically, VEe $=-5.2 \mathrm{~V}$ and $\mathrm{VCC}=+5.0 \mathrm{~V}$. Two separate grounds are provided, AGND and DGND, the analog and digital grounds. The difference between AGND and DGND must not exceed $\pm 0.1 V$ and all power and ground pins must be connected.

## REFERENCE

The IDT75C48 converts analog input signals that are within the range of the reference ( $\mathrm{VRB}_{\mathrm{RB}} \leq \mathrm{VIN} \leq \mathrm{VRT}^{\prime}$ ) into digital form. VRB (Reference Bottom) and VRT (Reference Top) are applied across the reference resistor chain and both must be within

the range of +2.1 V to -2.1 V . In addition, the voltage applied across the reference resistor chain (VRT-VRB) must be between 1.8 V and 2.2 V , with VRT more positive than VRB. Nominally, VRT $=0.0 \mathrm{~V}$ and $\mathrm{VRB}=-2.0 \mathrm{~V}$.

The IDT75C48 provides a midpoint tap, RM, which allows the converter to be adjusted for optimum linearity or a nonlinear transfer function. Adjustment of RM is not necessary to meet the linearity specification. Figure 5 shows a circuit which will provide approximately $1 / 2$ LSB adjustment of the midpoint. The characteristic impedance of RM is about $170 \Omega$ and this node should be driven from a low impedance source. Any noise introduced at this point will couple directly into the resistor chain, seriously affecting performance.

Due to the unavoidable coupling with the clock and the input signal, RT and RB should provide low AC impedance to ground. For applications with a fixed reference, a bypass capacitor is recommend.

## CONTROL

The IDT75C48 provides two function control pins, NMINV and NLINV. These controls are for steady state use and are usually tied to the appropriate voltages. They control the output coding format in either straight binary or offset two's complement. In addition, both formats may be either true or inverted. These pins are active low and perform the functions shown in Figure 1.

## CONVERT

The IDT75C48 begins a conversion with every rising edge of the convert signal, CONV. The analog input signa! is sampled on the rising edge of CONV, while the outputs of the comparators are encoded on the falling edge. The next rising edge latches the encoder output which is presented on the output pins.

The input sample is taken within 15 ns of the rising edge of CONV. This is called tsTo or the Sampling Time Offset. This delay varies by a few nanoseconds from part to part and as a
function of temperature, but the short term uncertainty or jitter is less than 60ps.

If the maximum CONV pulse width HIGH time (tPWH) is exceeded, the accuracy of the input sample may be impaired. The maximum CONV pulse width LOW time (tPWL) may be exceeded, but the digital output data for the sample taken by the previous rising edge of CONV will be meaningless. It is recommended that CONV be held LOW during longer periods of inactivity.

The digital output data is presented at tD, the Digital Output Delay Time, after the next rising edge of CONV. Previous output data is held for the tho (Output Hold Time) after the rising edge of CONV to allow for non-critical timing in the
external circuitry. This means that the data for samples $N$ is acquired while the converter is taking sample $\mathrm{N}+2$.

## ANALOG INPUT

The IDT75C48 uses strobed, auto-zeroing, latching comparators. All five analog input pins must be connected together as close to the package as possible.

If the analog input signal is within the reference voltage range, the output will be a binary number between 0 and 255. An input signal above VRT will yield a full-scale positive output while an input below VRB will cause a full-scale negative output.

| Step | Range |  | Binary |  | Offset Two's |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \hline-2.0000 \mathrm{~V} \text { FS } \\ & 7.8431 \mathrm{mV} / \text { Step } \end{aligned}$ | $\begin{aligned} & \hline-2.0480 \mathrm{~V} \text { FS } \\ & 8.000 \mathrm{mV} / \text { Step } \end{aligned}$ | *NMINV=1 NLINV $=1$ | NMINV=0 <br> NLINV $=0$ | $\begin{aligned} & \text { NMINV }=0 \\ & \text { NLINV }=1 \end{aligned}$ | NMINV $=1$ <br> NLINV=0 |
| 000 | 0.0000 V | 0.0000 V | 00000000 | 11111111 | 10000000 | 01111111 |
| 001 | $-0.0078 \mathrm{~V}$ | -0.0080V | 00000001 | 11111110 | 10000001 | 01111110 |
| : | -0.9961V | -0.0160V | $\stackrel{\text { : }}{0111111}$ | 10000000 | : ${ }_{1111111}$ | $\stackrel{\text { : }}{00000000}$ |
| 128 | -1.0039V | $-1.0240 \mathrm{~V}$ | 10000000 | 01111111 | 00000000 | 11111111 |
| 129 | -1.0118V | -1.0320V | 10000001 | 01111110 | 00000001 | 11111110 |
| : | : | : |  | : | : |  |
| 254 | -1.9921V | -2.0320V | 11111110 | 00000001 | 01111110 | 10000001 |
| 255 | $-2.0000 \mathrm{~V}$ | -2.0400V | 11111111 | 00000000 | 01111111 | 10000000 |

*When NMINV and NLINV are both high a $1 \mathrm{~K} \Omega$ series resistor must be inserted between NMINV and Vcc.
2579 drw 04


Figure 2. Timing Diagram
2579 dm 05

Figure 3. Output Load 1

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :---: | :---: | :---: | :---: |
| Power Supply |  |  |  |
| Vcc | Measured to DGND | -0.5 to +7.0 | V |
| Vee | Measured to Agnd | +0.5 to -7.0 | V |
| Agnd | Measured to DGND | -0.5 to +0.5 | V |
| Input Voltage |  |  |  |
| CONV. <br> NMINV, NLINV | Measured to DGND | -0.5 to Vcc +0.5 | V |
| Vin, Vrt, Vrb | Measured to AGND | VCC to VEE | V |
| VRT | Measured to VRB | -4.0 to +4.0 | V |
| Output |  |  |  |
| Applied Voltage ${ }^{(2)}$ | Measured to DGND | -0.5 to Vcc +0.5 | V |
| Applied Current (2, 3, 4) | Externally forced | -20.0 to +20.0 | mA |
| Short Circuit Duration | Single output High to DGND | 1.0 | S |
| Temperature |  |  |  |
| Operating | Military | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Ambient | Commercial | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage | Military | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Commercial | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Absolute Maximum Ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
2. Applied voltage must be current limited to specified range.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current when flowing into the device.

## DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ | Temperature Range |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Commercial |  |  | Military |  |  |  |
|  |  |  | Min. | Nom. | Max. | Min. | Nom. | Max. |  |
| Power Supply |  |  |  |  |  |  |  |  |  |
| Vcc | Positive Power Supply |  | 4.75 | 5.0 | 5.25 | 4.5 | 5.0 | 5.5 | V |
| Vee | Negative Power Supply |  | -4.9 | -5.2 | -5.5 | -4.9 | -5.2 | -5.5 | V |
| Vagnd | Analog Ground Voltage (ref DGND) |  | -0.1 | 0 | +0.1 | -0.1 | 0 | +0.1 | V |
| ICC | Positive Supply Current | VCC = Max., Static ${ }^{(1)}$ | - | 50 | 70 | - | 60 | 80 | mA |
| IEE | Negative Supply Current | VEE = Max., Static ${ }^{(1)}$ | - | -25 | -35 | - | -25 | -35 | mA |
| Digital Inputs (CONV, NMINV, NLINV) |  |  |  |  |  |  |  |  |  |
| VIL | Input Voltage, Logic LOW ${ }^{(4)}$ |  | -0.5 | - | 0.8 | -0.5 | - | 0.8 | V |
| ViH | Input Voltage, Logic HIGH ${ }^{(4)}$ |  | 2.0 | - | $\mathrm{Vcc}+.1$ | 2.0 | - | Vcc +. 1 | V |
| 1 IL | Input Current, Logic LOW | $\mathrm{VCC}=$ Max., VIL $=0.5 \mathrm{~V}$ | - | - | $\pm 10$ | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| 1 IH | Input Current, Logic HIGH | $\mathrm{VCC}=$ Max., $\mathrm{VIH}=2.4 \mathrm{~V}$ | - | - | $\pm 10$ | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| 11 | Input Current, Max. Input Voltage | $V C c=M a x ., V_{l}=V_{c c}$ | - | - | 50 | - | - | 50 | $\mu \mathrm{A}$ |
| Cl | Digital Input Capacitance ${ }^{(4)}$ | $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{F}=1 \mathrm{MHz}$ | - | - | 15 | - | - | 15 | pF |
| Digital Outputs |  |  |  |  |  |  |  |  |  |
| Vol | Output Voltage, Logic LOW | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{IOL}=4.0 \mathrm{~mA}$ | - | - | 0.5 | - | - | 0.5 | V |
| VOH | Output Voltage, Logic HIGH | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{lOH}=4.0 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| los | Output Short Circuit Current | $\mathrm{VcC}=$ Max. ${ }^{(2)}$ | - | - | -50 | - | - | -50 | mA |
| Reference |  |  |  |  |  |  |  |  |  |
| VRT | Most Positive Reference Voltage ${ }^{(3)}$ |  | -0.1 | 0 | +0.1 | -0.1 | 0 | +0.1 | V |
| VRB | Most Negative Reference Voltage ${ }^{(3)}$ |  | -1.9 | -2.0 | -2.1 | -1.9 | -2.0 | -2.1 | V |
| $\begin{array}{\|l\|} \hline \text { VRT- } \\ \text { VRB } \\ \hline \end{array}$ | Reference Voltage Range |  | 1.8 | 2.0 | 2.2 | 1.8 | 2.0 | 2.2 | V |
| IREF | Reference Current (Rt to Rb) | $\mathrm{V}_{\text {RT, }} \mathrm{VRB}=$ Nom. | - | 5 | 9 | - | 6 | 10 | mA |
| Rref | Reference Current (RT to RB) | VRT, $\mathrm{VRB}^{\text {a }}$ Nom. | 250 | 400 | - | 200 | 330 | - | Ohm |
| Analog Input |  |  |  |  |  |  |  |  |  |
| VIN | Input Voltage Range | - | VRB | - | VRT | VRB | - | VRT | V |
| RIN | Equiv. Input Resistance ${ }^{(4)}$ | VRT, $\mathrm{VRB}=$ Nom., $\mathrm{VIN}=\mathrm{VRB}$ | 100 | - | - | 100 | - | - | KOhm |
| CIN | Equiv. Input Capacitance ${ }^{(4)}$ | VRT, VRB $=$ Nom., VIN $=$ VRB | - | - | 50 | - | - | 50 | pF |
| ICB | Input Const. Bias Current | VEE = Max. | - | - | 10 | - | - | 10 | $\mu \mathrm{A}$ |
| TA | Ambient Temperature, Still Air |  | 0 | - | 70 | - | - | - | ${ }^{\circ} \mathrm{C}$ |
| Tc | Case Temperature |  | - | - | - | -55 | - | +125 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Worst case, all digital inputs and outputs LOW.
2. Output HIGH, one pin to ground, one second duration.
3. VRT must be more positive than $V_{\text {RB }}$ and the voltage reference must be within the specified range. Although the device is specified and tested with the reference equal to OV and -2 V , the part will operate with VRT up to +2.1 V . Likewise, the reference range may vary from 1.2 V to 2.6 V .
4. This parameter is guaranteed but not tested in production.

## AC ELECTRICAL CHARACTERISTICS FOR IDT75C48SX20 (20MHz Version)

Specifications over the DC Electrical range unless otherwise stated.

| Symbol | Parameter | Test Conditions |  | Temperature Range |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Commercial |  |  | Military |  |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Fs | Conversion Rate | $\mathrm{Vcc}=$ Min., V | $=\mathrm{Min}$. | 20 | 30 | - | 20 | 30 | - | MSPS |
| tPWL | CONV, Pulse Width LOW ${ }^{(3)}$ |  |  | 18 | - | 100,000 | 18 | - | 100,000 | ns |
| tPWH | CONV, Pulse Width HIGH ${ }^{(3)}$ |  |  | 22 | - | 20,000 | 22 | - | 20,000 | ns |
| tsto | Sampling Time Offset | $\mathrm{Vcc}=$ Min., V | $=\mathrm{Min}$. | 0 | - | 10 | 0 | - | 15 | ns |
| Eap | Aperture Error ${ }^{(4)}$ |  |  | - | - | 60 | - | - | 60 | ps |
| tD | Digital Output Delay | $V C C=\text { Min., }$ <br> Load 1 | $=\operatorname{Min} .,$ | - | - | 30 | - | - | 35 | ns |
| tho | Digital Output Hold Time | $V c c=\text { Min., }$ <br> Load 1 | $=\text { Min. }$ | 5 | - | - | 5 | - | - | ns |
| ELI | Linearity Error, Integral | $\begin{aligned} & \mathrm{V}_{\mathrm{RT}}, \\ & \mathrm{~V}_{\mathrm{RB}}=\text { Nom. } \end{aligned}$ | 1/2 LSB ${ }^{(2)}$ | - | - | 0.2 | - | - | 0.2 | \%FS |
|  |  |  | $3 / 4 \mathrm{LSB}^{(2)}$ | - | - | 0.3 | - | - | 0.3 | \%FS |
| Eld | Linearity Error, Differential | $V_{\text {RT, }}$ VRB $=$ Nom. |  | - | - | 0.2 | - | - | 0.2 | \%FS |
| CS | Code Size ${ }^{(1)}$ |  |  | 25 | 100 | 175 | 25 | 100 | 175 | \%Nom |
| Eot | Offset Error, Top | V IN $=$ midpoint code 0 |  | - | 10 | 45 | - | 10 | 45 | mV |
| EOB | Offset Error, Bottom | VIN $=$ midpoint code 255 |  | - | -10 | -30 | - | -10 | -30 | mV |
| Tco | Offset Error, <br> Temperature Coefficient ${ }^{(4)}$ | $\mathrm{VIN}=\mathrm{V}_{\mathrm{RB}}$ |  | - | - | $\pm 20$ | - | - | $\pm 20$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| BW | Bandwidth, Full Power Input |  |  | 7 | 12 | - | 5 | 10 | - | MHz |
| TTR | Transient Response, Full Scale ${ }^{(5)}$ |  |  | - | - | 20 | - | - | 20 | nS |
| SNR | Signal to Noise Ratio | 20 MSPS Conversion Rate, 10 MHz Bandwidth |  |  |  |  |  |  |  |  |
|  | Peak Signal/RMS Noise | $\begin{array}{\|l\|l\|} \text { 1.248 MHz Input } \\ \text { 2.438 MHz Input } \\ \hline \end{array}$ |  | $\begin{array}{r} 54 \\ 53 \\ \hline \end{array}$ | $\begin{array}{r} 56 \\ 56 \\ \hline \end{array}$ | - | $\begin{aligned} & 53 \\ & 52 \\ & \hline \end{aligned}$ | $\begin{aligned} & 55 \\ & 55 \\ & \hline \end{aligned}$ | - | $\begin{gathered} \mathrm{dB} \\ \mathrm{~dB} \\ \hline \end{gathered}$ |
|  | RMS Signal/RMS Noise | 1.248 MHz Input2.438 MHz Input |  | $\begin{array}{r} 45 \\ 44 \\ \hline \end{array}$ | $\begin{array}{r} 47 \\ 47 \\ \hline \end{array}$ | - | $\begin{array}{r} 44 \\ 43 \\ \hline \end{array}$ | $\begin{aligned} & 46 \\ & 46 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| NPR | Noise Power Ratio | DC to 8 MHz White Noise Bandwidth 4 Sigma Loading 1.248 MHz Slot 20 MSPS Conversion Rate |  | 36.5 | 39 | - | 36.5 | 39 | - | dB |
| DP | Differential Phase Error | FS $=4 \times$ NTSC |  | - | . 5 | 1 | - | . 5 | 1 | Degree |
| DG | Differential Gain Error | FS $=4 \times$ NTSC |  | - | 1 | 2 | - | 1 | 2 | \% |

1. Guarantees no missing codes.
2. See the ordering information section regarding the part number designation.
3. No damage to the part will occur if the Max. times are exceeded. See the Convert section for more information about the Conv Max. time limitations.
4. This parameter is guaranteed but not tested in production.

## AC ELECTRICAL CHARACTERISTICS FOR IDT75C48SX30 (30MHz Version)

Specifications over the DC Electrical range unless otherwise stated.

| Symbol | Parameter | Test Conditions |  | Temperature Range |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Commerclal |  |  | Military |  |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Fs | Conversion Rate | $\mathrm{VCC}=$ Min., VE | $=\mathrm{Min}$. | 30 | 40 | - | 30 | 40 | - | MSPS |
| tPWL | CONV, Pulse Width LOW |  |  | 14 | - | 100,000 | 14 | - | 100,000 | ns |
| tPWH | CONV, Pulse Width HIGH |  |  | 14 | - | 20,000 | 14 | - | 20,000 | ns |
| tsto | Sampling Time Offset | $\mathrm{Vcc}=$ Min., V | $=$ Min. | 0 | - | 10 | 0 | - | 15 | ns |
| EAP | Aperture Error ${ }^{(4)}$ |  |  | - | - | 60 | - | - | 60 | ps |
| tD | Digital Output Delay | $\mathrm{Vcc}=\mathrm{Min} ., \mathrm{V}$ Load 1 | $=\text { = Min., }$ | - | - | 25 | - | - | 28 | ns |
| tHO | Digital Output Hold Time | Vcc = Min., VE Load 1 | $==\text { Min. }$ | 5 | - | - | 5 | - | - | ns |
| ELI | Linearity Error, Integral | VRT,$V_{R B}=N o m .$ | $3 / 4 \mathrm{LSB}^{(2)}$ | - | - | 0.3 | - | - | 0.3 | \%FS |
|  |  |  | $1 \mathrm{LSB}^{(2)}$ | - | - | 0.4 | - | - | 0.4 | \%FS |
| ELD | Linearity Error, Differential | $\mathrm{V}_{\mathrm{RT},} \mathrm{V}$ RB $=$ Nom. |  | - | - | 0.2 | - | - | 0.2 | \%FS |
| CS | Code Size ${ }^{(1)}$ |  |  | 25 | 100 | 175 | 25 | 100 | 175 | \%Nom |
| Eor | Offset Error, Top | VIN $=$ midpoint code 0 |  | - | 10 | 45 | - | 10 | 45 | mV |
| EOB | Offset Error, Bottom | V IN $=$ midpoint code 255 |  | - | -10 | -30 | - | -10 | -30 | mV |
| Tco | Offset Error, <br> Temperature Coefficient ${ }^{4}$ ) | $\mathrm{VIN}=\mathrm{VRB}$ |  | - | - | $\pm 20$ | - | - | $\pm 20$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| BW | Bandwidth, Full Power Input |  |  | 10 | 13 | - | 8 | 10 | - | MHz |
| TTR | Transient Response, Full Scale ${ }^{(4)}$ |  |  | - | - | 20 | - | - | 20 | nS |
| SNR | Signal to Noise Ratio | 30 MSPS Conversion Rate, 15 MHz Bandwidth |  |  |  |  |  |  |  |  |
|  | Peak Signal/RMS Noise | 5 MHz Input 10 MHz Input |  | $\begin{array}{r} 44 \\ 44 \\ \hline \end{array}$ | $\begin{array}{r} 48 \\ 48 \\ \hline \end{array}$ | - | $\begin{aligned} & 44 \\ & 44 \\ & \hline \end{aligned}$ | $\begin{array}{r} 48 \\ 48 \\ \hline \end{array}$ | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  | RMS Signal/RMS Noise | 5 MHz Input 10 MHz Input |  | $\begin{aligned} & 35 \\ & 35 \\ & \hline \end{aligned}$ | $\begin{aligned} & 39 \\ & 39 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 35 \\ & 35 \\ & \hline \end{aligned}$ | $\begin{aligned} & 39 \\ & 39 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| NPR | Noise Power Ratio | DC to 15 MHz White Noise Bandwidth 4 Sigma Loading 5 MHz Slot 30 MSPS Conversion Rate |  | - | - | - | - | - | - | dB |
| DP | Differential Phase Error | Fs $=4 \times$ NTSC |  | - | . 5 | 1 | - | . 5 | 1 | Degree |
| DG | Differential Gain Error | FS $=4 \times$ NTSC |  | - | 1 | 2 | - | 1 | 2 | \% |

NOTES:

1. Guarantees no missing codes
2. See the ordering information section regarding the part number designation.
3. No damage to the part will occur if the Max. times are exceeded. See the Convert section for more information about the Conv Max. time limitations.
4. This parameter is guaranteed but not tested in production.

## CALIBRATION

The calibration of the IDT75C58 involves the setting of the 1 st and 255th comparator thresholds to the desired voltages. This is done be varying the top and bottom voltages on the reference resistor chain, VRT and VRB, to compensate for any internal offsets. Assuming a nominal $O V$ to $-2 V$ reference range, apply -0.0039 V ( $1 / 2 \mathrm{LSB}$ from OV) to the analog input, continuously strobe the device and adjust VRT until the OVFL output toggles between 0 and 1. To adjust the first comparator, apply -1.996 V ( $1 / 2$ LSB from -2 V ) to the analog input and adjust VRB untii the converter output toggles between the codes 0 and 1.

The offset errors are caused by the parasitic resistance between the package pins and the actual resistor chain onchip and are shown as R1 and R2 in the Functional Block Diagram. The offset errors, EOT and EOB, are specified in the AC Electrical Characteristics and indicate the degree of adjustment needed.

The previously described calibration scheme requires that both ends of the reference resistor chain be adjustable, i.e. be driven by operational amplifiers. A simpler method is to connect the top of the resistor chain, RT, to analog ground or OV and to adjust this end of the range with the input buffer offset control. The offset error at the bottom of the resistor chain results in a slight gain error which can be compensated for by varying the voltage applied to RB. This is a preferred method for gain adjustment since it is not the input signal path. See Figure 5 for a detailed circuit diagram of this method.

## TYPICAL INTERFACE

Figure 5 shows a typical application example for the IDT75C58. The analog input amplifier is a bipolar wideband operational amplifier whose low impedance output directly drives the A/D Converter. The input buffer amplifier is configured with a gain of minus two which will convert a standard video input signal ( $1 \mathrm{~V} \mathrm{p}-\mathrm{p}$ ) to the recommended 2 V converter input range. Both VIN pins are connected together as close to the package as possible and the input buffer feedback loop is closed at this point. Bipolar inputs, as well as the calibration of the reference top, are accomplished using the ofiset control. A band-gap reference is used to provide a stable voltage for both the offset and gain control. A variable capacitor in the input buffer feedback loop allows optimization of either the step or the frequency response and may be replaced by a fixed value in the final version of the printed circuit board.

To ensure operation to the rated specifications, proper decoupling is needed. The bypass capacitors should be located close to the chip with the shortest lead lengths possible. Massive ground planes are recommended. If separate digital and ground planes are used, they should be connected together at one point close to the IDT75C58.

The bottom reference voltage, VRB, is supplied by an inverting amplifier buffered by a PNP transistor. The transistor provides a low impedance source and is necessary to provide the current flowing through the resistor chain. The bottom reference voltage may be adjusted to cancel the gain error introduced by the offset voltage, EOB, as discussed in the calibration section.


Figure 4. Application Example
2579 drw 07


Figure 5. Mid-Point Adjust

NOTE:

1. When NMINV and NLINV are both HIGH a $1 \mathrm{~K} \Omega$ series register must be inserted between NMINV and Vcc.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2578 tbl 6
$C L=$ Load capacitance: includes jig and probe capacitance.
Rt = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2578 drw 12

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{t}=2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



## FEATURES:

- 8 -bit resolution
- 30 MSPS conversion rate
- Overflow output
- Low power consumption: 500 mW
- Guaranteed no missing codes
- Power-Down mode
- Extended analog input range
- On-chip EDC (Error Detection and Correction)
- Tri-state outputs
- Improved output logic HIGH drive, no pull-up needed
- No sample and hold required
- Differential Phase $=1$ Degree
- Differential Gain = $2 \%$
- TTL-compatible
- Available in 28 -pin CERDIP or LCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT75C58 is a 30 MegaSample per Second (MSPS), fully parallel, 8 -bit Flash Analog to Digital Converter. The wide
input analog bandwidth of 10 MHz permits the conversion of analog input signals with full-power frequency components up to this limit with no input sample and hold. Low power consumption, due to CEMOS ${ }^{\text {TM }}$ processing, virtually eliminates thermal considerations. The IDT75C58 is available in 28 -pin plastic and hermetic DIPs and a 28 -pin LCC.

The IDT75C58 consists of a reference voltage generator, 256 comparators, encoding and EDC (Error Detection and Correction) logic and an output data register. A single clock starts the conversion process and controls all internal operations. An additional comparator detects an Overflow condition (VIN more positive than Full-Scale +1 LSB ) and activates the OVFL output. This output, together with two output enable inputs ( $\overline{\mathrm{OE}} 1$ and OE2), allow the stacking of two IDT75C58s for 9 -bit resolution with no external components.

The IDT75C58 military Flash A/D Converters are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



## GENERAL INFORMATION

The IDT75C58 has four functional sections: a comparator array, a reference voltage generator, encoding logic with EDC and output logic. The comparator array compares the input signal with 256 reference voltages to produce an N - of - 256 code. This is sometimes called a "Thermometer" code because all of the comparators with their reference voltage less than the input signal will be "on" while those with their reference above the input will be "off".

The reference voltage generator consists of a string of precisely matched resistors which generate the 256 voltages needed by the comparators. The voltages at the ends of the resistor string set the maximum and minimum conversion range and are typically OV and -2 V , respectively.

Included in the encoding function is Error Detection and Correction logic which ensures that a corrupted Thermometer code is correctly encoded.

The output logic latches and holds the data constant between samples. The output timing is designed for an easy interface to external latches or memories using the same clock as the ADC.

## POWER

The IDT75C58 requires two power supply voltages, Vcc and VEE. Typically, VEE $=-5.0 \mathrm{~V}$ and VCC $=+5.0 \mathrm{~V}$. Two separate grounds are provided, AGND and DGND, the analog and digital grounds. The difference between AGND and DGND must not exceed $\pm 0.1 \mathrm{~V}$ and all power and ground pins must be connected.

## REFERENCE

The IDT75C58 converts analog input signals that are within the range of the reference (VRB $\leq \mathrm{VIN} \leq \mathrm{VRT}$ ) into digital form. VRB (Reference Bottom) and VRT (Reference Top) are applied across the reference resistor chain and both must be within the range of +2.1 V to -2.1 V . In addition, the voltage applied

across the reference resistor chain (VRT-VRB) must be between 1.8 V and 2.2 V , with VRT more positive than VRB. Nominally, $\mathrm{VRT}=0.0 \mathrm{~V}$ and $\mathrm{VRB}=-2.0 \mathrm{~V}$.

The IDT75C58 provides a midpoint tap, RM, which allows the converter to be adjusted for optimum linearity or a nonlinear transfer function. Adjustment of RM is not necessary to meet the linearity specification. Figure 6 shows a circuit which will provide approximately $1 / 2$ LSB adjustment to the midpoint. The characteristic impedance of RM is about $170 \Omega$ and this node should be driven from a low impedance source. Any noise introduced at this point will couple directly into the resistor chain, seriously affecting performance.

Due to the unavoidable coupling with the clock and the input signal, RT and RB should provide low AC impedance to ground. For applications with a fixed reference, a bypass capacitor is recommended.

## CONTROL

Two function control pins, $\overline{\mathrm{OE} 1}$ and OE2, control the outputs with the function shown in Table 1.

## IB Adj

An analog control pin, IB Adj, controls the bias current in the comparators. Normally, this pin is connected to analogground. To reduce the quiescent current, a "power-down" mode, IB Adj, may be connected to VEE. For somewhat better analog performance at higher input frequencies, IB Adj may be connected to a voltage between AGND and Vcc.

## CONVERT

The IDT75C58 begins a conversion with every rising edge of the convert signal, CONV. The analog input signal is sampled on the rising edge of CONV, while the outputs of the comparators are encoded on the falling edge. The next rising edge latches the encoder output which is presented on the output pins.

The input sample is taken within 15 ns of the rising edge of CONV. This is caHed tsto or the Sampling Time Offset. This delay varies by a few nanoseconds from part to part and as a function of temperature, but the short term uncertainty or jitter is less than 60ps. The maximumCONV pulse width LOW time ( tPWL ) may be exceeded, but the digital output data for the sample taken by the previous rising edge of CONV will be meaningless. It is recommended that CONV be held LOW during longer periods of inactivity.

The digital output data is presented at to, the Digital Output Delay Time, after the next rising edge of CONV. Previous output data is held for the tho (Output Hold Time) after the rising edge of CONV to allow for non-critical timing in the
external circuitry. This means that the data for sample N is acquired while the converter is taking sample $\mathrm{N}+2$.

## ANALOG INPUT

The IDT75C58 uses strobed, auto-zeroing, latching comparators. Both analog input pins must be connected together as close the package as possible. The input signal must remain within the range of VCc to VEE to prevent damage to the device.

II the analog inpul signal is within the reference voltage range, the output will be a binary number between 0 and 255 . An input signal below VRB will yield a full-scale (all outputs low) output while an input above VRT will cause OVFL output.

| Step | Range |  | Output | OVFL |
| :---: | :--- | :--- | :--- | :--- |
|  | -2.0000 V FS | -2.0480 V FS |  |  |
|  | $7.8125 \mathrm{mV} /$ Step | $8.000 \mathrm{mV} /$ Step |  |  |
| 256 | 0.0000 V | 0.0000 V | 11111111 | 1 |
| 255 | -0.0078 V | -0.0080 V | 11111111 | 0 |
| 254 | -0.0156 V | -0.0160 V | 11111110 | 0 |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |
| 129 | -0.9961 V | -0.0160 V | 10000000 | 0 |
| 128 | -1.0039 V | -1.0240 V | 01111111 | 0 |
| 127 | -1.0118 V | -1.0320 V | 01111110 | 0 |
| $\vdots$ | $\vdots$ | -2.040 V | 00000001 | $\vdots$ |
| 001 | -1.9921 V | -2.048 V | 00000000 | 0 |
| 000 | -2.0000 V |  |  | 0 |

Figure 1. Output Coding


Figure 2. Timing Diagram


Figure 3. Output, Enable/Disable Timing


Figure 4. Output Load 1

| $\overline{\text { OE1 }}$ | OE2 | D0 - D7 | OVFL |
| :---: | :---: | :---: | :---: |
| 0 | 1 | Valid | Valid |
| 1 | 1 | High $Z$ | Valid |
| $X$ | 0 | High $Z$ | High $Z$ |

Table 1. Function Control

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Value | Unit |
| :---: | :---: | :---: | :---: |
| Power Supply |  |  |  |
| Vcc | Measured to DGND | -0.5 to +7.0 | V |
| Vee | Measured to Agnd | -0.5 to -7.0 | V |
| Agnd | Measured to DGND | -0.5 to +0.5 | V |
| Input Voltage |  |  |  |
| $\begin{aligned} & \text { CONV, } \overline{\mathrm{OE} 1}, \\ & \text { OE2 } \end{aligned}$ | Measured to DGND | -0.5 to Vcc +0.5 | V |
| Vin, Vrt, Vrb | Measured to AgND | Vcc to VEE | V |
| VRT | Measured to VRB | -4.0 to +4.0 | V |
| Output |  |  |  |
| Applied Voltage ${ }^{(2)}$ | Measured to DGND | -0.5 to Vcc +0.5 | V |
| Applied Current (2, 3, 4) | Externally forced | -3.0 to +6.0 | mA |
| Short Circuit Duration | Single output High to DGND | 1.0 | S |
| Temperature |  |  |  |
| Operating, | Military | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Ambient | Commercial | -0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage | Military | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Commercial | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Absolute Maximum Ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
2. Applied voltage must be current limited to specified range.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current when flowing into the device.

## DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ | Temperature Range |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Commercial |  |  | Military |  |  |  |
|  |  |  | Min. | Nom. | Max. | Min. | Nom. | Max. |  |
| Power Supply |  |  |  |  |  |  |  |  |  |
| Vcc | Positive Power Supply |  | 4.75 | 5.0 | 5.25 | 4.5 | 5.0 | 5.5 | V |
| Vee | Negative Power Supply |  | -4.75 | -5.2 | -5.5 | -4.5 | -5.2 | -5.5 | V |
| VAGND | Analog Ground Voltage (ref DGND) |  | -0.1 | 0 | +0.1 | -0.1 | 0 | $+0.1$ | $V$ |
| Icc | Positive Supply Current | Vcc = Max., Static ${ }^{(1)}$ | - | 50 | 70 | - | 60 | 80 | mA |
| IEE | Negative Supply Current | VEE = Max., Static ${ }^{(1)}$ | - | -15 | -25 | - | -15 | -25 | mA |
| Digital Inputs (CONV, NMINV, NLINV) |  |  |  |  |  |  |  |  |  |
| VIL | Input Voltage, Logic LOW ${ }^{(4)}$ |  | -0.5 | - | 0.8 | -0.5 | - | 0.8 | V |
| VIH | Input Voltage, Logic $\mathrm{HIGH}^{(4)}$ |  | 2.0 | - | $\mathrm{Vcc}+.1$ | 2.0 | - | Vcc + .1 | V |
| 1 IL | Input Current, Logic LOW | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{V}_{\text {IL }}=0.5 \mathrm{~V}$ | - | - | $\pm 10$ | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| I IH | Input Current, Logic HIGH | $\mathrm{VCC}=$ Max., $\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$ | - | - | $\pm 10$ | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| 11 | Input Current, Max. Input Voltage | $\mathrm{Vcc}=$ Max., $\mathrm{VI}_{1}=\mathrm{Vcc}$ | - | - | 50 | - | - | 50 | $\mu \mathrm{A}$ |
| Cl | Digital Input Capacitance ${ }^{(4)}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{F}=1 \mathrm{MHz}$ | - | - | 15 | - | - | 15 | pF |
| Digital Outputs |  |  |  |  |  |  |  |  |  |
| IOL | Output Current, Logic LOW | $\mathrm{Vcc}=\mathrm{Min} ., \mathrm{Vo}=0.4 \mathrm{~V}$ | - | - | 4.0 | - | - | 4.0 | mA |
| IOH | Output Current, Logic HIGH | $\mathrm{Vcc}=\mathrm{Min} ., \mathrm{Vo}=2.4 \mathrm{~V}$ | - | - | -2 | - | - | -2 | mA |
| loz | Output HIGH Z Current ${ }^{(4)}$ | $\mathrm{Vcc}=$ Max. | - | 5 | - | - | 5 | - | $\mu \mathrm{A}$ |
| VoH | Output Voltage, Logic HIGH | $\mathrm{VCC}=$ Min., $\mathrm{IOH}=$ Max. | 2.4 | - | - | 2.4 | - | - | V |
| VOL | Output Voltage, Logic Low | $\mathrm{VCC}=\mathrm{Min}$, $\mathrm{lOL}=$ Max. | - | - | 0.5 | - | - | 0.5 | V |
| los | Output Short Circuit Current | $\mathrm{VcC}=$ Max. ${ }^{(2)}$ | - | - | -50 | - | - | -50 | mA |
| Reference |  |  |  |  |  |  |  |  |  |
| VRT | Most Positive Reference Voltage ${ }^{(3)}$ |  | -0.1 | 0 | +0.1 | -0.1 | 0 | +0.1 | V |
| VAB | Most Negative Reference Voltage ${ }^{(3)}$ |  | -1.9 | -2.0 | -2.1 | -1.9 | -2.0 | -2.1 | V |
| $\begin{aligned} & \text { VRT- } \\ & \text { VAB } \\ & \hline \end{aligned}$ | Reference Voltage Range |  | 1.8 | 2.0 | 2.2 | 1.8 | 2.0 | 2.2 | V |
| IREF | Reference Current (Rt to RB ) | VRT, VRB = Nom. | - | 5 | 9 | - | 6 | 10 | mA |
| Rref | Reference Current (Rt to RB) | VRT, VRB $=$ Nom. | 250 | 400 | - | 220 | 330 | - | Ohm |
| Analog Input |  |  |  |  |  |  |  |  |  |
| VIN | Input Voltage Range |  | VRB | - | VRT | VRB | - | VRT | V |
| Rin | Equiv. Input Resistance ${ }^{(4)}$ | VRT, VRB $=$ Nom., VIn $=$ VRB | 100 | - | - | 100 | - | - | KOhm |
| CIN | Equiv. Input Capacitance ${ }^{(4)}$ | $\mathrm{V}_{\text {RT, }}$ VRB $=$ Nom., VIN $=$ VRB | - | - | 50 | - | - | 50 | pF |
| ICB | Input Const. Bias Current | VEE $=$ Max. | - | - | 10 | - | - | 10 | $\mu \mathrm{A}$ |
| TA | Ambient Temperature, Still Air |  | 0 | - | 70 | - | - | - | ${ }^{\circ} \mathrm{C}$ |
| Tc | Case Temperature |  | - | - | - | -55 | - | +125 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Worst case, all digital inputs and outputs LOW.
2. Output HIGH, one pin to ground, one second duration.
3. Vrt must be more positive than Vre and the voltage reference must be within the specified range. Although the device is specified and tested with the reference equal to OV and -2 V , the part will operate with VAT up to +2.1 V . Likewise, the reference range may vary from 1.2 V to 2.6 V .
4. This parameter is guaranteed but not tested in production.

## AC ELECTRICAL CHARACTERISTICS FOR IDT75C58X20 (20MHz Version)

Specifications over the DC Electrical range unless otherwise stated.

| Symbol | Parameter | Test Conditions |  | Temperature Range |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Commercial |  |  | Military |  |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Fs | Conversion Rate | $\mathrm{VCC}=$ Min., | $=\mathrm{Min}$. | 20 | 30 | - | 20 | 30 | - | MSPS |
| tPWL | CONV, Pulse Width LOW ${ }^{(4)}$ |  |  | 18 | - | 100,000 | 18 | - | 100,000 | ns |
| tPWH | CONV, Pulse Width HIGH ${ }^{(4)}$ |  |  | 22 | - | 20,000 | 22 | - | 20,000 | ns |
| tSTo | Sampling Time Offset | $V C C=$ Min., | $=\mathrm{Min}$. | 0 | - | 10 | 0 | - | 15 | ns |
| Eap | Aperture Error ${ }^{(5)}$ |  |  | - | - | 60 | - | - | 60 | ps |
| to | Digital Output Delay | Vcc = Min., $\text { Load } 1$ | $=\mathrm{Min} .,$ | - | - | 30 | - | - | 35 | ns |
| tho | Digital Output Hold Time | Vcc = Min., <br> Load 1 | $=\text { Min. }$ | 5 | - | - | 5 | - | - | ns |
| thz | Output Disable Time from HIGH ${ }^{(5)}$ | $\begin{aligned} & \text { Vcc }=\text { Min., } \\ & \text { Load } 1 \end{aligned}$ | $=\text { Min., }$ | - | 5 | 10 | - | 5 | 10 | ns |
| tLZ | Output Disable Time from LOW ${ }^{(5)}$ | $\text { Vcc }=\text { Min., }$ $\text { Load } 1$ | $=\operatorname{Min} .,$ | - | 5 | 10 | - | 5 | 10 | ns |
| tzi | Output Enable Time to HIGH ${ }^{(5)}$ | $V c c=\text { Min., }$ <br> Load 1 | $=\text { Min. },$ | - | 12 | 18 | - | 12 | - | ns |
| tzL | Output Enable Time to LOW ${ }^{(5)}$ | Vcc = Min., <br> Load 1 | $=\text { Min. }$ | - | 12 | 18 | - | 12 | 18 | ns |
| ELI | Linearity Error, Integral | VRT, VRB $=$ Nom. | $1 / 2 \mathrm{LSB}^{(2)}$ | - | - | 0.2 | - | - | 0.2 | \%FS |
|  |  |  | $3 / 4 \mathrm{LSB}^{(2)}$ | - | - | 0.3 | - | - | 0.3 | \%FS |
| Eld | Linearity Error, Differential | VRT, $\mathrm{VRB}=$ Nom. |  | - | - | 0.2 | - | - | 0.2 | \%FS |
| CS | Code Size ${ }^{(1)}$ |  |  | 25 | 100 | 175 | 25 | 100 | 175 | \%Nom |
| EOT | Offset Error, Top | VIN = Midpoint Code 255 |  | - | 10 | 20 | - | 10 | 20 | mV |
| Eоb | Offset Error, Bottom | VIN = Midpoint Code 0 |  | - | -10 | -20 | - | -10 | -20 | mV |
| Eoo | Offset Error, OVFL ${ }^{(3)}$ | VIN $=$ VRT |  | -6 | 0 | 6 | -6 | 0 | 6 | mV |
| Tco | Offset Error, <br> Temperature Coefficient(5) | $V_{\text {IN }}=V_{\text {RB }}$ |  | - | - | $\pm 20$ | - | - | $\pm 20$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| BW | Bandwidth, Full Power Input |  |  | 7 | 12 | - | 5 | 10 | - | MHz |
| TTR | Transient Response, Full Scale ${ }^{(5)}$ |  |  | - | - | 20 | - | - | 20 | ns |
| SNR | Signal to Noise Ratio | 20 MSPS Conversion Rate, 10 MHz Bandwidth |  |  |  |  |  |  |  |  |
|  | Peak Signal/RMS Noise | 1.248 MHz Input <br> 2.438 MHz Input |  | $\begin{array}{r} 54 \\ 53 \\ \hline \end{array}$ | $\begin{array}{r} 56 \\ 56 \\ \hline \end{array}$ | - | $\begin{array}{r} 53 \\ 52 \\ \hline \end{array}$ | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
|  | RMS Signal/RMS Noise | 1.248 MHz Input2.438 MHz Input |  | $\begin{array}{r} 45 \\ 44 \\ \hline \end{array}$ | $\begin{aligned} & 47 \\ & 47 \\ & \hline \end{aligned}$ | - | $\begin{array}{r} 44 \\ 43 \\ \hline \end{array}$ | $\begin{array}{r} 46 \\ 46 \\ \hline \end{array}$ | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| NPR | Noise Power Ratio | DC to 10 MHz White Noise Bandwidth 4 Sigma Loading <br> 1.248 MHz Slot <br> 20 MSPS Conversion Rate |  | 36.5 | 39 | - | 36.5 | 39 | - | dB |
| DP | Differential Phase Error | FS $=4 \times$ NTSC |  | - | . 5 | 1 | - | . 5 | 1 | Degree |
| DG | Differential Gain Error | FS $=4 \times$ NTSC |  | - | 1 | 2 | - | 1 | 2 | \% |

NOTES:

1. Guarantees no missing codes.
2. See the ordering information section regarding the part number designation.
3. A 0 mV offset means 1 LSB above the 255 th code threshold.
4. No damage to the part will occur if the Max. times are exceeded. See the Convert section for more information about the Conv Max. time limitations.
5. This parameter is guaranteed but not tested in production.

## AC ELECTRICAL CHARACTERISTICS FOR IDT75C58X30 (30MHz Version)

Specifications over the DC Electrical range unless otherwise stated.

| Symbol | Parameter | Test Conditions |  | Temperature Range |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Commercial |  |  | Military |  |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Fs | Conversion Rate | $\mathrm{Vcc}=$ Min., V | $\mathrm{E}=$ Min. | 30 | 40 | - | 30 | 40 | - | MSPS |
| tPWL | CONV, Pulse Width LOW ${ }^{(4)}$ |  |  | 14 | - | 100,000 | 14 | - | 100,000 | ns |
| tPWH | CONV, Pulse Width HIGH ${ }^{(4)}$ |  |  | 14 | - | 20,000 | 14 | - | 20,000 | ns |
| tSto | Sampling Time Offset | $\mathrm{Vcc}=$ M $\mathrm{Mi} ., \mathrm{V}$ | $=$ Min. | 0 | - | 10 | 0 | - | 15 | ns |
| EAP | Aperture Error ${ }^{(5)}$ |  |  | - | - | 60 | - | - | 60 | ps |
| tD | Digital Output Delay | Vcc = Min. <br> Load 1 | $=\text { Min., }$ | - | - | 25 | - | - | 28 | ns |
| tho | Digital Output Hold Time | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{V}$ <br> Load 1 | $\mathrm{E}=\mathrm{Min} .$ | 5 | - | - | 5 | - | - | ns |
| thz | Output Disable Time from HIGH ${ }^{(5)}$ | $V C C=\text { Min., } V$ <br> Load 1 | $\mathrm{E}=\mathrm{Min} .$ | - | 5 | - | - | 5 | - | ns |
| tLZ | Output Disable Time from LOW ${ }^{(5)}$ | $\begin{aligned} & \text { Vcc = Min., V } \\ & \text { Load } 1 \end{aligned}$ | $\mathrm{E}=\mathrm{Min} .$ | - | 5 | - | - | 5 | - | ns |
| tZH | Output Enable Time to $\mathrm{HIGH}^{(5)}$ | VCC = Min., V <br> Load 1 | $==\text { Min., }$ | - | 12 | - | - | 12 | - | ns |
| tZL | Output Enable Time to LOW ${ }^{(5)}$ | Vcc = Min., V <br> Load 1 | $=\text { = Min., }$ | - | 12 | - | - | 12 | - | ns |
| ELI | Linearity Error, Integral | VRT, <br> $\mathrm{VRB}=\mathrm{Nom}$. | $3 / 4$ LSB $^{(2)}$ | - | - | 0.3 | - | - | 0.3 | \%FS |
|  |  |  | $1 \mathrm{LSB}^{(2)}$ | - | - | 0.4 | - | - | 0.4 | \%FS |
| Eld | Linearity Error, Differential | $\mathrm{V}_{\mathrm{RT},} \mathrm{V}$ RB $=$ Nom. |  | - | - | 0.2 | - | - | 0.2 | \%FS |
| CS | Code Size ${ }^{(1)}$ |  |  | 25 | 100 | 175 | 25 | 100 | 175 | \%Nom |
| Eot | Offset Error, Top | VIN = Midpoint Code 255 |  | - | 10 | 45 | - | 45 | 20 | mV |
| EOB | Offset Error, Bottom | VIN $=$ Midpoint Code 0 |  | - | -10 | -30 | - | -30 | -20 | mV |
| E00 | Offset Error, OVFL ${ }^{(3)}$ | VIN $=$ VRT |  | -6 | 0 | 6 | -6 | 0 | 6 | mV |
| Tco | Offset Error, <br> Temperature Coefficient ${ }^{(5)}$ | $\mathrm{VIN}=\mathrm{VRB}$ |  | - | - | $\pm 20$ | - | - | $\pm 20$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| BW | Bandwidth, Full Power Input |  |  | 10 | 13 | - | 8 | 10 | - | MHz |
| TTR | Transient Response, Full Scale ${ }^{(5)}$ |  |  | - | - | 20 | - | - | 20 | ns |
| SNR | Signal to Noise Ratio | 30 MSPS Conversion Rate, 15MHz Bandwidth |  |  |  |  |  |  |  |  |
|  | Peak Signal/RMS Noise | 5 MHz Input 10MHz Input |  | $\begin{aligned} & 44 \\ & 44 \\ & \hline \end{aligned}$ | $\begin{array}{r} 48 \\ 48 \\ \hline \end{array}$ | — | $\begin{array}{r} 44 \\ 44 \\ \hline \end{array}$ | $\begin{aligned} & 48 \\ & 48 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
|  | RMS Signal/RMS Noise | 5 MHz Input 10 MHz Input |  | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 39 \\ & 39 \end{aligned}$ | - | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 39 \\ & 39 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| NPR | Noise Power Ratio | DC to 15 MHz White Noise Bandwidth 4 Sigma Loading 5 MHz Slot 30 MSPS Conversion Rate |  | - | - | - | - | - | - | dB |
| DP | Differential Phase Error | FS $=4 \times$ NTSC |  | - | . 5 | 1 | - | . 5 | 1 | Degree |
| DG | Differential Gain Error | Fs $=4 \times$ NTSC |  | - | 1 | 2 | - | 1 | 2 | \% |

## NOTES:

2578 tb 05

1. Guarantees no missing codes.
2. See the ordering information section regarding the part number designation.
3. A 0 mV offset means 1 LSB above the 255 th code threshold.
4. No damage to the part will occur if the Max. times are exceeded. See the Convert section for more information about the Conv Max. time limitations.
5. This parameter is guaranteed but not tested in production


Figure 5. Application Example


Figure 6. Mid-Point Adjust

## CALIBRATION

The calibration of the IDT75C58 involves the setting of the 1st and 255th comparator thresholds to the desired voltages. This is done by varying the top and bottom voltages on the reference resistor chain, VRT and VRB, to compensate for any internal offsets. Assuming a nominal 0 V to -2 V reference range, apply -0.0039 V ( $1 / 2 \mathrm{LSB}$ from 0 V ) to the analog input, continuously strobe the device and adjust VRT until the OVFL output toggles between 0 and 1. To adjust the first comparator, apply -1.936 V ( $1 / 2 \mathrm{LSE}$ from -2 V ) to the analog input and adjust VRB until the converter output toggles between the codes 0 and 1.

The offset errors are caused by the parasitic resistance between the package pins and the actual resistor chain onchip and are shown as R1 and R2 in the Functional Block Diagram. The offset errors, EOT and EOB, are specified in the AC Electrical Characteristics and indicate the degree of adjustment needed.

The previously described calibration scheme requires that both ends of the reference resistor chain be adjustable, i.e. be driven by operational amplifiers. A simpler method is to connect the top of the resistor chain, RT, to analog ground or 0 V and to adjust this end of the range with the input buffer offset control. The offset error at the bottom of the resistor chain results in a slight gain error which can be compensated for by varying the voltage applied to RB. This is a preferred method for gain adjustment since it is not the input signal path. See Figure 5 for a detailed circuit diagram of this method.

## TYPICAL INTERFACE

Figure 5 shows a typical application example for the IDT75C58. The analog input amplifier is a bipolar wideband operational amplifier whose low impedance output directly drives the A/D Converter. The input buffer amplifier is configured with a gain of minus two which will convert a standard video input signal ( 1 V p-p) to the recommended 2 V converter input range. Both Vin pins are connected together as close to the package as possible and the input buffer feedback loop is closed at this point. Bipolar inputs, as well as the calibration of the reference top, are accomplished using the offset control. A band-gap reference is used to provide a stable voltage for both the offset and gain control. A variable capacitor in the input buffer feedback loop allows optimization of either the step or the frequency response and may be replaced by a fixed value in the final version of the printed circuit board.

To ensure operation to the rated specifications, proper decoupling is needed. The bypass capacitors should be located close to the chip with the shortest lead lengths possible. Massive ground planes are recommended. If separate digital and ground planes are used, they should be connected together at one point close to the IDT75C58.

The bottom reference voltage, VRB, is supplied by an inverting amplifier buffered by a PNP transistor. The transistor provides a low impedance source and is necessary to provide the current flowing through the resistor chain. The bottom reference voltage may be adjusted to cancel the gain error introduced by the offset voltage, EOB, as discussed in the calibration section.


Figure 7. Simplified 9-Bit Application

## TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS


## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2578 tbl 6
CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2578 drw 12

1. Diagram shown for input Control Enable-L.OW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; tF $\leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION

IDT $\frac{X X X X}{\text { Device Type }} \frac{X}{\text { Power }} \frac{X}{\text { Speed }} \frac{X}{\text { Package }}$| $\frac{X}{\text { Process/ }}$ |
| :--- |
| Temperature |
| Range |

## STANDARD LOGIC PRODUCTS

The demand for high-performance systems continues to push the need for faster and faster clock frequencies that exceed the capabilities of ASICs and older generation logic families such as FAST $^{\mathrm{TM}}$ and $F A C T^{T M}$. The use of high-speed MSI logic building blocks in the "speed-critical" processor/ memory interface has allowed designers to produce the highest performance $25 / 33 \mathrm{MHz}$ microprocessor-based systems. The use of MSI logic with the fastest speed and lowest switching noise characteristics, as realized by the FCT-CT devices, has become all pervasive in today's high-performance systems.

The Standard Logic Product Line represents families of Memory and Bus Interface Devices that take advantage of two different IDT technology platforms.

The FCT and FCT-T (Fast CEMOS ${ }^{\text {M }}$ TTL-compatible) logic families have taken advantage of the pioneering IDT has done in CMOS technologies. Today's technology utilizes state-of-the-art sub-micron and double-layer metal processing.

The FBT (Fast BiCEMOS ${ }^{\text {тм }}$ TTL-compatible) logic family is manufactured using an advanced dual metal BiCMOS technology that combines the most advanced sub-micron CMOS technology with high-performance bipolar processing.

## THE FCT \& FCT-T LOGIC FAMILY

This logic family was designed to allow easy upgrade of olderbipolar $54 / 74 \mathrm{~F}$ and Am29000 series designs to their performance equivalents in CMOS. The FCT family comes in two versions. There is the standard switching noise version (FCT) and a low switching noise version called FCT-T. Each version has various speed grades. Key features of these families are:

- FCT/FCT-T is a direct replacement of the FAST family of products.
- FCT/FCT-T is a direct replacement of the Am29000 family of products.
- FCT-A series is up to $25 \%$ faster than FCT speeds with standard switching noise.
- FCT-AT series is equivalent to FCT-A speeds with low switching noise.
- FCT-C series is up to $50 \%$ faster than FCT, with standard switching noise.
- FCT-CT series is equivalent to FCT-C speeds with low switching noise.
- High output drive to 64 mA (commercial) and 48 mA (military).
- Substantially lower input current levels ( $5 \mu \mathrm{~A}$ maximum).
- Consistent with JEDEC Standard No. 18.
- Excellent ESD and latch-up immunity.


## THE FBT LOGIC FAMILY

This logic family is manufactured using an advanced Bi CEMOS, dual metal technology. This technology provides the highest device speeds while minimizing simultaneous switching noise and maintaining CMOS power levels. The FBT family comes in various speed grades. Key features of this family are:

- FBT series is equivalent to BCT speeds with ultra-low switching noise.
- FBT-A series is up to $30 \%$ faster than BCT speeds, with low switching noise.
- FBT-C series is up to $45 \%$ faster than BCT speeds with low switching noise.
- Output drive to 64 mA (commercial) and 48 mA (military) (non-resistor parts).
- CMOS power levels ( $5 \mu \mathrm{~W}$ typical static).
- TTL-compatible input and output levels.
- High-impedance in power-off state.
- Some devices have $25 \Omega$ series resistor outputs.
- JEDEC standard pinout for DIP, SOIC and LCC packages.
A series of memory driver functions ave been designed using the BiCEMOS process. These functions include a $25 \Omega$ series resistor on the output driver, acting as a series termination. This results in a greater ability to drive transmission lines with high-capacitance loads such as large banks of memory.

All IDT logic devices are manufactured and assembled on a MIL-STD-883, Class B compliant line. Key features of the military products include:

- Fully compliant to MIL-STD-883, Class B.
- Offer numerous devices to DESC drawings.
- Available in Radiation Tolerant and Radiation Enhanced versions.
- Packages include hermetic DIP, LCC and CERPACK.

Commercial products are manufactured using the same production line and stringent quality requirements acquired from building military products. All commercial products are available in dual in-line as well as surface mount packages.

## PRODUCT MATRIX

| NOISE |  |  |  |
| :--- | :--- | :--- | :--- |
| Standard |  | FCT-A |  |
| Improved |  |  | FCT |
| Low | FCT-CT | FCT-AT | FCT-T |
| Ultra-Low | FBT-C | FBT |  |
| SPEED | Very High-Speed | High-Speed | FAST |

## TABLE OF CONTENTS

STANDARD LOGIC PRODUCTS PAGE
IDT29FCT52T
IDT29FCT53TIDT29FCT520TIDT29FCT521T
IDT54/74FCT138T
IDT54/74FCT135T
IDT54/74FCT151T
IDT54/74FCT251T
IDT54/74FCT157T
IDT54/74FCT257T
IDT54/74FCT161TIDT54/74FCT163TIDT54/74FCT191T
IDT54/74FCT193T
IDT54/74FCT240T
IDT54/74FCT241TIDT54/74FCT244TIDT54/74FCT540TIDT54/74FCT541TIDT54/74FCT245TIDT54/74FCT640TIDT54/74FCT645TIDT54/74FCT273TIDT54/74FCT299T
IDT54/74FCT373T
IDT54/74FCT533T
IDT54/74FCT573T
IDT54/74FCT374T
IDT54/74FCT534TIDT54/74FCT574T
IDT54/74FCT377T
IDT54/74FCT399T
IDT54/74FCT521T
IDT54/74FCT543T
IDT54/74FCT646T
IDT54/74FCT648T
IDT54/74FCT651TIDT54/74FCT652T
IDT54/74FCT620T
IDT54/74FCT623T
IDT54/74FCT621T
IDT54/74FCT622T
IDT54/74FCT821TIDT54/74FCT823T
IDT54/74FCT825T
IDT54/74FCT827T
IDT54/74FCT828T
IDT54/74FCT841TIDT54/74FCT843T
IDT54/74FCT845TIDT29FCT52
Non-inverting Octal Registered Transceiver ..... 6.16.1
Multi-level Pipeline Register ..... 6.2
Multi-level Pipeline Register ..... 6.2
1-of-8 Decoder. ..... 6.3
Dual 1-of-4 Decoder ..... 6.4
8-Input Multiplexer ..... 6.5
8-Input Multiplexer w/3-State ..... 6.5
Quad 2-Input Multiplexer ..... 6.6
Quad 2-Input Multiplexer w/3-State ..... 6.6
Synchronous Binary Counter w/Asynchronous Master Reset ..... 6.7
Synchronous Binary Counter w/Synchronous Reset ..... 6.7
Up/Down Binary Counter w/Preset and Ripple Clock ..... 6.8
Up/Down Binary Counter w/Separate Up/Down Clocks ..... 6.9
Inverting Octal Buffer/Line Driver ..... 6.10
Non-inverting Octal Buffer/Line Driver ..... 6.10
Non-inverting Octal Buffer/Line Driver ..... 6.10
Inverting Octal Buffer/Line Driver ..... 6.10
Non-inverting Octal Buffer/Line Driver ..... 6.10
Non-inverting Octal Transceiver ..... 6.11
Inverting Octal Transceiver ..... 6.11
Non-inverting Octal Transceiver ..... 6.11
Octal D Flip-Flop w/Common Master Reset ..... 6.12
8 Input Universal Shift Register w/Common Parallel I/O Pins ..... 6.13
Non-inverting Octal Transparent Latch w/3-State ..... 6.14
Inverting Octal Transparent Latch w/3-State ..... 6.14
Non-inverting Octal Transparent Latch w/3-State ..... 6.14
Non-inverting Octal D Register ..... 6.15
Inverting Octal D Register ..... 6.15
Non-inverting Octal D Register ..... 6.15
Octal D Flip-Flop w/Clock Enable ..... 6.16
Quad Dual-Port Register ..... 6.17
8-Bit Identity Comparator ..... 6.18
Non-inverting Octal Latched Transceiver ..... 6.19
Non-inverting Octal Registered Transceiver ..... 6.20
Inverting Octal Registered Transceiver ..... 6.20
Inverting Octal Registered Transceiver ..... 6.20
Non-inverting Octal Registered Transceiver ..... 6.20
Inverting Octal Bus Transceiver w/3-State ..... 6.21
Non-inverting Octal Bus Transceiver w/3-State ..... 6.21
Non-inverting Octal Bus Transceiver (Open Drain) ..... 6.22
Inverting Octal Bus Transceiver (Open Drain) ..... 6.22
10-Bit Non-inverting Register w/3-State ..... 6.23
$9-$ Bit Non-inverting Register w/Clear \& 3-State ..... 6.23
8-Bit Non-inverting Register w/Clear \& 3-State ..... 6.23
10-Bit Non-inverting Buffer ..... 6.24
10-Bit Inverting Buffer ..... 6.24
10-Bit Non-inverting Latch ..... 6.25
9-Bit Non-inverting Latch ..... 6.25
8-Bit Non-inverting Latch ..... 6.25
Non-inverting Octal Registered Transceiver ..... 6.26
Inverting Octal Registered Transceiver ..... 6.26
STANDARD LOGIC PRODUCTS (CONTINUED) ..... PAGE
IDT29FCT520 Multi-level Pipeline Register ..... 6.27
IDT49FCT661 16-Bit Synchronous Binary Counter ..... 6.28
IDT49FCT804 High-Speed Tri-Port Bus Multiplexer ..... 6.29
IDT49FCT805 Buffer/Clock Driver w/Guaranteed Skew ..... 6.30
IDT49FCT806 Buffer/Clock Driver w/Guaranteed Skew ..... 6.30
IDT49FCT818 Octal Register with SPC ${ }^{\text {m }}$ ..... 6.31
IDT49C25
IDT39C8XX
IDT54/74FCT138
IDT54/74FCT139
IDT54/74FCT161
IDT54/74FCT163
IDT54/74FCT182
IDT54/74FCT191
IDT54/74FCT193
IDT54/74FCT240
IDT54/74FCT241
IDT54/74FCT244
IDT54/74FCT540
IDT54/74FCT541
IDT54/74FCT245
IDT54/74FCT640
IDT54/74FCT645
IDT54/74FCT273
IDT54/74FCT299
IDT54/74FCT373
IDT54/74FCT533
IDT54/74FCT573
IDT54/74FCT374
IDT54/74FCT534
IDT54/74FCT574
IDT54/74FCT377
IDT54/74FCT399
IDT54/74FCT521
IDT54/74FCT543
IDT54/74FCT646
IDT54/74FCT821
IDT54/74FCT823
IDT54/74FCT824
IDT54/74FCT825
IDT54/74FCT827
IDT54/74FCT833
IDT54/74FCT841
IDT54/74FCT843
IDT54/74FCT844
IDT54/74FCT845
IDT54/74FCT861
IDT54/74FCT863
IDT54/74FCT864
IDT54/74FBT240
IDT54/74FBT241
IDT54/74FBT244
IDT54/74FBT245
IDT54/74FBT373
IDT54/74FBT374
IDT54/74FBT540
Microcycle Length Controller ..... 6.32
IDT39C8XXX Family ..... 6.33
1-of-8 Decoder ..... 6.34
Dual 1-of-4 Decoder ..... 6.35
Synchronous Binary Counter w/Asynchronous Master Reset ..... 6.36
Synchronous Binary Counter w/Synchronous Reset ..... 6.36
Carry Lookahead Generator ..... 6.37
Up/Down Binary Counter w/Preset and Ripple Clocks ..... 6.38
Up/Down Binary Counter w/Separate Up/Down Clocks ..... 6.39
Inverting Octal Buffer/Line Driver ..... 6.40
Non-inverting Octal Buffer/Line Driver ..... 6.40
Non-inverting Octal Buffer/Line Driver ..... 6.40
Inverting Octal Buffer/Line Driver ..... 6.40
Non-inverting Octal Buffer/Line Driver ..... 6.40
Non-inverting Octal Transceiver ..... 6.41
Inverting Octal Transceiver ..... 6.41
Non-inverting Octal Transceiver ..... 6.41
Octal D Flip-Flop w/Common Master Reset ..... 6.42
8 -Input Universal Shift Register w/Common Parallel I/O Pins ..... 6.43
Non-inverting Octal Transparent Latch ..... 6.44
Inverting Octal Transparent Latch ..... 6.44
Non-inverting Octal Transparent Latch ..... 6.44
Non-inverting Octal D Flip-Flop ..... 6.45
Inverting Octal D Flip-Flop w/3-State ..... 6.45
Non-inverting Octal D Register w/3-State ..... 6.45
Octal D Flip-Flop w/Clock Enable ..... 6.46
Quad Dual-Port Register ..... 6.47
8-Bit Identity Comparator ..... 6.48
Non-inverting Octal Latched Transceiver ..... 6.49
Non-inverting Octal Registered Transceiver ..... 6.50
10-Bit Non-inverting Register w/3-State ..... 6.51
9-Bit Non-inverting Register w/Clear \& 3-State ..... 6.51
9 -Bit Inverting Register w/Clear \& 3-State ..... 6.51
8-Bit Non-inverting Register ..... 6.51
10-Bit Non-inverting Buffer ..... 6.52
8-Bit Transceiver w/Parity ..... 6.53
10-Bit Non-inverting Latch ..... 6.54
9-Bit Non-inverting Latch ..... 6.54
9-Bit Inverting Latch ..... 6.54
8-Bit Non-inverting Latch ..... 6.54
10-Bit Non-inverting Transceiver ..... 6.55
$9-$ Bit Non-inverting Transceiver ..... 6.55
9-Bit Inverting Transceiver ..... 6.55
Inverting Octal Buffer/Line Driver ..... 6.56
Non-inverting Octal Buffer/Line Driver. ..... 6.57
Non-inverting Octal Buffer/Line Driver. .....  6.58
Non-inverting Octal Transceiver ..... 6.59
Octal Transparent Latch w/3-State ..... 6.60
Non-inverting Octal D Register .....  6.61
Inverting Octal Buffer ..... 6.62
STANDARD LOGIC PRODUCTS (CONTINUED) PAGE
IDT54/74FBT541 Non-inverting Octal Buffer ..... 6.62
IDT54/74FBT821 10-Bit Non-inverting Register ..... 6.63
IDT54/74FBT823 9-Bit Inverting Register ..... 6.64
IDT54/74FBT827 Non-inverting 10-Bit Buffers/Driver ..... 6.65
IDT54/74FBT828 Inverting10-Bit Buffers/Driver ..... 6.65
IDT54/74FBT841 10-Bit Non-inverting Latch ..... 6.66
IDT54/74FBT2240 Inverting Octal Buffer/Line Driver w/25 Series Resistor ..... 6.67
IDT54/74FBT2244 Inverting Octal Buffer/Line Driver w/25 2 Series Resistor ..... 6.68
IDT54/74FBT2373 Octal Transparent Latch w/3-State $\& 25 \Omega$ Series Resistor ..... 6.69
IDT54/74FBT2827 Non-inverting 10 -Bit Bulfers/Driver w/ $25 \Omega$ Series Resistor ..... 6.70
IDT54/74FBT2828 Inverting10-Bit Buffers/Driver w/25 $\Omega$ Series Resistor ..... 6.70
IDT54/74FBT2841 10-Bit Memory Latch w/25 $\Omega$ Series Resistor ..... 6.71


## FEATURES:

- Equivalent to AMD's Am2952/53 and Fairchild's 29F52/ 53 in pinoutfunction
- IDT29FCT52AT/53AT equivalent to FAST™ speed
- IDT29FCT52BT/53BT 25\% faster than FAST ${ }^{\text {m }}$
- IDT29FCT52CT/53CT 37\% faster than FAST™
- $\mathrm{IOL}=64 \mathrm{~mA}$ (commercial) and 48 mA (military)
- CMOS power levels ( 2.5 mW typ. static)
- TTL input and output level compatible
- IOFF feature ideal for hot switching of backplane drivers
- Available in 24-pin DIP, SOIC, 28-pin LCC and PLCC with JEDEC standard pinout
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT29FCT52AT/BT/CT and IDT29FCT53AT/BT/CT are 8-bit registered transceivers manufactured using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. Two 8 -bit back-to-back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and 3-state output enable signals are provided for each register. Both $A$ outputs and $B$ outputs are guaranteed to sink 64mA.
The IDT29FCT52AT/BT/CT is a non-inverting option of the IDT29FCT53AT/BT/CT.

## FUNCTIONAL BLOCK DIAGRAM



## NOTE:

1. IDT29FCT52 function is shown.

## PIN CONFIGURATIONS



## PIN DESCRIPTION

| Name | $1 / 0$ | Description |
| :---: | :---: | :---: |
| A0.7 | 1/0 | Eight bidirectional lines carrying the A Register inputs or B Register outputs. |
| B 0.7 | 1/0 | Eight bidirectional lines carrying the B Register inputs or A Register outputs. |
| CPA | 1 | Clock for the A Register. When $\overline{\text { CEA }}$ is LOW, data is entered into the A Register on the LOW-to-HIGH transition of the CPA signal. |
| $\overline{C E A}$ | I | Clock Enable for the A Register. When $\overline{C E A}$ is LOW, data is entered into the A Register on the LOW-to-HIGH transition of the CPA signal. When CEA is HIGH, the A Register holds its contents, regardless of CPA signal transitions. |
| $\overline{\mathrm{OEB}}$ | I | Output Enable for the A Register. When $\overline{\mathrm{OEB}}$ is LOW, the A Register outputs are enabled onto the $\mathrm{B} 0-7$ lines. When $\overline{\mathrm{OEB}}$ is HIGH, the B0-7 outputs are in the high impedance state. |
| CPB | I | Clock for the B Register. When $\overline{\mathrm{CE}} \overline{\mathrm{B}}$ is LOW, data is entered into the B Register on the LOW-to-HIGH transition of the CPB signal. |
| $\overline{\mathrm{CEB}}$ | I | Clock Enable for the B Register. When $\overline{C E B}$ is LOW, data is entered into the B Register on the LOW-to-HIGH transition of the CPB signal. When $\overline{\mathrm{CEB}}$ is HIGH, the B Register holds its contents, regardless of CPB signal transitions. |
| $\overline{O E A}$ | I | Output Enable for the B Register. When OEA is LOW, the B Register outputs are enabled onto the A0-7 lines. When $\overline{\mathrm{OEA}}$ is HIGH, the A0-7 outputs are in the high impedance state. |

2629 tbl 05

REGISTER FUNCTION TABLE ${ }^{(1)}$
(Applies to A or B Register)
(Applies to A or B Register)

| Inputs |  |  | Internal |  |
| :---: | :---: | :---: | :---: | :--- |
| D | CP | $\overline{\mathbf{C E}}$ | $\mathbf{Q}$ | Function |
| X | X | H | NC | Hold Data |
| L | $\uparrow$ | L | L | Load Data |
| H | $\uparrow$ | L | H |  |

NOTE:
2629 th 06

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level
$\mathrm{L}=$ LOW Voltage Level
X = Don't Care
NC = No Change
$\uparrow=$ LOW-to-HIGH Transition

OUTPUT CONTROL ${ }^{(1)}$

|  | Internal | Y-Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Function |  |  |  |  |
|  | Q | $\mathbf{5 2}$ | $\mathbf{5 3}$ | F |
| H | X | Z | Z | Disable Outputs |
| L | L | L | H | Enable Outputs |
| L | H | H | L |  |

NOTE:
2629 tbl 07

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level
$\mathrm{X}=$ Don't Care
$\mathrm{Z}=\mathrm{HIGH}$ Impedance

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerclal | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 120 | 120 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | 10 | pF |
| C/OO | l/O <br> Capacitance | VouT $=\mathrm{OV}$ | 8 | 12 | pF |

NOTE:
2640 tol 02

1. This parameter is guaranteed by characterization data and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Leve! | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| 1 H | Input HIGH Current | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{VI}=2.7 \mathrm{~V}$ | Except l/O Pins | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | 15 |  |
| III | Input LOW Current | $\mathrm{VcC}=\mathrm{Max} ., \mathrm{VI}=0.5 \mathrm{~V}$ | Except I/O Pins | - | - | -5 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | -15 |  |
| 11 | Input HIGH Current | $V c c=$ Max., VI = Vcc (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{Vcc}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V C C=M a x .{ }^{(3)}, V_{0}=$ GND |  | -60 | -120 | -225 | mA |
| loff | Power Down Disable | $\mathrm{VCC}=\mathrm{GND}, \mathrm{VO}=4.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-6 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{IOH}=-8 \mathrm{~mA} \mathrm{COM'L.} \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COM.L. } \end{aligned}$ | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{VIL}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & \mathrm{lOL}=48 \mathrm{~mA} \mathrm{MIL.}{ }^{(4)} \\ & \mathrm{lOL}=64 \mathrm{~mA} \mathrm{COM'L.} \end{aligned}$ | - | 0.3 | 0.55 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V C C=M a x . \\ & V I N=G N D \text { or } V C C \end{aligned}$ |  | - | 0.5 | 1.5 | mA |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. These are maximum lol values per output, for 8 outputs turned on simultaneously. Total maximum loL (all outputs) is 512 mA for commercial and 384 mA for military. Derate loL for number of outputs exceeding 8 turned on simultaneously.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lc}$ c | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{4}$ ) | $V C C=M a x .$ <br> Outputs Open <br> $\overline{\mathrm{OE}} \mathrm{A}$ or $\overline{\mathrm{OE}} \mathrm{B}=\mathrm{GND}$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V I N=V c c \\ & V I N=G N D \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $\mathrm{VCC}=$ Max. <br> Outputs Open <br> $\mathrm{f} \mathrm{CP}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{\mathrm{OE}}_{\mathrm{A}}$ or $\overline{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ <br> One Bit Toggling <br> at $\mathrm{fi}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} V \mathbb{N} & =V C C \\ V \mathbb{N} & =G N D \end{aligned}$ | - | 2.0 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.5 | 6.0 |  |
|  |  | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Open $\mathrm{fCP}=10 \mathrm{MHz}$ 50\% Duty Cycle $\overline{\mathrm{OE}}_{\mathrm{A}}$ or $\overline{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ Eight Bits Toggling at $\mathrm{fi}=2.5 \mathrm{MHz}$ 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 4.3 | $7.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V I N=G N D \end{aligned}$ | - | 6.5 | $16.8{ }^{(5)}$ |  |

NOTES:
2629 tbl 04

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per $T L$ driven input ( $\mathrm{V} \mathbb{N}=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the ICC formula. These limits are guaranteed but not tested.
6. Ic = IQUIESCENT + IINPUTS + IDYNAMIC

Ic = Icc + $\Delta \mathrm{ICc} D H N T+\operatorname{IccD}(f C P / 2+f i N i)$
Icc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{NT}=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{fi}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT29FCT52AT/53AT |  |  |  | IDT29FCT52BT/53BT |  |  |  | IDT29FCT52CT/53CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH tPHL | Propagation Delay CPA, CPB to An, Bn | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 10.0 | 2.0 | 11.0 | 2.0 | 7.5 | 2.0 | 8.0 | 2.0 | 6.3 | - | 7.3 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $\overline{O E A}$ or $\overline{O E B}$ to $A n, B n$ |  | 1.5 | 10.5 | 1.5 | 13.0 | 1.5 | 8.0 | 1.5 | 8.5 | 1.5 | 7.0 | - | 8.0 | ns |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time $\overline{O E A}$ or $\overline{O E B}$ to $A n, B n$ |  | 1.5 | 10.0 | 1.5 | 10.0 | 1.5 | 7.5 | 1.5 | 8.0 | 1.5 | 6.5 | - | 7.5 | ns |
| tSU | Set-up Time HIGH or LOW An, $\mathrm{Bn}_{\mathrm{n}}$ to CPA, CPB |  | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | ns |
| t ${ }^{\text {l }}$ | Hold Time HIGH or LOW An, $\mathrm{Bn}_{\mathrm{n}}$ to CPA, CPB |  | 2.0 | - | 2.0 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tsu | Set-up Time HIGH or LOW CEA, $\overline{\mathrm{CEB}}$ to CPA, CPB |  | 3.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | ns |
| $t \mathrm{H}$ | Hold Time HIGH or LOW CEA, CEB to CPA, CPB |  | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| tw | Pulse Width $\mathrm{HIGH}^{(3)}$ or LOW CPA or CPB |  | 3.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2629 tol 08
$C_{L}=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zour of the Pulse Generator.

PULSE WIDTH


## ENABLE AND DISABLE TIMES



NOTES
2629 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; Z \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; $\mathrm{tR} \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



MULTILEVEL PIPELINE REGISTERS

## FEATURES:

- Equivalent to AMD's Am29520/521 bipolar Multilevel Pipeline Registers in pinout/function, speed and output drive over full temperature and voltage supply extremes
- Four 8-bit high-speed registers
- Dual two-level or single four-level push-only stack operation
- All registers available at multiplexed output
- Hold, transfer and load instructions
- Provides temporary address or data storage
- $10 \mathrm{~L}=48 \mathrm{~mA}$ (commercial), 32 mA (military)
- CMOS power levels ( 1 mW typ. static)
- Substantially lower input current levels than AMD's bipolar ( $5 \mu \mathrm{~A}$ typ.)
- True TTL input and output levels
- Manufactured using advanced CEMOS ${ }^{\text {TM }}$ processing
- Available in 300 mil plastic and hermetic DIP, as well as LCC, SOIC and CERPACK
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT29FCT520AT/BT/CT and IDT29FCT521AT/ BT/ CT each contain four 8 -bit positive edge-triggered registers. These may be operated as a dual 2 -level or as a single 4 -level pipeline. A single $\hat{\delta}$-bil inpul is provided and any of the four registers is available at the 8 -bit, 3 -state output.

These devices differ only in the way data is loaded into and between the registers in 2 -level operation. The difference is illustrated in Figure 1. In the IDT29FCT520AT/BT/CT when data is entered into the first level $(\mathrm{I}=2 \mathrm{or} \mid=1)$, the existing data in the first level is moved to the second level. In the IDT29FCT521AT/BT/CT, these instructions simply cause the data in the first level to be overwritten. Transfer of data to the second level is achieved using the 4 -level shift instruction ( $I=$ 0 ). This transfer also causes the first level to change. In either part $I=3$ is for hold.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



## DEFINITION OF FUNCTIONAL TERMS

| Pin Names | Description |
| :--- | :--- |
| $\mathrm{D}_{\mathrm{n}}$ | Register input Port. |
| CLK | Clock input. Enter data into registers on LOW- <br> to-HIGH transitions. |
| $\mathrm{Io}, \mathrm{It}$ | Instruction inputs. See Figure 1 and <br> instruction Control Tables. |
| $\mathrm{So}, \mathrm{S} 1$ | Multiplexer select. Inputs either register $\mathrm{A}_{1}, \mathrm{~A} 2$, <br> $\mathrm{B}_{1}$ or B2 data to be available at the output port. |
| $\overline{\mathrm{OE}}$ | Output enable for 3-state output port. |
| $\mathrm{Y}_{\mathrm{n}}$ | Register output port. |

2619 bl 01


REGISTER SELECTION

| $S_{1}$ | So | Register |
| :---: | :---: | :---: |
| 0 | 0 | $\mathrm{~B}_{2}$ |
| 0 | 1 | $\mathrm{~B}_{1}$ |
| 1 | 0 | $\mathrm{~A}_{2}$ |
| 1 | 1 | $\mathrm{~A}_{1}$ |

2619 tblo2


NOTE:

1. I = 3 for hold.

Figure 1. Data Loading in 2-Level Operation

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unlt |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBiAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lOUT | DC Output Current | 120 | 120 | mA |

NOTES:
2619 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals.
3. Outputs and $I / O$ terminals.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{t}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| CouT | Output Capacitance | VoUT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2619 비 04

1. This parameter is measured at characterization data but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IfH | Input HIGH Current | $\mathrm{Vcc}=$ Max. | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{Vcc}=$ Max. | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | -5 | $\mu \mathrm{A}$ |
| 10ZH | High Impedance Output Current | $\mathrm{Vcc}=$ Max . | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Iozl. |  |  | $\mathrm{V} 0=0.5 \mathrm{~V}$ | - | - | -10 |  |
| 11 | Input HIGH Current | Vcc = Max., VI = Vcc (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{Vcc}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| Ios | Short Circuit Current | $\mathrm{Vcc}=$ Max. ${ }^{(3)}, \mathrm{VO}=\mathrm{GND}$ |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-6 \mathrm{~mA} \mathrm{MIL.} \\ & \mathrm{IOH}=-8 \mathrm{mACOM} . \end{aligned}$ | 2.4 | 3.3 | - | $V$ |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.0 | 3.0 | - |  |
| Vol | Output LOW Voltage | $\begin{aligned} & V C C=M i n . \\ & V I N=V I H \text { or } V I L \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=32 \mathrm{~mA} \text { MIL. } \\ & \mathrm{lOL}=48 \mathrm{~mA} \mathrm{COM} \mathrm{~L} . \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \text { Vcc }=\text { Max. } \\ & \text { ViN }=\text { GND or Vcc } \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current, TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{~V} I \mathrm{~N}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\begin{aligned} & \mathrm{VcC}=\text { Max., Outputs Open } \\ & \overline{\mathrm{OE}}=\mathrm{GND} \\ & \text { One Input Toggling } \\ & 50 \% \text { Duty Cycle } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $\begin{aligned} & \text { Vcc = Max., Outputs Open } \\ & \mathrm{fcP}=10 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \\ & \overline{\mathrm{OE}}=\mathrm{GND} \\ & \text { One Bit Toggling } \\ & \text { at } \mathrm{fi}=5 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \end{aligned}$ | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V \mathbb{N}=G N D \end{aligned}$ | - | 2.2 | 6.0 |  |
|  |  | $\begin{aligned} & \text { VcC = Max., Outputs Open } \\ & \mathrm{fCP}=10 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \\ & \overline{\mathrm{OE}}=\mathrm{GND} \\ & \text { Eight Bits Toggling } \\ & \text { at } \mathrm{fi}=5 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \\ & \hline \end{aligned}$ | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | 7.0 | $12.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V I N=3.4 V \\ & V I N=G N D \end{aligned}$ | - | 9.2 | $21.8{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input (VIN $=3.4 \mathrm{~V}$ ); all other inputs at VCC or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. $\mathrm{IC}=$ IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{IcC}+\Delta \mathrm{IcC} \mathrm{DHNT}^{2}+\mathrm{IccD}(\mathrm{fcP} / 2+\mathrm{fiNi})$
Icc = Quiescent Current
$\Delta I C C=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$N T=$ Number of TTL inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}_{\mathrm{i}}=$ Number of Inputs at $\mathrm{f}_{\mathrm{t}}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | FCT520AT/521AT |  |  |  | FCT520BT/521BT |  |  |  | FCT520CT/521CT |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | MIn. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPHL <br> tPLH | Propagation Delay CLK to Yn | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 14.0 | 2.0 | 16.0 | 2.0 | 7.5 | 2.0 | 8.0 | 2.0 | 6.0 | 2.0 | 7.0 | ns |
| $\begin{aligned} & \text { tPHL } \\ & \text { tPLL } \\ & \hline \end{aligned}$ | Propagation Delay So or S1 to Yn |  | 2.0 | 13.0 | 2.0 | 15.0 | 2.0 | 7.5 | 2.0 | 8.0 | 2.0 | 6.0 | 2.0 | 7.0 | ns |
| tsu | Set-up Time HIGH or LOW Dn to CLK |  | 5.0 | - | 6.0 | - | 2.5 | - | 2.8 | - | 2.5 | - | 2.8 | - | ns |
| th | Hold Time HIGH or LOW Dn to CLK |  | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| tsu | Set-up Time HIGH or LOW lo or l1 to CLK |  | 5.0 | - | 6.0 | - | 4.0 | - | 4.5 | - | 4.0 | - | 4.5 | - | ns |
| th | Hold Time HIGH or LOW lo or l1 to CLK |  | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| $\begin{aligned} & \mathrm{tPhz} \\ & \mathrm{tPLZ} \end{aligned}$ | Output Disable Time |  | 1.5 | 12.0 | 1.5 | 13.0 | 1.5 | 7.0 | 1.5 | 7.5 | 1.5 | 6.0 | 1.5 | 6.0 | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \mathrm{tPZL} \\ & \hline \end{aligned}$ | Output Enable Time |  | 1.5 | 15.0 | 1.5 | 16.0 | 1.5 | 7.5 | 1.5 | 8.0 | 1.5 | 6.0 | 1.5 | 7.0 | ns |
| tw | Clock Pulse Width HIGH or LOW |  | 7.0 | - | 8.0 | - | 5.5 | - | 6.0 | - | 5.5 | - | 6.0 | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum units are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



SWITCH POSITION

| Test | Swltch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2619 tol 08
$\mathrm{CL}=$ Load capacitance: includes jig and probe capacitance.
Rt = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2619 drw 05

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; tF $\leq 2.5 \mathrm{~ns}$; t $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



FAST CMOS
1-OF-8 DECODER
IDT54/74FCT138T IDT54/74FCT138AT IDT54/74FCT138CT

## FEATURES:

- IDT54/74FCT138T equivalent to FAST ${ }^{\text {m }}$ speed
- IDT54/74FCT138AT 35\% faster than FAST ${ }^{\text {rm }}$
- Equivalent to $\mathrm{FAST}^{\text {TM }}$ speeds and output drive over full temperature and voltage supply extremes
- IOL $=48 \mathrm{~mA}$ (commercial) and 32mA (military)
- CMOS power levels (1mW typ. static)
- True TTL input and output levels
- Substantially lower input current levels than FAST ${ }^{\text {m }}$ ( $5 \mu \mathrm{~A}$ max.)
- 1-of-8 decoder with enables
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT138T/AT/CT are 1-of-8 decoders built using advanced CEMOS™ a dual metal CMOS technology. The IDT54/74FCT138T/AT/CT accepts three binary weighted inputs (A0, A1, A2) and, when enabled, provides eight mutually exclusive active LOW outputs ( $\overline{\mathrm{O}}-\overline{\mathrm{O}} 7$ ). The IDT54/74FCT138T/ AT/CT features three enable inputs, two active LOW ( $\bar{E}_{1}, \bar{E}_{2}$ ) and one active HIGH ( $\mathrm{E}_{3}$ ). All outputs will be HIGH unless $\overline{\mathrm{E}}_{1}$ and $\overline{\mathrm{E}}_{2}$ are LOW and $\mathrm{E}_{3}$ is HIGH . This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four IDT54/74FCT138T/AT/ CT devices and one inverter.

FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of National Semiconductor Co.

## PIN CONFIGURATIONS



2570 drw 01

LCC
TOP VIEW

## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\mathrm{A}_{0}-\mathrm{A}_{2}$ | Address Inputs |
| $\overline{\mathrm{E}}_{1}, \overline{\mathrm{E}}_{2}$ | Enable Inputs (Active LOW) |
| $\mathrm{E}_{3}$ | Enable Input (Active HIGH) |
| $\overline{\mathrm{O}}_{0}-\overline{\mathrm{O}}_{7}$ | Outputs (Active LOW) |

2570 tbl 06

## FUNCTION TABLE

| Inputs |  |  |  |  |  | Outputs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bar{E} 1$ | $\bar{E}_{2}$ | E3 | A0 | A1 | A2 | $\bar{O} 0$ | $\overline{\mathrm{O}} 1$ | $\overline{\mathrm{O}} 2$ | $\bar{O}$ | $\overline{\mathrm{O}} 4$ | $\bar{O} 5$ | O6 | $\overline{\mathrm{O}} 7$ |
| H | X | X | X | X | X | H | H | H | H | H | H | H | H |
| X | H | X | X | X | X | H | H | H | H | H | H | H | H |
| X | X | L | X | X | X | H | H | H | H | H | H | H | H |
| L | L | H | L | L | L | L | H | H | H | H | H | H | H |
| L | L | H | H | L | L | H | L | H | H | H | H | H | H |
| L | L | H | L | H | 1 | H | H | L | H | H | H | H | H |
| L | L | H | H | H | L | H | H | H | L | H | H | H | H |
| L | L | H | L | L | H | H | H | H | H | L | H | H | H |
| L | $L$ | H | H | L | H | H | H | H | H | H | L | H | H |
| L | L | H | L | H | H | H | H | H | H | H | H | L | H |
| L | L | H | H | H | H | H | H | H | H | H | H | H | L |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerclal | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to VcC | -0.5 to VcC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output <br> Current | 120 | 120 | mA |

NOTE:
2570 tol 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and l/O terminals only.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $(1)$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VoUT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2570 tol 02

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| liH | Input HIGH Current | Vcc = Max. | $\mathrm{VI}=2.7 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| IIL. | Input LOW Current | $\mathrm{Vcc}=$ Max. | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | -5 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | Vcc = Max., VI = Vcc (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{Vcc}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{Vcc}=$ Max. ${ }^{(3)}$, Vo = GND |  | -60 | -120 | -225 | mA |
| VoH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} 1 \mathrm{OH} & =-6 \mathrm{~mA} \text { MIL. } \\ 1 \mathrm{OH} & =-8 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} \mathrm{IOL} & =32 \mathrm{~mA} \text { MIL. } \\ \mathrm{lOL} & =48 \mathrm{~mA} \mathrm{COM'L} . \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=\mathrm{GND} \text { or } \mathrm{VCC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V C C=$ Max. <br> Outputs Open <br> One Bit Toggling <br> 50\% Duty Cycle | $\begin{aligned} & \text { VIN }=V C C \\ & V \text { IN }=G N D \end{aligned}$ | - | 0.15 | 0.3 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(5)}$ | $\begin{aligned} & \hline \text { Vcc = Max. } \\ & \text { Outputs Open } \\ & \text { Toggle } \bar{E}_{1}, \bar{E}_{2} \text { or E3 } \\ & 50 \% \text { Duty Cycle } \\ & \text { to }=10 \mathrm{MHz} \\ & \text { One Output Toggling } \end{aligned}$ | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \\ & \\ & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 1.7 2.0 | 4.5 | mA |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per $T T$ driven input ( $\mathrm{V} \mid \mathrm{N}=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Ic = IquiEsCENT + IINPUTS + IDYNAMic
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC} D \mathrm{DNT}+\mathrm{ICCD}$ (fCP/2+foNo)
Icc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
to = Output Frequency
No = Number of Outputs at to
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT138T |  |  |  | IDT54/74FCT138AT |  |  |  | IDT54/74FCT138CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'I. |  | Mil. |  | Com'I. |  | Mil. |  | Com'I. |  | MiI. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPL. tPHL | Propagation Delay $\mathrm{A}_{n}$ to $\overline{\mathrm{O}} \mathrm{n}$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 9.0 | 1.5 | 12.0 | 1.5 | 5.8 | 1.5 | 7.8 | - | - | - | - | ns |
| $\begin{aligned} & \hline \mathrm{tPLH} \\ & \mathrm{tPHL} \\ & \hline \end{aligned}$ | Propagation Delay $\bar{E}_{1}$ or $\bar{E}_{2}$ to $\overline{\text { On }}$ |  | 1.5 | 9.0 | 1.5 | 12.5 | 1.5 | 5.9 | 1.5 | 8.0 | - | - | - | - | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay E3 to On |  | 1.5 | 9.0 | 1.5 | 12.5 | 1.5 | 5.9 | 1.5 | 8.0 | - | - | - | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS


## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

## DEFINITIONS:

2570 tol 09
$C L=$ Load capacitance: includes jig and probe capacitance.
$\mathrm{Rt}=$ Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2570 drw 10

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{ZO} \leq 50 \Omega$; tF $\leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

ORDERING INFORMATION

| IDT | Temp. Range | FCT | $\frac{\text { XXXX }}{\text { Device Type }}$ | $\frac{X}{\text { Package }}$ | $\frac{X}{\text { Process }}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | $\left.\right\|_{\text {Blank }} ^{\text {Bl }}$ | Commercial MIL-STD-883, Class B |
|  |  |  | - . |  |  | $-\begin{aligned} & P \\ & D \\ & S O \\ & E \\ & L \end{aligned}$ | Plastic DIP <br> CERDIP <br> Small Outline IC <br> CERPACK <br> Leadless Chip Carrier |
|  |  |  |  |  |  | $\left\lvert\, \begin{aligned} & 138 T \\ & 138 A T \\ & 138 C T \end{aligned}\right.$ | 1-of-8 Decoder <br> Fast 1-of-8 Decoder <br> Super Fast 1-of-8 Decoder |
|  |  |  |  |  |  | $\left\{\begin{array}{l} 54 \\ 74 \end{array}\right.$ | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ |


|  | FAST CMOS DUAL 1-OF-4 DECODER | IDT54/74FCT139T IDT54/74FCT139AT IDT54/74FCT139CT |
| :---: | :---: | :---: |

## FEATURES

- IDT54/74FCT139T equivalent to FAST ${ }^{\text {Tm }}$ speed
- IDT54/74FCT139AT 35\% faster than FAST ${ }^{\text {™ }}$
- Equivalent to $\mathrm{FAST}^{\text {m }}$ output drive over full temperature and voltage supply extremes
- IOL $=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- Substantially lower input current levels than FAST™ ( $5 \mu \mathrm{~A}$ max.)
- Dual 1-of-4 decoder with enable
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION

The IDT54/74FCT139T/AT/CT are dual 1-of-4 decoders built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. These devices have two independent decoders, each of which accept two binary weighted inputs (AO-A1) and provide four mutually exclusive active LOW outputs ( $\overline{\mathrm{O}}-\mathrm{O}_{3}$ ). Each decoder has an active LOW enable ( $\overline{\mathrm{E}}$ ). When $\overline{\mathrm{E}}$ is HIGH, all outputs are forced HIGH.

FUNCTIONAL BLOCK DIAGRAM


2566 cnv* 03

## PIN CONFIGURATIONS



DIP/SOIC/CERPACK TOP VIEW


2566 cnv* 02

LCC TOP VIEW

## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\mathrm{A}_{0}, \mathrm{~A}_{1}$ | Address Inputs |
| $\overline{\mathrm{E}}$ | Enable Input (Active LOW) |
| $\overline{\mathrm{O}} 0-\overline{\mathrm{O}} 3$ | Outputs (Active LOW) |

2566 tbl 07

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerclal | Military | Unlt |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM | $(3)$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to Vcc | -0.5 to Vcc |
| V |  |  |  |  |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output <br> Current | 120 | 120 | mA |

## NOTES:

2566 to 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

TRUTH TABLE ${ }^{(1)}$

| Inputs |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bar{E}$ | Ao | A1 | $\overline{\mathrm{O}} 0$ | $\overline{\mathrm{O}} 1$ | $\overline{\mathrm{O}} 2$ | $\overline{\mathrm{O}} 3$ |
| H | X | X | H | H | H | H |
| L | L | L | L | H | H | H |
| L | H | L | H | L | H | H |
| L | L | H | H | H | L | H |
| L | H | H | H | H | H | L |

NOTES:
2566 tol 06

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level
X = Don't Care

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter(1) | Conditlons | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | Vin $=0 \mathrm{~V}$ | 6 | 10 | pF |
| CouT | Output <br> Capacitance | VoUT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2566 202

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| liH | Input HIGH Current | $\mathrm{VcC}=$ Max . | $\mathrm{VI}=2.7 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{Vcc}=$ Max. | $\mathrm{VI}=0.5 \mathrm{~V}$ | - | - | -5 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | Vcc = Max., VI= Vcc (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{Vcc}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V C C=$ Max. ${ }^{(3)}, \mathrm{VO}=$ GND |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-6 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-8 \mathrm{~mA} \text { COML. } \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ MIL. <br> $\mathrm{IOH}=-15 \mathrm{~mA}$ COM'L. | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage | $\begin{aligned} & \text { Vcc }=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=32 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM} . \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V C C=M a x . \\ & V I N=G N D \text { or } V C C \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\triangle \mathrm{lCC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \\ & \hline \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V C C=$ Max . <br> Outputs Open <br> One Bit Toggling <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{~V} \mathbb{N}=\mathrm{GND} \end{aligned}$ | - | 0.15 | 0.3 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $\mathrm{Vcc}=\mathrm{Max} .$ <br> Outputs Open $\mathrm{fo}_{0}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> One Output Toggling | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | 1.7 | 4.5 | mA |
|  |  |  | $\begin{aligned} & \text { VIN }=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.0 | 5.5 |  |
|  |  | $V c c=M a x$ <br> Outputs Open $\mathrm{fo}_{0}=10 \mathrm{MHz}$ 50\% Duty Cycle One Output Toggling on Each Decoder | $\begin{aligned} & \mathrm{VIN}=\mathrm{VcC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 3.2 | $7.5^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 3.7 | 9.5 ${ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input (ViN $=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC $=$ IQUIESCENT + linPuts + IDYNAMIC
$\mathrm{IC}=\mathrm{IcC}+\Delta \mathrm{Icc} \mathrm{DHNT}+\mathrm{Icco}(\mathrm{fcP} / 2+\mathrm{fONo})$
lcc = Quiescent Current
$\Delta l \mathrm{CC}=$ Power Supply Current for a TTL High Input ( $\mathrm{VIN}=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
$1 \mathrm{CCD}=$ Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
to $=$ Output Frequency
No = Number of Outputs at to
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Parameter | Description | Condition ${ }^{(1)}$ | IDT54/74FCT139T |  |  |  | IDT54/74FCT139AT |  |  |  | IDT54/74FCT139CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \mathrm{tPLH} \\ & \text { tPHL } \end{aligned}$ | Propagation Delay Ao or $A_{1}$ to $\bar{O} n$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 9.0 | 1.5 | 12.0 | 1.5 | 5.9 | 1.5 | 7.8 | - | - | - | - | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay $\overline{\mathrm{E}}$ to $\overline{\mathrm{O}}_{\mathrm{n}}$ |  | 1.5 | 8.0 | 1.5 | 9.0 | 1.5 | 5.5 | 1.5 | 7.2 | - | - | - | - | ns |

## NOTES:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

## DEFINITIONS:

2566 か 09
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES

NOTES
2566 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



FAST CMOS

## IDT54/74FCT151T/AT/CT IDT54/74FCT251T/AT/CT

## FEATURES:

- IDT54/74FCT151T/251T equivalent to FAST™ speed and drive
- IDT54/74FCT151AT/251AT 25\% faster than FAST ${ }^{m}$
- IDT54/74FCT151CT/251CT 50\% faster than FASTт
- Equivalent to FAST™ output drive over full temperature and voltage supply extremes
- TTL input and output level compatible
- $\mathrm{VOH}=3.3 \mathrm{~V}$ (typ.)
$-\mathrm{VOL}=0.3 \mathrm{~V}$ (typ.)
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial), 32mA (military)
- CMOS power levels (1mW typ. static)
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT151T/AT/CT andIDT54/74FCT251T/AT/ CT are high-speed 8-input multiplexers built using advanced CEMOSm, a dual metal CMOS technology. They select one bit of data from up to eight sources under the control of three select inputs. Both assertion and negation outputs are provided.

The IDT54/74FCT151T/AT/CThas a common active-LOW enable $(\overline{\mathrm{E}})$ input. When $\overline{\mathrm{E}}$ is LOW, data from one of eight inputs is routed to the complementary outputs according to the 3-bit code applied to the Select (So-S2) inputs. A common application of the 'FCT151 is data routing from one of eight sources.

The IDT54/74FCT251T/AT/CT has a common active-LOW Output Enable ( $\overline{\mathrm{OE}}$ ) input. When $\overline{\mathrm{OE}}$ is LOW, data from one of eight inputs is routed to the complementary outputs. When $\overline{\mathrm{OE}}$ is HIGH, both outputs are in the high impedance state. This feature allows multiplexer expansion by tying several outputs together.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS



2635 drw 01

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM ${ }^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM |  |  | (3) <br> Terminal Voltage <br> with Respect to <br> GND | -0.5 to Vcc |
| TA | Operating <br> Temperature | 0.5 to Vcc | V |  |
| TbiAs | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output <br> Current | 120 | 120 | mA |

NOTES:
2635 th 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter(1) | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VouT = OV | 8 | 12 | pF |

## NOTE:

2635 tbl 04

1. This parameter is measured at characterization but not tested.


2635 drw 02

- E for 151 only. $\overline{O E}$ for 251 only.


## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $10-17$ | Data Inputs |
| $\mathrm{So}-\mathrm{S} 2$ | Selects Inputs |
| $\overrightarrow{\mathrm{E}}$ | Enable Input (Active LOW)-FCT151 |
| $\overline{\mathrm{OE}}$ | Output Enable Input (Active LOW)-FCT251 |
| Z | Data Output |
| $\overline{\mathrm{Z}}$ | Inverted Data Output |

2635 tbl01

## FUNCTION TABLE ${ }^{(2)}$

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| S2 | S1 | So | E(OE ${ }^{1 /}$ | Z | Z |
| X | X | X | H | L(151) | H(151) |
| X | X | X | H | Z(251) | Z(251) |
| L. | L | L | L | 10 | To |
| L | L | H | L | 11 | İ1 |
| L | H | L | L | 12 | $\bar{T}$ |
| L | H | H | L | 13 | İ3 |
| H | L | L | L | 14 | $\mathrm{T}_{4}$ |
| H | L | H | L | 15 | İ5 |
| H | H | L | L | 16 | $\bar{I}_{6}$ |
| H | H | H | L | 17 | 17 |

NOTES:

1. $\bar{E}$ for $151, \overline{O E}$ for 251.
2. $H=$ HIGH Voltage Level, $L=$ LOW Voltage Level, $X=$ Don't care, $Z=$ High Impedance.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

## Following Conditions Apply Unless Otherwise Specified:

Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| liH | Input HIGH Current | $\mathrm{Vcc}=$ Max. | $\mathrm{VI}=2.7 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{Vcc}=$ Max. | $\mathrm{Vi}=0.5 \mathrm{~V}$ | - | - | -5 | $\mu \mathrm{A}$ |
| lozh | High Impedance Output Current | Vcc = Max. | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| lozl |  |  | $\mathrm{VO}=0.5 \mathrm{~V}$ | - | - | -10 |  |
| 11 | Input HIGH Current | $\mathrm{Vcc}=$ Max., $\mathrm{VI}_{1}=\mathrm{Vcc}$ (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $V C C=M i n ., 1 \mathrm{I}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| Ios | Short Circuit Current | $V C C=M a x .{ }^{(3)}, \mathrm{Vo}=$ GND |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \text { VCC }=\text { Min. } \\ & \text { VIN }=\text { VIH or VIL } \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-6 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-8 \mathrm{~mA} \mathrm{COM} \cdot \mathrm{~L} . \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=32 \mathrm{~mA} \text { MIL } . \\ & \mathrm{IOL}=48 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \text { VCC = Max. } \\ & \text { VIN = GND or VCC } \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:
263510105

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcC}$ | QuiescentPower Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{Vcc}=\mathrm{Max} . \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| $1 C C D$ | Dynamic Power Supply Current ${ }^{(4)}$ | $V C c=$ Max. <br> Outputs Open <br> $\bar{E}$ or $\overline{O E}=G N D$ <br> One Bit Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| $1 C$ | Total Power Supply Current ${ }^{(5)}$ | Vcc = Max. <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\bar{E}$ or $\overline{O E}=G N D$ <br> One Input Toggling | $\begin{aligned} & \text { VIN }=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \\ & \\ & \hline \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 3.2 | 6.5 | mA |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per $T L$ driven input ( $\mathrm{VIN}=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Ic = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{Ic}=\mathrm{IcC}+\Delta \mathrm{lcc} D \mathrm{HNT}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fiNo})$
Icc = Quiescent Current
$\Delta \mathrm{lcC}=$ Power Supply Current for a TTL High Input ( $\mathrm{VIN}=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{NT}=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Output Transition Pair (HLH or LHL) fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
No = Number of Outputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE - IDT54/74FCT151T/AT/CT

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT151T |  |  |  | IDT54/74FCT151AT |  |  |  | IDT54/74FCT151CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | $\operatorname{Min}^{(2)}$ | Max. | Min $^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min ${ }^{(2)}$ | Max. | Min ${ }^{(2)}$ | Max. | Min ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay Sn to $\bar{Z}$ | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | 1.5 | 9.0 | 1.5 | 10.0 | 1.5 | 6.6 | 1.5 | 7.4 | 1.5 | 5.6 | 1.5 | 6.2 | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay Sn to Z |  | 1.5 | 10.5 | 1.5 | 11.5 | 1.5 | 6.8 | 1.5 | 7.6 | 1.5 | 5.8 | 1.5 | 6.5 | ns |
| $\begin{aligned} & \text { tFLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Fropagation Delay $\overline{\mathrm{E}}$ to $\overline{\mathrm{Z}}$ |  | 1.5 | 7.0 | 1.5 | 7.5 | 1.5 | 5.6 | 1.5 | 6.3 | 1.5 | 4.8 | 1.5 | 5.4 | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay Eto Z |  | 1.5 | 9.5 | 1.5 | 11.0 | 1.5 | 5.8 | 1.5 | 6.6 | 1.5 | 5.0 | 1.5 | 5.7 | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay In to Z |  | 1.5 | 6.5 | 1.5 | 7.5 | 1.5 | 5.2 | 1.5 | 5.8 | 1.5 | 4.4 | 1.5 | 4.9 | ns |
| $\begin{aligned} & \hline \mathrm{tPLH} \\ & \mathrm{tPHL} \\ & \hline \end{aligned}$ | Propagation Delay In to Z |  | 1.5 | 7.5 | 1.5 | 9.0 | 1.5 | 5.5 | 1.5 | 6.1 | 1.5 | 4.7 | 1.5 | 5.2 | ns |

2635 tbl 07
SWITCHING CHARACTERISTICS OVER OPERATING RANGE - IDT54/74FCT251T/AT/CT

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT251T |  |  |  | IDT54/74FCT251AT |  |  |  | IDT54/74FCT251CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min ${ }^{(2)}$ | Max. |  |
| tPLH tPHL | Propagation Delay Sn to $\bar{Z}$ | $\begin{aligned} C L & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | 1.5 | 9.0 | 1.5 | 9.5 | 1.5 | 6.6 | 1.5 | 7.4 | 1.5 | 5.6 | 1.5 | 6.2 | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay Sn to Z |  | 1.5 | 11.0 | 1.5 | 14.0 | 1.5 | 6.8 | 1.5 | 7.6 | 1.5 | 5.8 | 1.5 | 6.5 | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay IN to $\bar{Z}$ |  | 1.5 | 7.0 | 1.5 | 8.0 | 1.5 | 5.2 | 1.5 | 5.8 | 1.5 | 4.4 | 1.5 | 4.9 | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay In to Z |  | 1.5 | 7.0 | 1.5 | 8.0 | 1.5 | 5.5 | 1.5 | 6.1 | 1.5 | 4.7 | 1.5 | 5.2 | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \mathrm{tPZL} \end{aligned}$ | Output Enable Time $\overline{O E}$ to $\bar{Z}$ |  | 1.5 | 9.0 | 1.5 | 10.0 | 1.5 | 6.7 | 1.5 | 7.4 | 1.5 | 5.7 | 1.5 | 6.3 | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \\ & \hline \end{aligned}$ | Output Disable Time $\overline{\mathrm{OE}}$ to $\overline{\mathrm{Z}}$ |  | 1.5 | 7.5 | 1.5 | 8.5 | 1.5 | 6.0 | 1.5 | 6.4 | 1.5 | 5.0 | 1.5 | 5.4 | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \mathrm{tPZL} \\ & \hline \end{aligned}$ | Output Enable Time OE to Z |  | 1.5 | 9.0 | 1.5 | 10.0 | 1.5 | 6.7 | 1.5 | 7.6 | 1.5 | 5.7 | 1.5 | 6.5 | ns |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \mathrm{tPLL} \\ & \hline \end{aligned}$ | Output Disable Time OE to Z |  | 1.5 | 7.0 | 1.5 | 7.0 | 1.5 | 6.0 | 1.5 | 6.3 | 1.5 | 5.0 | 1.5 | 5.2 | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2635 to 09
$C L=$ Load capacitance: includes jig and probe capacitance.
Rt = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; tF $\leq 2.5 \mathrm{~ns}$; t $\leq 2.5$ ns.

## ORDERING INFORMATION



FAST CMOS
QUAD 2-INPUT MULTIPLEXER

## FEATURES:

- IDT54/74FCT157T/257T equivalent to FAST™ speed and drive
- IDT54/74FCT157AT/257AT 25\% faster than FAST ${ }^{\text {TM }}$
- IDT54/74FCT157CT/257CT 50\% faster than FAST™
- TTL input and output level compatible
$-\mathrm{VOH}=3.3 \mathrm{~V}$ (typ.)
$-\mathrm{VOL}=0.3 \mathrm{~V}$ (typ.)
- IOL $=48 \mathrm{~mA}$ (commercial) and 32mA (military)
- CMOS power levels (1mW typ. static)
- Product available in Radiation Tolerant and Radiation Enhanced Versions
- Military product compliant to MIL-STD-883, Class B and DESC listed


## DESCRIPTION:

The IDT54/74FCT157T/AT/CT and IDT54/74FCT257T/ AT/CT are high-speed quad 2 -input multiplexers built using advanced CEMOS ${ }^{T M}$, a dual metal CMOS technology. Four bits of data from two sources can be selected using the common select input. The four buffered outputs present the selected data in the true (non-inverting) form.

The IDT54/74FCT157T/AT/CT has a common, activeLOW, enable input. When the enable input is not active, all fouroutputs are held LOW. A common application of 'FCT157T is to move data from two different groups of registers to a common bus. Another application is as a function generator. The 'FCT157T can generate any four of the 16 different functions of two variables with one variable common.

The IDT54/74FCT257T/AT/CT has a common Output Enable $(\overline{\mathrm{OE}})$ input. When $\overline{\mathrm{OE}}$ is HIGH , all outputs are switched to a high-impedance state allowing the outputs to interface directly with bus-oriented systems.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS




LCC
TOP VIEW

PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| IOA-loD | Source 0 Data Inputs |
| $I_{1 A-11 D}$ | Source 1 Data Inputs |
| $\bar{E}$ | Enable Input (Active LOW)-FCT157T |
| $\overline{O E}$ | Output Enable (Active LOW)-FCT257T |
| $S$ | Select Input |
| $Z A-Z D$ | Outputs |

2537 أ 05

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to VcC | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lOUT | DC Output Current | 120 | 120 | mA |

## NOTES:

2537 か 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and I/O terminals only.

FUNCTION TABLE ${ }^{(1)}$

| Inputs |  |  |  | Output ZN |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { E/OE }}$ | S | Io | I1 | 157 | 257 |  |
| H | X | X | X | L | Z |  |
| L | H | X | L | L | L |  |
| L | H | X | H | H | H |  |
| L | L | L | X | L | L |  |
| L | L | H | X | H | H |  |

NOTES:
2537 | 06

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level
$L=$ LOW Voltage Level
$\mathrm{X}=$ Don't Care
$\mathrm{Z}=$ High Impedance

CAPACITANCE ( $T A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| Cout | Output Capacitance | VouT $=0 \mathrm{~V}$ | 8 | 12 | pF |

2537 tbl 02

1. This parameter is guaranteed but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}^{2}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ViH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | $V$ |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | Vcc = Max. | $\mathrm{VI}=2.7 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| IIIL | Input LOW Current | $\mathrm{Vcc}=$ Max. | $\mathrm{VI}=0.5 \mathrm{~V}$ | - | - | -5 | $\mu \mathrm{A}$ |
| IOZH | High Impedance Output Current | $V C C=$ Max . | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| IozL |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -10 |  |
| II | Input HIGH Current | $\mathrm{Vcc}=$ Max., VI = Vcc (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{Vcc}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{Vcc}=\mathrm{Max} .{ }^{(3)}$, Vo = GND |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & V C C=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} \mathrm{IOH} & =-6 \mathrm{~mA} \text { MIL. } \\ \mathrm{IOH} & =-8 \mathrm{~mA} \mathrm{COML} . \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=32 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM} . \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{Vcc}=\mathrm{Max} . \\ & \mathrm{VIN}=\mathrm{GND} \text { or } \mathrm{Vcc} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V C C=M a x \\ & V I N=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Open $\overline{\mathrm{E}}$ or $\overline{\mathrm{OE}}=\mathrm{GND}$ One Bit Toggling 50\% Duty Cycle | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | 0:15 | 0.25 | $\mathrm{mA} / \mathrm{MHz}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Open <br> $\mathrm{f}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\bar{E}$ or $\overline{O E}=G N D$ <br> One Bit Toggling | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V I N=3.4 V \\ & V I N=G N D \end{aligned}$ | - | 2.0 | 5.0 |  |
|  |  | $\begin{aligned} & \text { VIN }=V c c \\ & \text { Outputs Open } \\ & \mathrm{f}_{1}=2.5 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \\ & \overline{\mathrm{E}} \text { or } \overline{\mathrm{OE}}=\mathrm{GND} \\ & \text { Four Bits Toggling } \end{aligned}$ | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | 1.7 | $4.0^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V I N=3.4 V \\ & V I N=G N D \end{aligned}$ | - | 2.7 | $8.0^{(5)}$ |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input $(V i \mathrm{~N}=3.4 \mathrm{~V})$; all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\triangle \mathrm{ICC} D H N T+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fiNi})$
IcC = Quiescent Current
$\Delta I C C=$ Power Supply Current for a TTL High Input (ViN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$N T=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}_{\mathrm{i}}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE - FCT157T/AT/CT

| Symbol | Parameter | Condition ${ }^{(1)}$ | 54/74FCT157T |  |  |  | 54/74FCT157AT |  |  |  | 54/74FCT157CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay In to ZN | $\begin{aligned} & C L=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 6.0 | 1.5 | 7.0 | 1.5 | 5.0 | 1.5 | 5.8 | 1.5 | 4.3 | 1.5 | 5.0 | ns |
| $\begin{aligned} & \hline \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay $\overline{\mathrm{E}}$ to ZN |  | 1.5 | 10.5 | 1.5 | 12.0 | 1.5 | 6.0 | 1.5 | 7.4 | 1.5 | 4.8 | 1.5 | 5.9 | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay S to ZN |  | 1.5 | 10.5 | 1.5 | 12.0 | 1.5 | 7.0 | 1.5 | 8.1 | 1.5 | 5.2 | 1.5 | 6.0 | ns |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE - FCT257T/AT/CT

| Symbol | Parameter | Condition ${ }^{(1)}$ | 54/74FCT257T |  |  |  | 54/74FCT257AT |  |  |  | 54/74FCT257CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay In to ZN | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 6.0 | 1.5 | 7.0 | 1.5 | 5.0 | 1.5 | 5.8 | 1.5 | 4.3 | 1.5 | 5.0 | ns |
| tPLH <br> tPHL | Propagation Delay S to ZN |  | 1.5 | 10.5 | 1.5 | 12.0 | 1.5 | 7.0 | 1.5 | 8.1 | 1.5 | 5.2 | 1.5 | 6.0 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time |  | 1.5 | 8.5 | 1.5 | 10.0 | 1.5 | 7.0 | 1.5 | 8.0 | 1.5 | 6.0 | 1.5 | 6.8 | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time |  | 1.5 | 6.0 | 1.5 | 8.0 | 1.5 | 5.5 | 1.5 | 5.8 | 1.5 | 5.0 | 1.5 | 5.3 | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFIN!TIONS:
$2537 \pm 00$
$\mathrm{CL}=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2537 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; Z \mathrm{Zo} \leq 50 \Omega$; $\mathrm{t} \leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



FAST CMOS SYNCHRONOUS PRESETTABLE BINARY COUNTERS

IDT54/74FCT161T IDT54/74FCT161AT IDT54/74FCT163T IDT54/74FCT163AT

## FEATURES:

- IDT54/74FCT161T/163T equivalent to FAST $^{\text {TM }}$ speed
- IDT54/74FCT161AT/163AT 35\% faster than FASTm
- Equivalent to $\mathrm{FAST}^{\text {mM }}$ output drive over full temperature and voltage supply extremes
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial), 32mA (military)
- CMOS power levels (1mW typ. static)
- True TTL input and output levels
- Substantially lower input current levels than FASTT․ (5 $\mu \mathrm{A}$ max.)
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT161T/163T and IDT54/74FCT161AT/ 163AT are high-speed synchronous modulo-16 binary counters built using advanced CEMOS ${ }^{\text {M }}$, a dual metal CMOS technology. They are synchronously presettable for application in programmable dividers and have two types of count enable inputs plus a terminal count output for versatility in forming synchronous multi-stage counters. The IDT54/74FCT161T and IDT54/74FCT161AT have asynchronous Master Reset inputs that override all other inputs and force the outputs LOW. The IDT54/74FCT163T and IDT54/74FCT163AT have Synchronous Reset inputs that override counting and parallel loading and allow the outputs to be simultaneously reset on the rising edge of the clock.

## FUNCTIONAL BLOCK DIAGRAM



2611 drw 01

## PIN CONFIGURATIONS



## DIP/SOIC/CERPACK

TOP VIEW
*MR for ' 161
-到 for ' 163

## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| CEP | Count Enable Parallel Input |
| CET | Count Enable Trickle Input |
| CP | Clock Pulse Input (Active Rising Edge) |
| $\overline{M R}$ ('161) | Asynchronous Master Reset Input (Active LOW) |
| $\overline{\mathrm{SR}}(' 163)$ | Synchronous Reset Input (Active LOW) |
| Po-3 | Parallel Data Inputs |
| $\overline{\mathrm{PE}}$ | Parallel Enable Input (Active LOW) |
| Q0-3 | Flip-Flop Outputs |
| TC | Terminal Count Output |

2611 thl 05
ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 120 | 120 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and I/O terminals only.


FUNCTION TABLE ${ }^{(2)}$

| $\mathbf{S R}^{(1)}$ | $\overline{\text { PE }}$ | CET | CEP | Action on the Rising <br> Clock Edge(s) |
| :---: | :---: | :---: | :---: | :--- |
| L | X | X | X | Reset (Clear) |
| H | L | X | X | Load (Pn $\rightarrow$ Qn) |
| H | H | H | H | Count (Increment) |
| H | H | L | X | No Change (Hold) |
| H | H | X | L | No Change (Hold) |

NOTES:
2611 th 06

1. For FCT163/163A only.
2. $H=$ HIGH Voltage Level, $L=$ LOW Voltage Level, $X=$ Don't Care.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{V} \operatorname{IN}=\mathrm{OV}$ | 6 | 10 | pF |
| Cout | Output Capacitance | Vour $=0 \mathrm{~V}$ | 8 | 12 | pF |

## NOTE:

1. This parameter is guaranteed at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditlons ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| lH | Input HIGH Current | $V C C=M a x$. | $\mathrm{VI}=2.7 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $V C C=$ Max | $\mathrm{VI}=0.5 \mathrm{~V}$ | - | - | -5 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $V C C=$ Max., VI = VCC (Max.) |  | - | - | 20 | $\mu \hat{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{Vcc}=\mathrm{Max}^{(3)}$, Vo = GND |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-6 \mathrm{~mA} \mathrm{MIL.} \\ & \mathrm{IOH}=-8 \mathrm{~mA} \mathrm{COM} . \mathrm{L} . \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM} . \end{aligned}$ | 2.0 | 3.0 | - | V |
| VoL | Output LOW Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{lOL}=32 \mathrm{~mA} \text { MIL. } \\ & \mathrm{lOL}=48 \mathrm{~mA} C O M^{\prime} \mathrm{L} . \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \text { Vcc = Max. } \\ & \text { VIN = GND or Vcc } \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS



NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $\mathrm{V} / \mathrm{N}=3.4 \mathrm{~V}$ ); all other inputs at VCC or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the icc formula. These limits are guaranteed but not tested.
6. IC = IOUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{Ic}=\mathrm{Icc}+\Delta \mathrm{ICCDHNT}+\mathrm{IcCD}(\mathrm{fCP} / 2+\mathrm{fiNi})$
IcC = Quiescent Current
$\Delta \mathrm{lcc}=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$N T=$ Number of $T L$ Inputs at $D H$
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT161T/163T |  |  |  | IDT54/74FCT161AT/163AT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH <br> tPHL | Propagation Delay CP to Qn ( $\overline{P E}$ Input HIGH) | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 11.0 | 2.0 | 11.5 | 2.0 | 7.2 | 2.0 | 7.5 | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay CP to Qn ( $\overline{\mathrm{PE}}$ Input LOW) |  | 2.0 | 9.5 | 2.0 | 10.0 | 2.0 | 6.2 | 2.0 | 6.5 | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Dolay CP to TC |  | 2.0 | 15.0 | 2.0 | 16.5 | 2.0 | 9.6 | 2.0 | 10.6 | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay CET to TC |  | 1.5 | 8.5 | 1.5 | 9.0 | 1.5 | 5.5 | 1.5 | 5.9 | ns |
| tPHL | Propagation Delay MR to Qn ('161) |  | 2.0 | 13.0 | 2.0 | 14.0 | 2.0 | 8.5 | 2.0 | 9.1 | ns |
| tPHL | Propagation Delay $\overline{M R}$ to TC ('161) |  | 2.0 | 11.5 | 2.0 | 12.5 | 2.0 | 7.5 | 2.0 | 8.2 | ns |
| tsu | Set-up Time, HIGH or LOW Pn to CP |  | 5.0 | - | 5.5 | - | 4.0 | - | 4.5 | - | ns |
| tH | Hold Time, HIGH or LOW Pn to CP |  | 1.5 | - | 2.0 | - | 1.5 | - | 2.0 | - | ns |
| tsu | Set-up Time, HIGH or LOW $\overline{P E}$ or $\overline{\mathrm{SR}}$ to CP |  | 11.5 | - | 13.5 | - | 9.5 | - | 11.5 | - | ns |
| th | Hold Time, HIGH or LOW $\overline{P E}$ or $\overline{S R}$ to CP |  | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tsu | Set-up Time, HIGH or LOW CEP or CET to CP |  | 11.5 | - | 13.0 | - | 9.5 | - | 11.0 | - | ns |
| th | Hold Time, HIGH or LOW CEP or CET to CP |  | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tw | Clock Pulse Width (Load) HIGH or LOW |  | 5.0 | - | 5.0 | - | $4.0{ }^{(3)}$ | - | $4.0{ }^{(3)}$ | - | ns |
| tw | Clock Pulse Width (Count) HIGH or LOW |  | 7.0 | - | 8.0 | - | 6.0 | - | 7.0 | - | ns |
| tw | $\overline{\mathrm{MR}}$ Pulse Width, LOW ('161) |  | 5.0 | - | 5.0 | - | $4.0{ }^{(3)}$ | - | $4.0^{(3)}$ | - | ns |
| tREM | Recovery Time $\overline{\mathrm{MR}}$ to CP ('161) |  | 6.0 | - | 6.0 | - | 5.0 | - | 5.0 | - | ns |

NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2611 tb 08
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES



NOTES
2611 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Puises: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega ; \mathrm{tF} \leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION




Integrated Device Technology, Inc.

FAST CMOS
UP/DOWN BINARY COUNTER

IDT54/74FCT191T
IDT54/74FCT191AT

## FEATURES:

- IDT54/74FCT191T equivalent to FAST ${ }^{T M}$ speed - IDT54/74FCT191AT $35 \%$ faster than FAST
- Equivalent to FAST $^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial), 32 mA (military)
- CMOS power levels (1mW typ. static)
- True TTL input and output levels
- Substantially lower input current levels than FAST ( $5 \mu \mathrm{~A}$ max.)
- JEDEC standard pinout for DIP, LCC and SOIC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT191T and IDT54/74FCT191AT are reversible modulo-16 binary counters, featuring synchronous counting and asynchronous presetting and are built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. The preset feature allows the IDT54/74FCT191T and IDT54/ 74FCT191AT to be used in programmable dividers. The count enable input, terminal count output and ripple clock output make possible a variety of methods of implementing multiusage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



DIP/CERPACK/SOIC TOP VIEW

$\overline{\mathrm{RC}}$ FUNCTION TABLE ${ }^{(2)}$

| Inputs |  | Outputs |  |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | CP | $\mathrm{TC}^{(1)}$ | $\overline{\mathrm{RC}}$ |
| L | V | H | $\overline{\mathrm{V}}$ |
| H | X | X | H |
| X | X | L | H |

261506

MODE SELECT FUNCTION TABLE ${ }^{(2)}$

| Inputs |  |  |  | Mode |
| :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathrm{PL}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{U}} / \mathrm{D}$ | CP |  |
| H | L | L | $f$ | Count Down |
| H | L | H | $f$ | Cown |
| L | X | X | X | Preset (Asynchronous) |
| H | H | X | X | No Change (Hold) |

NOTES:

1. TC is generated internally.
2. $H=$ HIGH Voltage Level, $L=$ LOW Voltage Level, $X=$ Don't Care, $f=$ LOW-to-HIGH clock transition.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to VCC | -0.5 to VCC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| louT | DC Output Current | 120 | 120 | mA |

NOTES:
2615 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals.
3. Outputs and I/O terminals.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | Vin $=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output Capacitance | Vout $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2615 to 02

1. This parameter is guaranteed at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $\mathrm{Vcc}=$ Max . | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| If. | Input LOW Current |  | $\mathrm{VI}=0.5 \mathrm{~V}$ | - | - | -5 |  |
| II | Input HIGH Current | $V C C=$ Max., VI = Vcc (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $V C C=M i n ., 1 \mathrm{~N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | $V$ |
| los | Short Circuit Current | $\mathrm{VCC}=\mathrm{Max} .{ }^{(3)}, \mathrm{VO}=\mathrm{GND}$ |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \text { VCC }=M i n . \\ & V I N=V I H \text { or } V I L \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-6 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{IOH}=-8 \mathrm{~mA} \mathrm{COM} . \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} C O M L . \end{aligned}$ | 2.0 | 3.0 | - | V |
| VoL | Output LOW Voltage | $\begin{aligned} & V_{C C}=M a x . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=32 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{IOL}=48 \mathrm{~mA} \mathrm{COML} . \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \text { VcC = Max. } \\ & \text { VIN = GND or VcC } \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{~V}\left(\mathbb{N}=3.4 \mathrm{~V}^{(3)}\right. \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | Vcc = Max., Outputs Open Preset Mode $\overline{\mathrm{PL}}=\overline{\mathrm{CE}}=\overline{\mathrm{U}} / \mathrm{D}=\mathrm{CP}=\mathrm{GND}$ <br> One Bit Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V \mathbb{N}=V C C \\ & V I N=G N D \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| に | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max., Outputs Open Preset Mode $\overline{\mathrm{PL}}=\overline{\mathrm{CE}}=\overline{\mathrm{U}} / \mathrm{D}=\mathrm{CP}=\mathrm{GND}$ <br> One Bit Toggling <br> at $\mathrm{f}_{\mathrm{i}}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V \mathbb{N}=V C C \\ & V \mathbb{N}=G N D \\ & V \mathbb{N}=3.4 V \\ & V \mathbb{N}=G N D \end{aligned}$ | - | 1.0 <br> 1.2 | 2.8 3.8 | mA |
|  |  | Vcc $=$ Max., Outputs Open Preset Mode <br> $\overline{\mathrm{PL}}=\overline{\mathrm{CE}}=\overline{\mathrm{U}} / \mathrm{D}=\mathrm{CP}=\mathrm{GND}$ <br> Four Bits Toggling <br> at $\mathrm{f}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V \mathbb{N}=V C C \\ & V \mathbb{N}=G N D \end{aligned}$ | - | 3.2 | $6.5^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V I N=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 4.2 | $10.5{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( V IN $=3.4 \mathrm{~V}$ ); all other inputs at VCC or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{ic}=\mathrm{IcC}+\Delta \mathrm{I} \mathrm{CCDHNT}+\mathrm{IcCD}(\mathrm{fCP} / 2+\mathrm{fiNi})$
IcC = Quiescent Current
$\Delta \mathrm{lcc}=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$N T=$ Number of TTL Inputs at DH
$\mathrm{ICCD}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT191T |  |  |  | IDT54/74FCT191AT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH $\mathrm{tPHL}$ | Propagation Delay CP to Qn | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.5 | 12.0 | 1.5 | 16.0 | 2.5 | 7.8 | 1.5 | 10.5 | ns |
| $\begin{aligned} & \mathrm{tPLH} \\ & \text { tPHL } \end{aligned}$ | Propagation Delay CP to TC |  | 3.0 | 14.0 | 2.0 | 16.0 | 3.0 | 11.8 | 2.0 | 12.2 | ns |
| $\begin{aligned} & \mathrm{tPLH} \\ & \text { tPHL } \end{aligned}$ | Propagation Delay CP to $\overline{R C}$ |  | 2.5 | 8.5 | 1.5 | 12.5 | 2.5 | 8.5 | 1.5 | 10.0 | ns |
| $\begin{aligned} & \hline \mathrm{tPLH} \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\overline{\mathrm{CE}}$ to $\overline{\mathrm{RC}}$ |  | 2.0 | 8.0 | 2.0 | 8.5 | 2.0 | 7.2 | 2.0 | 8.0 | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\overline{\mathrm{U}} / \mathrm{D}$ to $\overline{\mathrm{RC}}$ |  | 4.0 | 20.0 | 4.0 | 22.5 | 4.0 | 13.0 | 4.0 | 14.7 | ns |
| $\begin{aligned} & \mathrm{tPLH} \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\overline{\mathrm{U}} / \mathrm{D}$ to TC |  | 3.0 | 11.0 | 3.0 | 13.0 | 3.0 | 7.2 | 3.0 | 8.5 | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $P_{n}$ to $Q_{n}$ |  | 2.0 | 14.0 | 1.5 | 16.0 | 2.0 | 9.1 | 1.5 | 10.4 | ns |
| $\begin{aligned} & \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay $\overline{\mathrm{PL}}$ to $\mathrm{Q}_{\mathrm{n}}$ |  | 3.0 | 13.0 | 3.0 | 14.0 | 3.0 | 8.5 | 3.0 | 9.1 | ns |
| tSU | Set-up Time, HIGH or LOW $P_{n}$ to $\overline{\mathrm{PL}}$ |  | 5.0 | - | 6.0 | - | 4.0 | - | 5.0 | - | ns |
| th | Hold Time, HIGH or LOW $P_{n}$ to $\overline{P L}$ |  | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tsu | Set-up Time LOW CE to CP |  | 10.0 | - | 10.5 | - | 9.0 | - | 9.5 | - | ns |
| th | Hold Time LOW $\overline{\mathrm{CE}}$ to CP |  | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tsu | Set-up Time, HIGH or LOW U/D to CP |  | 12.0 | - | 12.0 | - | 10.0 | - | 10.0 | - | ns |
| th | Hold Time, HIGH or LOW U/D to CP |  | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tw | $\overline{\text { PL Pulse Width LOW }}$ |  | 6.0 | - | 8.5 | - | 5.5 | - | 8.0 | - | ns |
| tw | Clock Pulse Width HIGH or LOW |  | 5.0 | - | 7.0 | - | $4.0{ }^{(3)}$ | - | 6.0 | - | ns |
| tREM | Recovery Time $\overline{\text { PL }}$ to CP |  | 6.0 | - | 7.5 | - | 5.0 | - | 6.5 | - | ns |

## NOTES:

1. See test circuit and waveform.
2. Minimum limits are guaranteed but not tested on Propagation Delays
3. This parameter is guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2615 to 09
$C_{L}=$ Lcad capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2615 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; tF $\leq 2.5 \mathrm{~ns}$; $\mathrm{t} R \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



FAST CMOS
IDT54/74FCT193T UP/DOWN

IDT54/74FCT193AT

## BINARY COUNTERS

## FEATURES:

- IDT54/74FCT193T equivalent to FAST™ speed
- IDT54/74FCT193AT 35\% faster than FAST ${ }^{\text {M }}$
- Equivalent to $\mathrm{FAST}^{\text {m }}$ output drive over full temperature and voltage supply extremes
- $10 \mathrm{~L}=48 \mathrm{~mA}$ (commercial), 32mA (military)
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- Substantially lower input current levels than FASTT ( $5 \mu \mathrm{~A}$ max.)
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT193T and IDT54/74FCT193AT are up/ down modulo-16 binary counters built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. Separate countup and count-down clocks are used and, in either counting mode, the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs. Separate terminal count-up and terminal countdown outputs are provided that are used as the clocks for subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load ( $\overline{\mathrm{PL}}$ ) and the Master Reset (MR) inputs asynchronously override the clocks.

## FUNCTIONAL BLOCK DIAGRAM



[^8]
## PIN CONFIGURATIONS



DIP/SOIC/CERPACK TOP VIEW

## DEFINITION OF FUNCTIONAL TERMS

| Pin Names | Description |
| :--- | :--- |
| CPu | Count Up Clock Input (Active Rising Edge) |
| CPD | Count Down Clock Input (Active Rising Edge) |
| MR | Asynchronous Master Reset (Active HIGH) |
| $\overline{\mathrm{PL}}$ | Asynchronous Parallel Load Input (Active LOW) |
| $\mathrm{Pn}_{n}$ | Parallel Data Inputs |
| $\mathrm{Qn}_{n}$ | Flip-flop Outputs |
| $\overline{\mathrm{TCD}}$ | Terminal Count Down (Borrow) Output (Active <br> LOW) |
| $\overline{\mathrm{TC} u}$ | Terminal Count Up (Carry) Output (Active LOW) |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |  |
| VTEFM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to Vcc | -0.5 to VCC | V |  |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |  |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |  |
| PT | Power Dissipation | 0.5 | 0.5 | W |  |
| IOUT | DC Output Current | 120 | 120 | mA |  |
| NOTE: | 2628 ti 01 |  |  |  |  |

1. Stresses greater than those listedunder ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
2. Input and Vcc terminals.
3. Output and I/O terminals.


FUNCTION TABLE ${ }^{(1)}$

| MR | PL | CPu | CPD | Mode |
| :---: | :---: | :---: | :---: | :---: |
| $H$ | X | X | X | Reset (Asyn.) |
| L | L | X | X | Preset (Asyn.) |
| L | $H$ | $H$ | $H$ | No Change |
| L | $H$ | $\uparrow$ | $H$ | Count Up |
| L | $H$ | $H$ | $\uparrow$ | Count Down |

NOTES:
2628 to 06

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level
$X=$ Don't Care
$\uparrow=$ LOW-to-HIGH Clock Transition

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | Vin $=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VouT = OV | 8 | 12 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $T A=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$


NOTES:
2628 03

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shored at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\operatorname{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V C C=$ Max. <br> Outputs Open <br> Preset Mode $\overline{\mathrm{PL}}=\mathrm{MR}=\mathrm{CPU}=\mathrm{CPD}=\mathrm{GND}$ <br> One Bit Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V \mathbb{N}=V C C \\ & V \mathbb{N}=G N D \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max. <br> Outputs Open <br> Preset Mode $\overline{\mathrm{PL}}=\mathrm{MR}=\mathrm{CPU}=\mathrm{CPD}=\mathrm{GND}$ <br> One Bit Toggling <br> at $\mathrm{fi}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V \mathbb{N}=V C C \\ & V I N=G N D \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V I N=3.4 V \\ & V I N=G N D \end{aligned}$ | - | 2.0 | 5.0 |  |
|  |  | Vcc = Max. <br> Outputs Open <br> Preset Mode $\overline{\mathrm{PL}}=\mathrm{MR}=\mathrm{CPU}=\mathrm{CPD}=\mathrm{GND}$ <br> Four Bits Toggling <br> at $\mathrm{fi}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | 3.2 | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 4.2 | $10.5^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
2. Per TTL driven input $(V \mathbb{N}=3.4 \mathrm{~V})$; all other inputs at Vcc or GND.
3. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
4. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
5. IC = ICUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{Ic}=\mathrm{ICC}+\Delta \mathrm{ICC} D H N T+\operatorname{ICCD}(\mathrm{fCP} / 2+\mathrm{fi} \mathrm{Ni})$
IcC = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input (Vin $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{NT}=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT193T |  |  |  | IDT54/74FCT193AT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH <br> tPHL | Propagation Delay CPu or CPD to TCu or TCD | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 10.0 | 2.0 | 10.5 | 2.0 | 6.5 | 2.0 | 6.9 | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay CPu or CPD to Qn |  | 2.0 | 13.5 | 2.0 | 14.0 | 2.0 | 8.8 | 2.0 | 9.1 | ns |
| $\begin{aligned} & \mathrm{tPLH} \\ & \text { tPHL } \end{aligned}$ | Propagation Delay Pn to Qn |  | 2.0 | 15.5 | 2.0 | 16.5 | 2.0 | 10.1 | 2.0 | 10.8 | ns |
| tPLH <br> tPHL | Propagation Delay PL to Qn |  | 2.0 | 14.0 | 2.0 | 13.5 | 2.0 | 8.8 | 2.0 | 9.1 | ns |
| tPHL | Propagation Delay MR to Qn |  | 3.0 | 15.5 | 3.0 | 16.0 | 3.0 | 10.1 | 3.0 | 10.4 | ns |
| tPLH | Propagation Delay MR to $\overline{T C U}$ |  | 3.0 | 14.5 | 3.0 | 15.0 | 3.0 | 9.4 | 3.0 | 9.8 | ns |
| tPHL | Propagation Delay MR to TCo |  | 3.0 | 15.5 | 3.0 | 16.0 | 3.0 | 10.1 | 3.0 | 10.4 | ns |
| $\begin{aligned} & \mathrm{tPLH} \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\overline{\mathrm{PL}}$ to $\overline{\mathrm{TC}}$ or $\overline{\mathrm{TCD}}$ |  | 3.0 | 16.5 | 3.0 | 18.5 | 3.0 | 10.8 | 3.0 | 12.0 | ns |
| $\begin{aligned} & \mathrm{tPLH} \\ & \text { tPHL } \end{aligned}$ | Propagation Delay Pn to TCu or $\overline{\text { TCD }}$ |  | 3.0 | 15.5 | 3.0 | 16.5 | 3.0 | 10.1 | 3.0 | 10.8 | ns |
| tsu | Set-up Time, HIGH or LOW Pn to $\overline{P L}$ |  | 5.0 | - | 6.0 | - | 4.0 | - | 5.0 | - | ns |
| th | Hold Time, HIGH or LOW Pn to $\overline{\mathrm{PL}}$ |  | 2.0 | - | 2.0 | - | 1.5 | - | 1.5 | - | ns |
| tw | $\overline{\text { PL Pulse Width LOW }}$ |  | 6.0 | - | 7.5 | - | 5.0 | - | 6.5 | - | ns |
| tw | CPu or CPo Pulse Width HIGH or LOW |  | 5.0 | - | 7.0 | - | $4.0{ }^{(3)}$ | - | 6.0 | - | ns |
| tw | CPU or CPD Pulse Width LOW (Change of Direction) |  | 10.0 | - | 12.0 | - | 8.0 | - | 10.0 | - | ns |
| tw | MR Pulse Width HIGH |  | 6.0 | - | 6.0 | - | 5.0 | - | 5.0 | - | ns |
| tREM | Recovery Time PL to CPu or CPd |  | 6.0 | - | 8.0 | - | 5.0 | - | 7.0 | - | ns |
| tREM | Recovery Time MR to CPu or CPD |  | 4.0 | - | 4.5 | - | 3.0 | - | 3.5 | - | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS


SET-UP, HOLD AND RELEASE TIMES


## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES

NOTES
2628 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION




## FEATURES:

- IDT54/74FCT240T/241T/244T/540T/541T equivalent to FAST ${ }^{T M}$ speed and drive
- IDT54/74FCT240AT/241AT/244AT/540AT/541AT 25\% faster than FAST™
- IDT54/74FCT240CT/241CT/244CT/540CT/541CT up to 55\% faster than FAST ${ }^{\text {M }}$
- True TTL input and output compatible
$-\mathrm{VOH}=3.3 \mathrm{~V}$ (typ.)
$-\mathrm{VOL}=0.3 \mathrm{~V}$ (typ.)
- $10 \mathrm{~L}=64 \mathrm{~mA}$ (commercial) and 48 mA (military)
- CMOS power levels (1mW typ. static)
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Meets or exceeds JEDEC Standard 18 specifications


## DESCRIPTION:

The IDT octal buffer/line drivers are built using advanced CEMOSTM, a dual metal CMOS technology. The IDT54/ 74FCT240T/AT/CT, IDT54/74FCT241T/AT/CT and IDT54/ 74FCT244T/AT/CT are designed to be employed as memory and address drivers, clock drivers and bus-oriented transmitter/receivers which provide improved board density.

The IDT54/74FCT540T/AT/CT and IDT54/74FCT541T/ AT/CT are similar in function to the IDT54/74FCT240T/AT/CT and IDT54/74FCT244T/AT/CT, respectively, except that the inputs and outputs are on opposite sides of the package. This pinout arrangement makes these devices especially useful as output ports for microprocessors and as backplane drivers, allowing ease of layout and greater board density.

FUNCTIONAL BLOCK DIAGRAMS


1DT54/74FCT240T

$2565 \mathrm{cnv}^{*} 02$

'FCT541T is the non-inverting option. $2565 \mathrm{cnv}^{*} 03$

## PIN CONFIGURATIONS

## IDT54/74FCT240T



2565 cnv 07

$2565 \mathrm{cnv} v^{\circ} 08$


## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\overline{\text { OEA }_{A}, \overline{\text { OEB }}} \mathrm{B}$ | 3-State Output Enable Inputs (Active LOW) |
| OE $^{(1)}$ | 3-State Output Enable Input (Active HIGH) |
| Dxx | Inputs |
| Oxx | Outputs |

NOTES:
2565 th 04

1. OEB for 241 only

## FUNCTION TABLE

| Inputs ${ }^{(1)}$ |  |  |  | Outputs ${ }^{(1)}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OEA | OEB | OEB ${ }^{(2)}$ | D | 240 | 241 | 244 | 540 | 541 |
| L | L | H | L | H | L | L | H | L |
| L | L | H | H | $L$ | H | H | L | H |
| H | H | L | X | Z | Z | Z | Z | Z |

NOTE:
2565 tol 05

1. $\mathrm{H}=$ High Voltage Level

X = Don't Care
$\mathrm{L}=$ Low Voltage Level
$Z=$ High Impedance
2. OEg for 241 only.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $(1)$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VouT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2565 tol 02

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions (1) |  | Min. | Typ. ${ }^{\text {(2) }}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vit | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IH | Input HIGH Current | $\mathrm{Vcc}=$ Max. | $\mathrm{VI}=2.7 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| ItL | Input LOW Current | $\mathrm{Vcc}=$ Max. | $\mathrm{VI}=0.5 \mathrm{~V}$ | - | - | -5 | $\mu \mathrm{A}$ |
| 102H | High Impedance Output Curient | Vec = Miax. | $\mathrm{VO}=2.7 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| IOZL |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -10 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{Vcc}=$ Max., $\mathrm{V}=\mathrm{Vcc}$ (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{Vcc}=$ Min., $\mathrm{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | $\checkmark$ |
| Ios | Short Circuit Current | $\mathrm{Vcc}=\mathrm{Max} .{ }^{(3)}, \mathrm{Vo}=\mathrm{GND}$ |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VcC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{V} \text { or } \text { OIL } \end{aligned}$ | $\begin{aligned} & 1 \mathrm{OH}=-6 \mathrm{~mA} \text { MIL. } \\ & 1 \mathrm{OH}=-8 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM'L.} \end{aligned}$ | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=48 \mathrm{~mA} \text { MIL. } \\ & 1 O \mathrm{OL}=64 \mathrm{~mA} C O M \cdot \mathrm{~L} . \end{aligned}$ | - | 0.3 | 0.55 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| ICC | Quiescent Power Supply Current | Vcc = Max., Vin = GND orVcc |  | - | 0.2 | 1.5 | mA |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS



## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per $T L$ driven input ( $V / \mathbb{N}=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. $\mathrm{IC}=$ IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{Ic}=\mathrm{ICC}+\Delta \mathrm{ICC} \mathrm{DHNT}^{2}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fiNi})$
ICC = Quiescent Current
$\Delta l c c=$ Power Supply Current for a $T \mathrm{~L}$ High Input ( $\mathrm{VIN}=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$N_{T}=$ Number of $T T L$ Inputs at $D H$
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{fi}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT240T

| Symbol | Parameter | Condition ${ }^{(1)}$ | 54/74FCT240T |  |  |  | 54/74FCT240AT |  |  |  | 54/74FCT240CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | MII. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay Dn to $\bar{O} N$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 8.0 | 1.5 | 9.0 | 1.5 | 4.8 | 1.5 | 5.1 | 1.5 | 4.3 | 1.5 | 4.7 | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \mathrm{tPZL} \\ & \hline \end{aligned}$ | Output Enable Time |  | 1.5 | 10.0 | 1.5 | 10.5 | 1.5 | 6.2 | 1.5 | 6.5 | 1.5 | 5.0 | 1.5 | 5.7 | ns |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \mathrm{tPLZ} \end{aligned}$ | Output Disable Time |  | 1.5 | 9.5 | 1.5 | 10.0 | 1.5 | 5.6 | 1.5 | 5.9 | 1.5 | 4.5 | 1.5 | 4.6 | ns |

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT241T AND FCT244T

| Symbol | Parameter | Condition ${ }^{(1)}$ | 54/74FCT241T/244T |  |  |  | 54/74FCT241AT/244AT |  |  |  | 54/74FCT241CT/244CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay Dn to ON | $\begin{aligned} C L & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | 1.5 | 6.5 | 1.5 | 7.0 | 1.5 | 4.8 | 1.5 | 5.1 | 1.5 | 4.1 | 1.5 | 4.6 | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time |  | 1.5 | 8.0 | 1.5 | 8.5 | 1.5 | 6.2 | 1.5 | 6.5 | 1.5 | 5.8 | 1.5 | 6.5 | ns |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \mathrm{tPLZ} \end{aligned}$ | Output Disable Time |  | 1.5 | 7.0 | 1.5 | 7.5 | 1.5 | 5.6 | 1.5 | 5.9 | 1.5 | 5.2 | 1.5 | 5.7 | ns |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT540T AND FCT541T

| Symbol | Parameter | Condition ${ }^{(1)}$ | 54/74FCT540T/541T |  |  |  | 54/74FCT540AT/541AT |  |  |  | 54/74FCT540CT/541CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH tPHL. | Propagation Delay Dn to ON IDT54/74FCT540T | $\begin{aligned} C L & =50 p F \\ R L & =500 \Omega \end{aligned}$ | 1.5 | 8.5 | 1.5 | 9.5 | 1.5 | 4.8 | 1.5 | 5.1 | 1.5 | 4.3 | 1.5 | 4.7 | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay Dn to ON IDT54/74FCT541T |  | 1.5 | 8.0 | 1.5 | 9.0 | 1.5 | 4.8 | 1.5 | 5.1 | 1.5 | 4.1 | 1.5 | 4.6 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time |  | 1.5 | 10.0 | 1.5 | 10.5 | 1.5 | 6.2 | 1.5 | 6.5 | 1.5 | 5.8 | 1.5 | 6.5 | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time |  | 1.5 | 9.5 | 1.5 | 10.0 | 1.5 | 5.6 | 1.5 | 5.9 | 1.5 | 5.2 | 1.5 | 5.7 | ns |

## NOTES:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS


## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2565 tbl 10
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2565 diw 10

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{ZO} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; $t \mathrm{t} \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION




## FEATURES:

- IDT54/74FCT245T/640T/645T equivalent to FAST™ speed and drive
- IDT54/74FCT245AT/640AT/645AT 25\% faster than FAST ${ }^{\text {m }}$
- IDT54/74FCT245CT/640CT/645CT 40\% faster than FAST $^{\text {TM }}$
- True TTL input and output compatibility
$-\mathrm{VOH}=3.3 \mathrm{~V}$ (typ.)
$-\mathrm{VOL}=0.3 \mathrm{~V}$ (typ.)
- $10 \mathrm{~L}=64 \mathrm{~mA}$ (commercial) and 48 mA (military)
- CMOS power levels ( 2.5 mW typical static)
- Direction control and over-riding 3-state control
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B and DESC listed
- Meets or exceeds JEDEC Standard 18 specifications


## DESCRIPTION:

The IDT octal bidirectional transceivers are built using advanced CEMOS ${ }^{\text {тм }}$, a dual metal CMOS technology. The IDT54/74FCT245T/AT/CT, IDT54/74FCT640T/AT/CT and IDT54/74FCT645T/AT/CT are designed for asynchronous two-way communication between data buses. The transmit/ receive ( $T / \bar{R}$ ) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports, and receive (active LOW) from $B$ ports to $A$ ports. The output enable $(\overline{O E})$ input, when HIGH, disables both A and B ports by placing them in HIGH Z condition.

The IDT54/74FCT245T/AT/CT and IDT54/74FCT645T/ AT/CT transceivers have non-inverting outputs. The IDT54/ 74FCT640T/AT/CT has inverting outputs.

## PIN CONFIGURATIONS



FCT245T, 645T are non-inverting options. FCT640T is the inverting option.


LCC
TOP VIEW

## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\overline{O E}$ | Output Enable Input (Active LOW) |
| $T / \bar{R}$ | Transmit/Receive Input |
| $A_{0}-A_{7}$ | Side A Inputs or 3-State Outputs |
| $B_{0}-B_{7}$ | Side B Inputs or 3-State Outputs |

2539 tbl 05

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Milltary | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to Vcc | -0.5 to VcC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTES:
2539 tol 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and I/O terminals only.

## FUNCTION TABLE ${ }^{(2)}$

| Inputs |  |  |
| :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | $\mathbf{T} / \overline{\mathbf{R}}$ | Outputs |
| L | L | Bus B Data to Bus $\mathrm{A}^{(1)}$ |
| L | H | Bus A Data to Bus $\mathrm{B}^{(1)}$ |
| H | X | High Z State |

NOTE:
2539 tbl 06

1. 640 is inverting from input to output.
2. $\mathrm{H}=\mathrm{HIGH}$ Veltage Levol

L = LOW Voltage Level
X = Don't Care

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{t}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| Cvo | I/O Capacitance | VouT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2539 tbl 02

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| liH | Input HIGH Current | $\begin{aligned} & V c c=M a x \\ & V_{1}=2.7 \mathrm{~V} \end{aligned}$ | Except l/O Pins | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | 15 |  |
| IIL | Input LOW Current | $\begin{aligned} & \mathrm{Vcc}=\mathrm{Max} \\ & \mathrm{~V}_{1}=0.5 \mathrm{~V} \end{aligned}$ | Except l/O Pins | - | - | -5 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | -15 |  |
| 11 | Input HIGH Current | $\mathrm{Vcc}=$ Max., $\mathrm{V}_{\mathrm{I}}=\mathrm{Vcc}$ (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $1 \mathrm{~N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{VCC}=\mathrm{Max} .{ }^{(3)}, \mathrm{VO}=\mathrm{GND}$ |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \text { VCC }=\text { Min. } \\ & \text { VIN }=\text { VIH or } \operatorname{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-6 \mathrm{~mA} \mathrm{Mil.} \\ & \mathrm{IOH}=-8 \mathrm{~mA} \text { Com'I. } \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { Mil. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { Com' } . \end{aligned}$ | 2.0 | 3.0 | - |  |
| VOL | Output LOW Voltage | $\begin{aligned} & \text { VCC }=\text { Min. } \\ & \text { VIN }=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{lOL}=48 \mathrm{~mA} \text { Mil. } \\ & \mathrm{lOL}=64 \mathrm{~mA} \text { Com'l. } \end{aligned}$ | - | 0.3 | 0.55 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| ICC | Quiescent Power Supply Current | $\mathrm{Vcc}=$ Max., VIN = Vcc or GND |  | - | 0.5 | 1.5 | mA |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{Vcc}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Open <br> $\overrightarrow{O E}=T / \bar{R}=G N D$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Open <br> $\mathrm{fi}_{\mathrm{i}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{O E}=T / \bar{R}=$ GND <br> One Bit Toggling | $\begin{aligned} & V \mathbb{N}=V C C \\ & V \mathbb{N}=G N D \end{aligned}$ | - | 2.0 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.3 | 5.0 |  |
|  |  | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Open $\mathrm{fi}_{\mathrm{i}}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{O E}=T / R=G N D$ <br> Eight Bits Toggling | $\begin{aligned} & V \mathbb{N}=V C C \\ & V \mathbb{N}=G N D \end{aligned}$ | - | 3.5 | $6.5^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 5.5 | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $\mathrm{V} / \mathrm{N}=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = lquiescent + linputs + Idynamic
$\mathrm{IC}=\mathrm{ICC}+\triangle \mathrm{ICC} D \mathrm{DHNT}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{f} \mathrm{Ni})$
ICC = Quiescent Current
$\Delta \mathrm{lcc}=$ Power Supply Current for a TTL High Input $(\mathrm{ViN}=3.4 \mathrm{~V})$
DH = Duty Cycle for TTL Inputs High
$N T=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{fCP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{fi}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT245T/AT/CT

| Symbol | Parameter | Conditions ${ }^{(1)}$ | 54/74FCT245T |  |  |  | 54/74FCT245AT |  |  |  | 54/74FCT245CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay A to B, B to A | $\begin{aligned} & C L=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 7.0 | 1.5 | 7.5 | 1.5 | 4.6 | 1.5 | 4.9 | 1.5 | 4.1 | 1.5 | 4.5 | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $\overline{O E}$ to $A$ or $B$ |  | 1.5 | 9.5 | 1.5 | 10.0 | 1.5 | 6.2 | 1.5 | 6.5 | 1.5 | 5.8 | 1.5 | 6.2 | ns |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \mathrm{tPLZ} \\ & \hline \end{aligned}$ | Output Disable Time $\overline{O E}$ to $A$ or $B$ |  | 1.5 | 7.5 | 1.5 | 10.0 | 1.5 | 5.0 | 1.5 | 6.0 | 1.5 | 4.8 | 1.5 | 5.2 | ns |
| tPZH <br> tPZL | Output Enable Time $T / \bar{R}$ to $A$ or $B^{(3)}$ |  | 1.5 | 9.5 | 1.5 | 10.0 | 1.5 | 6.2 | 1.5 | 6.5 | 1.5 | 5.8 | 1.5 | 6.2 | ns |
| $\begin{aligned} & \hline \text { tPHZ } \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time $T / \bar{R}$ to $A$ or $B^{(3)}$ |  | 1.5 | 7.5 | 1.5 | 10.0 | 1.5 | 5.0 | 1.5 | 6.0 | 1.5 | 4.8 | 1.5 | 5.2 | ns |

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT640T/AT/CT

| Symbol | Parameter | Conditions ${ }^{(1)}$ | 54/74FCT640T |  |  |  | 54/74FCT640AT |  |  |  | 54/74FCT640CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $A$ to $B, B$ to $A$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 7.0 | 2.0 | 8.0 | 1.5 | 5.0 | 1.5 | 5.3 | 1.5 | 4.4 | 1.5 | 4.7 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $\overline{O E}$ to $A$ or $B$ |  | 2.0 | 13.0 | 2.0 | 16.0 | 1.5 | 6.2 | 1.5 | 6.5 | 1.5 | 5.8 | 1.5 | 6.2 | ns |
| $\begin{aligned} & \mathrm{tPHz} \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time $\overline{O E}$ to $A$ or $B$ |  | 2.0 | 10.0 | 2.0 | 12.0 | 1.5 | 5.0 | 1.5 | 6.0 | 1.5 | 4.8 | 1.5 | 5.2 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $T / \bar{R}$ to $A$ or $B^{(3)}$ |  | 2.0 | 13.0 | 2.0 | 16.0 | 1.5 | 6.2 | 1.5 | 6.5 | 1.5 | 5.8 | 1.5 | 6.2 | ns |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \mathrm{tPLZ} \end{aligned}$ | Output Disable Time $T / \bar{R}$ to $A$ or $B^{(3)}$ |  | 2.0 | 10.0 | 2.0 | 12.0 | 1.5 | 5.0 | 1.5 | 6.0 | 1.5 | 4.8 | 1.5 | 5.2 | ns |

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT645T/AT/CT

| Symbol | Parameter | Conditions ${ }^{(1)}$ | 54/74FCT645T |  |  |  | 54/74FCT645AT |  |  |  | 54/74FCT645CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay A to B, B to A | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 9.5 | 1.5 | 11.0 | 1.5 | 4.6 | 1.5 | 4.9 | 1.5 | 4.1 | 1.5 | 4.5 | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $\overline{O E}$ to $A$ or $B$ |  | 1.5 | 11.0 | 1.5 | 12.0 | 1.5 | 6.2 | 1.5 | 6.5 | 1.5 | 5.8 | 1.5 | 6.2 | ns |
| $\begin{aligned} & \mathrm{tPHz} \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time $\overline{O E}$ to $A$ or $B$ |  | 1.5 | 12.0 | 1.5 | 13.0 | 1.5 | 5.0 | 1.5 | 6.0 | 1.5 | 4.8 | 1.5 | 5.2 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $T / \overline{\mathrm{R}}$ to A or $\mathrm{B}^{(3)}$ |  | 1.5 | 11.0 | 1.5 | 12.0 | 1.5 | 6.2 | 1.5 | 6.5 | 1.5 | 5.8 | 1.5 | 6.2 | ns |
| tPHZ <br> tpLZ | Output Disable Time $T / \bar{R}$ to $A$ or $B^{(3)}$ |  | 1.5 | 12.0 | 1.5 | 13.0 | 1.5 | 5.0 | 1.5 | 6.0 | 1.5 | 4.8 | 1.5 | 5.2 | ns |

NOTES:

[^9]
## TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS


## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

## DEFINITIONS:

10
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES



NOTES
2539 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tr} \leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION

| IDT | XX | FCT | $x$ | x | X |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Temperature Range |  | Device Type | Package | Process |  |  |
|  |  |  |  |  |  | Blank <br> B | Commercial MiL-STD-883, Class B |
|  |  |  |  |  |  | $\begin{aligned} & P \\ & D \\ & \text { SO } \\ & \text { L } \\ & \text { E } \end{aligned}$ | Plastic DIP CERDIP <br> Small Outline IC Leadless Chip Carrier CERPACK |
|  |  |  |  |  |  | $\begin{aligned} & 245 \mathrm{~T} \\ & 640 \mathrm{~T} \\ & 645 \mathrm{~T} \\ & \text { 245AT } \\ & 640 \mathrm{AT} \\ & \text { 645AT } \\ & 245 \mathrm{CT} \\ & 640 \mathrm{CT} \\ & 645 \mathrm{CT} \end{aligned}$ | Non-Inverting Buffer Transceiver Octal Inverting Buffer Transceiver Non-Inverting Buffer Transceiver Fast Non-Inverting Buffer Transceiver Fast Octal Inverting Buffer Transceiver Fast Non-Inverting Buffer Transceiver Super Fast Non-Inverting Buffer Transceiver Super Fast Octal Inverting Buffer Transceiver Super Fast Non-Inverting Buffer Transceiver |
|  |  |  |  |  |  | $\begin{aligned} & 54 \\ & 74 \end{aligned}$ | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ |



## FEATURES:

- IDT54/74FCT273T equivalent to FASTrm speed
- IDT54/74FCT273AT 45\% faster than FAST'm
- IDT54/74FCT273CT 55\% faster than FAST ${ }^{\text {m }}$
- Equivalent to FASTrm output drive over full temperature and voltage supply extremes
- $10 \mathrm{~L}=48 \mathrm{~mA}$ (commercial) and 32mA (military)
- CMOS power levels (1mW typ. static)
- True TTL input and output levels
- Substantially lower input current levels than FAST™ ( $5 \mu \mathrm{~A}$ max.)
- Octal D flip-flop with Master Reset
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT273T/AT/CT are octal D flip-flops built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. The IDT54/74FCT273T/AT/CT have eight edge-triggered D-type flip-flops with individual D inputs and O outputs. The common buffered Clock (CP) and Master Reset ( $\overline{\mathrm{MR}}$ ) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each $D$ input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's $O$ output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the $\overline{M R}$ input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

FUNCTIONAL BLOCK DIAGRAM

$2568 \mathrm{cnv}^{*} 03$
PIN CONFIGURATIONS


## PIN DESCRIPTION

| Pin Names | Description |
| :---: | :--- |
| $\overline{\mathrm{DN}}$ | Data Inputs |
| $\overline{\mathrm{MR}}$ | Master Reset (Active LOW) |
| CP | Clock Pulse Input (Active Rising Edge) |
| ON | Data Outputs |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| Vterm $^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TbIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output <br> Current | 120 | 120 | mA |

NOTES:
2568 tblot

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and I/O terminals only.

FUNCTION TABLE ${ }^{(1)}$

| Operating Mode | Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{MR}}$ | CP | DN | ON |
| Reset (Clear) | L | X | X | L |
| Load "1" | H | $\uparrow$ | h | H |
| Load "0" | H | $\uparrow$ | I | L |

NOTE:

1. $H=H I G H$ voltage level steady state
$h=$ HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition
$L=$ LOW voltage level steady state
I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition
$X=$ Don't Care
$\uparrow=$ LOW-to-HIGH Clock Transition
CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter(1) | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VouT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $\mathrm{Vcc}=$ = Max . | $\mathrm{VI}=2.7 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{Vcc}=$ Max. | $\mathrm{VI}=0.5 \mathrm{~V}$ | - | - | -5 | $\mu \mathrm{A}$ |
| If | Input HIGH Current | $\mathrm{Vcc}=$ Max., $\mathrm{VI}=\mathrm{Vcc}$ (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VcC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{VcC}=$ Max. ${ }^{(3)}, \mathrm{Vo}=$ GND |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & V C C=M i n . \\ & V I N=V_{I H} \text { or } V I L \end{aligned}$ | $\begin{aligned} & \mathrm{OH}=-6 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-8 \mathrm{~mA} \mathrm{COM'L.} . \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COML. } \end{aligned}$ | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage | $\begin{aligned} & V C C=M i n . \\ & V I N=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{OL}=32 \mathrm{~mA} \text { MIL. } \\ & 1 \mathrm{OL}=48 \mathrm{~mA} \mathrm{COM'L.} \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V C C=M a x . \\ & V I N=G N D \text { or } V C C \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:
2568 tbl 03

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lCC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V c c=$ Max. <br> Outputs Open <br> $\overline{\mathrm{MR}}=\mathrm{Vcc}$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V \mathbb{N}=V C C \\ & V \mathbb{I N}=G N D \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max. <br> Outputs Open <br> $\mathrm{fCP}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{\mathrm{MR}}=\mathrm{Vcc}$ <br> One Bit Toggling <br> at $f_{i}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.2 | 6.0 |  |
|  |  | Vcc $=$ Max. <br> Outputs Open <br> $\mathrm{fCP}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{\mathrm{MR}}=\mathrm{Vcc}$ <br> Eight Bits Toggling <br> at $\mathrm{f}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=G N D \end{aligned}$ | - | 4.0 | $7.8^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 6.2 | $16.8{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $\mathrm{VIN}=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{IcC}+\Delta \mathrm{ICC} D \mathrm{DHT}+\mathrm{ICCD}\left(\mathrm{fCP} / 2+\mathrm{fiN}_{\mathrm{i}}\right)$
ICC = Quiescent Current
$\Delta l C c=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$N T=$ Number of TTL Inputs at $D H$
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS


## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2568 th 07
$\mathrm{CL}_{\mathrm{L}}=$ Load capacitance: includes jig and probe capacitance
$\mathrm{Rt}=$ Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz}$; $\mathrm{Zo} \leq 50 \Omega$; tF $\leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 \mathrm{~ns}$.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT273T |  |  |  | IDT54/74FCT273AT |  |  |  | IDT54/74FCT273CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com't. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\overline{\text { tPLH }}$ <br> tPHL | Propagation Delay CP to On | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 13.0 | 2.0 | 15.0 | 2.0 | 7.2 | 2.0 | 8.3 | 2.0 | 5.8 | 2.0 | 6.5 | ns |
| tPHL | Propagation Delay $\overline{M R}$ to ON |  | 2.0 | 13.0 | 2.0 | 15.0 | 2.0 | 7.2 | 2.0 | 8.3 | 2.0 | 6.1 | 2.0 | 6.8 | ns |
| tsu | Set-up Time HIGH or LOW Dn to CP |  | 3.0 | - | 3.5 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| th | Hold Time HIGH or LOW DN to CP |  | 2.0 | - | 2.0 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tw | CP Pulse Width HIGH or LOW |  | 7.0 | - | 7.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | ns |
| tw | MR Pulse Width LOW |  | 7.0 | - | 7.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | ns |
| tREM | Recovery Time $\overline{\mathrm{MR}}$ to CP |  | 4.0 | - | 5.0 | - | 2.0 | - | 2.5 | - | 2.0 | - | 2.5 | - | ns |

NOTES:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## ORDERING INFORMATION



Commercial
MIL-STD-883, Class B
Plastic DIP CERDIP
Small Outline IC Leadless Chip Carrier CERPACK

Octal D Flip-Flop w/Clear
Fast Octal D Flip-Flop w/Clear
Super Fast Octal D Flip-Flop w/Clear
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
2537 cnv 09

## FAST CMOS 8-INPUT UNIVERSAL SHIFT REGISTER

## IDT54/74/FCT299T IDT54/74/FCT299AT

## FEATURES:

- IDT54/74FCT299T equivalent to FAST ${ }^{\text {m }}$ speed
- IDT54/74FCT299AT 25\% faster than FAST ${ }^{\text {™ }}$
- Equivalent to $\mathrm{FAST}^{\text {™ }}$ output drive over full temperature and voitage suppiy extremes
- $10 \mathrm{~L}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- Substantially lower input current levels than FAST™ ( $5 \mu \mathrm{~A}$ max.)
- 8-input universal shift register
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT299T and IDT54/74FCT299AT are built using advanced CEMOS ${ }^{\text {TM }}$, a dual-metal CMOS technology. The IDT54/74FCT299T and IDT54/74FCT299AT are 8-input universal shift/storage registers with 3 -state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops Qo and Q7 to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $C P$ | Clock Pulse Input (Active Edge Rising) |
| $D S_{0}$ | Serial Data Input for Right Shift |
| $D_{7}$ | Serial Data Input tor Left Shift |
| $\mathrm{S}_{7}, \mathrm{~S}_{1}$ | Mode Select Inputs |
| $\overline{\mathrm{MR}}$ | Asynchronous Master Reset Input (Active LOW) |
| $\overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}} 2$ | 3-State Output Enable Inputs (Active LOW) |
| $\mathrm{I} / \mathrm{O}_{0}-\mathrm{l} / \mathrm{O}_{7}$ | Parallel Data Inputs or 3-State Paralle! Outputs |
| $\mathrm{O}_{0}, \mathrm{O}_{7}$ | Serial Outputs |

2632 tbl 01

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 120 | 120 | mA |

## NOTES:

2632 tol 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 unless otherwise noted.
2. Inputs and Vcc terminals.
3. Outputs and I/O terminals.


## FUNCTION TABLE ${ }^{(1)}$

| Inputs |  |  |  | Response |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{M R}$ | S1 | So | CP |  |
| L | X | X | X | Asynchronous Reset Q0-Q7 = LOW |
| H | H | H | $r$ | Parallel Load; $1 / \mathrm{O}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}}$ |
| H | L | H | $f$ | Shift Right; DSo $\rightarrow$ Qo, Q0 $\rightarrow$ Q1, etc. |
| H | H | L | $f$ | Shift Left; DS7 $\rightarrow$ Q7, Q7 $\rightarrow$ Q6, etc. |
| H | L | L | X | Hold |

NOTE:

1. $H=$ HIGH Voltage Level

L = LOW Voltage Level
$X=$ Don't Care
$\delta=$ LOW-to-HIGH clock transition
CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| CI/O | I/O Capacitance | VouT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2632 tol 04

1. This parameter is guaranteed by characterization data and not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| liH | Input HIGH Current | $\mathrm{VCC}=$ Max., $\mathrm{VI}=2.7 \mathrm{~V}$ | Except I/O Pins | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | 15 |  |
| It. | Input LOW Curient | $V \mathrm{Cc}=$ - Max., V1-0.5V | Ercopillo Pins | - | - | -5 | $\mu \Lambda$ |
|  |  |  | I/O Pins | - | - | -15 |  |
| 11 | Input HIGH Current | $\mathrm{Vcc}=$ Max., $\mathrm{VI}_{1}=\mathrm{Vcc}$ (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| Vik | Clamp Diode Voltage | $\mathrm{VcC}=\mathrm{Min}$., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{Vcc}=\mathrm{Max} .,{ }^{(3)} \mathrm{VO}=\mathrm{GND}$ |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \text { VCC }=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-6 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{IOH}=-8 \mathrm{~mA} \mathrm{COM} . \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.0 | 3.0 | - | V |
| VoL | Output LOW Voltage | $\begin{aligned} & \text { VCC }=\operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=32 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOL}=48 \mathrm{~mA} C O M \cdot \mathrm{~L} . \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis |  |  | - | 200 | - | mV |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & \text { VCC = Max. } \\ & \text { VIN = GND or Vcc } \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{Vcc}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Open $\begin{aligned} & \mathrm{OE}_{1}=\mathrm{OE}_{2}=\mathrm{GND} \\ & \mathrm{MR}_{2}=\mathrm{VCC} \\ & \mathrm{~S}_{0}=\mathrm{S}_{1}=\mathrm{VCC} \\ & \mathrm{DS} 0=\mathrm{DS} 1=\mathrm{GND} \end{aligned}$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 0.15 | 0.25 | mA/MHz |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $V c c=M a x$. <br> Outputs Open <br> $\mathrm{fCP}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\begin{aligned} & \mathrm{OE}_{1}=\mathrm{OE}_{2}=\mathrm{GND} \\ & \overline{\mathrm{MR}}=\mathrm{VCC} \\ & \mathrm{~S}_{0}=\mathrm{S}_{1}=\mathrm{VCC} \\ & \mathrm{DS}_{0}=\mathrm{DS} 7=\mathrm{GND} \end{aligned}$ <br> One Bit Toggling $\text { at } \mathrm{fi}_{\mathrm{i}}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  | $V c c=$ Max. <br> Outputs Open $\mathrm{fCP}=10 \mathrm{MHz}$ <br> $50 \%$ Duty Cycle $\begin{aligned} & \overline{\mathrm{OE}}_{1}=\overline{\mathrm{OE}}_{2}=\mathrm{GND} \\ & \overline{\mathrm{MR}}=\mathrm{Vcc}^{S_{0}=\mathrm{S}_{1}=\mathrm{Vcc}} \\ & \mathrm{DS}=\mathrm{DS} 7=\mathrm{GND} \end{aligned}$ <br> Eight Bits Toggling $\text { at } \mathrm{fi}_{\mathrm{i}}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V \mathbb{N}=V C C \\ & V \mathbb{N}=G N D \end{aligned}$ $\begin{aligned} & \text { VIN }=3.4 V \\ & \text { VIN }=\text { GND } \end{aligned}$ | - | 4.0 | $7.8^{(5)}$ <br> $16.8{ }^{(5)}$ | . |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $\mathrm{V} / \mathrm{N}=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC} \mathrm{DHNT}+\mathrm{ICCD}(\mathrm{fcP} / 2+\mathrm{fiNi})$
Icc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{NT}=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
fCP $=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{ti}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{fi}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbal | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT299T |  |  |  | IDT54/74FCT299AT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \hline \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay CP to Qo or Q7 | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 10.0 | 2.0 | 14.0 | 2.0 | 7.2 | 2.0 | 9.5 | ns |
| tPLH tPHL | Propagation Delay CP to $1 / \mathrm{On}_{n}$ |  | 2.0 | 12.0 | 2.0 | 12.0 | 2.0 | 7.2 | 2.0 | 9.5 | ns |
| tPHL | Propagation Delay MR to Qo or Q7 |  | 2.0 | 10.0 | 2.0 | 10.5 | 2.0 | 7.2 | 2.0 | 9.5 | ns |
| tPHL | Propagation Delay $\overline{\mathrm{MR}}$ to $\mathrm{I} / \mathrm{O}_{\mathrm{n}}$ |  | 2.0 | 15.0 | 2.0 | 15.0 | 2.0 | 8.7 | 2.0 | 11.5 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time OEn to $1 / O_{n}$ |  | 1.5 | 11.0 | 1.5 | 15.0 | 1.5 | 6.5 | 1.5 | 7.5 | ns |
| tPHZ <br> tPLZ | Output Disable Time OEn to $1 / O n$ |  | 1.5 | 7.0 | 1.5 | 9.0 | 1.5 | 5.5 | 1.5 | 6.5 | ns |
| tsu | Set-up Time HIGH or LOW So or S1 to CP |  | 7.5 | - | 7.5 | - | 3.5 | - | 4.0 | - | ns |
| th | Hold Time HIGH or LOW So or $\mathrm{S}_{1}$ to CP |  | 1.0 | - | 1.0 | - | 1.0 | - | 1.0 | - | ns |
| tsu | Set-up Time HIGH or LOW I/On, DSo or DS7 to CP |  | 5.5 | - | 5.5 | - | 4.0 | - | 4.5 | - | ns |
| tH | Hold Time HIGH or LOW V/On, DSo or DS7 to CP |  | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tw | CP Pulse Width HIGH or LOW |  | 7.0 | - | 7.0 | - | 5.0 | - | 6.0 | - | ns |
| tw | $\overline{\text { MR }}$ Pulse Width LOW |  | 7.0 | - | 7.0 | - | 5.0 | - | 6.0 | - | ns |
| tREM | Recovery Time $\overline{\mathrm{MR}}$ to CP |  | 7.0 | - | 7.0 | - | 5.0 | - | 6.0 | - | ns |

NOTES:
2632 tbl 07

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
rasatame

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{ZO} \leq 50 \Omega$; tf $\leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



FAST CMOS OCTAL TRANSPARENT LATCHES

IDT54/74FCT373T/AT/CT IDT54/74FCT533T/AT/CT IDT54/74FCT573T/AT/CT

## FEATURES

- IDT54/74FCT373T/533T/573T equivalent to FAST ${ }^{\text {m }}$ speed and drive
- IDT54/74FCT373AT/533AT/573AT up to 30\% faster than FAST ${ }^{\text {M }}$
- IDT54/74FCT373CT/533CT/573CT up to $40 \%$ faster than FAST ${ }^{\text {m }}$
- Equivalent to $\mathrm{FAST}^{\text {tm }}$ output drive over full temperature and voltage supply extremes
- CMOS devices with TRUE TTL input and output compatibility
- $\mathrm{VOH}=3.3 \mathrm{~V}$ (typ.)
$-\mathrm{VOL}=0.3 \mathrm{~V}$ (typ.)
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels (1mW typ. static)
- Octal transparent latch with 3-state output control
- JEDEC Standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION

The IDT54/74FCT373T/AT/CT, IDT54/74FCT533T/AT/CT and IDT54/74FCT573T/AT/CT are octal transparent latches built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. These octal latches have 3-state outputs and are intended for bus oriented applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the set-up time is latched. Data appears on the bus when the Output Enable $(\overline{O E})$ is LOW. When $\overline{O E}$ is HIGH, the bus output is in the high impedance state.

## FUNCTIONAL BLOCK DIAGRAM IDT54/74FCT373T/AT/CT AND IDT54/74FCT573T/AT/CT



FUNCTIONAL BLOCK DIAGRAM IDT54/74FCT533T/AT/CT 256Acnvol


## PIN CONFIGURATIONS

IDT54/74FCT373T




FUNCTION TABLE (FCT533) ${ }^{(1)}$

| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| DN | LE | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{O} N}$ |
| H | H | L | L |
| L | H | L | H |
| X | X | H | Z |

## NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level
$\mathrm{X}=$ Don't Care
Z = HIGH Impedance

## DEFINITION OF FUNCTIONAL TERMS

| Pin Names | Description |
| :---: | :--- |
| DN | Data Inputs |
| LE | Latch Enable Input (Active HIGH) |
| $\overline{O E}$ | Output Enable Input (Active LOW) |
| ON | 3-State Outputs |
| $\overline{\text { ON }}$ | Complementary 3-State Outputs |

FUNCTION TABLE (FCT373 and FCT573) ${ }^{(1)}$

| Inputs |  |  |  |
| :---: | :---: | :---: | :---: |
| DN | LE | Outputs |  |
| H | H | L | ON |
| L | H | L | H |
| X | X | H | Z |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level
X = Don't Care
Z = HIGH Impedance

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM <br>  <br>  <br> (2) | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lOUT | DC Output <br> Current | 120 | 120 | mA |

## NOTES:

## 2564 t 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VouT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2564 tb 02

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| 1 IH | Input HIGH Current | $\mathrm{Vcc}=$ Max. | $\mathrm{V}=2.7 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| 1 IL | Input LOW Current | $V C C=$ Max. | $\mathrm{V} 1=0.5 \mathrm{~V}$ | - | - | -5 | $\mu \mathrm{A}$ |
| IOZH | High Impedance Output Current | $\mathrm{Vcc}=$ Max . | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| lozl |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -10 |  |
| 11 | Input HIGH Current | $\mathrm{Vcc}=$ Max., $\mathrm{V}_{\mathrm{I}}=\mathrm{Vcc}$ (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VcC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{Vcc}=$ Max. ${ }^{(3)}, \mathrm{Vo}=\mathrm{GND}$ |  | -60 | -120 | -225 | mA |
| Voh | Output HIGH Voltage | $\begin{aligned} & \text { VCC = Min. } \\ & \text { VIN = VIH or VIL } \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-6 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{IOH}=-8 \mathrm{~mA} \mathrm{COML} . \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM'L.} \end{aligned}$ | 2.0 | 3.0 | - | V |
| VoL | Output LOW Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=32 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM'L.} \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=\mathrm{GND} \text { or VCC } \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{V} I \mathrm{~N}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V C C=M a x$ <br> Outputs Open $\overline{O E}=\mathrm{GND}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max. <br> Outputs Open $\mathrm{fi}_{\mathrm{i}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> $L E=V c c$ <br> One Bit Toggling | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{~V} \mathbb{N}=\mathrm{GND} \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.0 | 5.0 |  |
|  |  | $V c c=M a x$ <br> Outputs Open $\mathrm{f}_{\mathrm{i}}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> $L E=V C C$ <br> Eight Bits Toggling | $\begin{aligned} & \mathrm{ViN}=\mathrm{VcC} \\ & \mathrm{~V} \mathbb{N}=\mathrm{GND} \end{aligned}$ | - | 3.2 | $6.5^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 5.2 | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $\mathrm{VIN}=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. Ic = lquiescent + Inputs + Idynamic
$\mathrm{Ic}=\mathrm{IcC}+\Delta \mathrm{Icc} \mathrm{DHNT}+\mathrm{ICCD}(\mathrm{fcP} / 2+\mathrm{fiNi})$
IcC = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input (Vin =3.4V)
DH = Duty Cycle for TTL Inputs High
$\mathrm{NT}=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{fi}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING
RANGE FOR FCT373T/AT/CT/FCT573T/AT/CT

| Symbol | Parameter | Conditions ${ }^{(1)}$ | FCT373T/573T |  |  |  | FCT373AT/573AT |  |  |  | FCT373CT/573CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH <br> tPHL | Propagation Delay Dn to On | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | 1.5 | 8.0 | 1.5 | 8.5 | 1.5 | 5.2 | 1.5 | 5.6 | 1.5 | 4.2 | 1.5 | 5.1 | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay LE to ON |  | 2.0 | 13.0 | 2.0 | 15.0 | 2.0 | 8.5 | 2.0 | 9.9 | 2.0 | 5.5 | 2.0 | 9.0 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time |  | 1.5 | 12.0 | 1.5 | 13.5 | 1.5 | 6.5 | 1.5 | 7.5 | 1.5 | 5.5 | 1.5 | 6.3 | ns |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \mathrm{tPLZ} \end{aligned}$ | Output Disable Time |  | 1.5 | 7.5 | 1.5 | 10.0 | 1.5 | 5.5 | 1.5 | 6.5 | 1.5 | 5.0 | 1.5 | 5.9 | ns |
| tsu | Set-up Time HIGH or LOW, DN to LE |  | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| th | Hold Time HIGH or LOW, DN to LE |  | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tw | LE Pulse Width HIGH |  | 6.0 | - | 6.0 | - | 5.0 | - | 6.0 | - | 5.0 | - | 6.0 | - | ns |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT533T/AT/CT

| Symbol | Parameter | Conditions ${ }^{(1)}$ | FCT533T |  |  |  | FCT533AT |  |  |  | FCT533CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH tPHL | Propagation Delay Dn to Ō्N | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | 1.5 | 10.0 | 1.5 | 12.0 | 1.5 | 5.2 | 1.5 | 5.6 | 1.5 | 4.2 | 1.5 | 5.1 | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay LE to ŌN |  | 2.0 | 13.0 | 2.0 | 14.0 | 2.0 | 8.5 | 2.0 | 9.8 | 2.0 | 5.5 | 2.0 | 8.0 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time |  | 1.5 | 11.0 | 1.5 | 12.5 | 1.5 | 6.5 | 1.5 | 7.5 | 1.5 | 5.5 | 1.5 | 6.3 | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \\ & \hline \end{aligned}$ | Output Disable Time |  | 1.5 | 7.0 | 1.5 | 8.5 | 1.5 | 5.5 | 1.5 | 6.5 | 1.5 | 5.0 | 1.5 | 5.9 | ns |
| tsu | Set-up Time HIGH or LOW, DN to LE |  | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| th | Hold Time HIGH or LOW, DN to LE |  | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tw | LE Pulse Width HIGH |  | 6.0 | - | 6.0 | - | 5.0 | - | 6.0 | - | 5.0 | - | 6.0 | - | ns |

NOTES:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

## DEFINITIONS:

2564 tbl 10
$C L=$ Load capacitance: includes jig and probe capacitance
Rt = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2564 drw 14

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz}$; Zo $\leq 50 \Omega$; tF $\leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



FAST CMOS OCTAL D REGISTERS (3-STATE)

## FEATURES

- IDT54/74FCT374T/534T/574T equivalent to FASTTm speed and drive
- IDT54/74FCT374AT/534AT/574AT up to 30\% faster than FAST ${ }^{\text {™ }}$
- IDT54/74FCT374CT/534CT/574CT up to $50 \%$ faster than FAST ${ }^{\text {M }}$
- True TTL input and output compatibility
- $\mathrm{VOH}=3.3 \mathrm{~V}$ (typ.)
$-\mathrm{VOL}=0.3 \mathrm{~V}$ (typ.)
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial) and 32mA (military)
- CMOS power levels (1mW typ. static)
- Edge triggered master/slave, D-type flip-flops
- Buffered common clock and buffered common threestate control
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Meets or exceeds JEDEC Standard 18 specifications


## DESCRIPTION

The IDT54/74FCT374T/AT/CT, IDT54/74FCT534T/AT/CT and IDT54/74FCT574T/AT/CT are 8-bit registers built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. These registers consist of eight D-type flip-flops with a buffered common clock and buffered 3 -state output control. When the output enable ( $\overline{\mathrm{OE}}$ ) input is LOW, the eight outputs are enabled. When the $\overline{\mathrm{OE}}$ input is HIGH , the outputs are in the highimpedance state.

Input data meeting the set-up and hold time requirements of the D inputs is transferred to the O outputs on the LOW-toHIGH transition of the clock input.

## FUNCTIONAL BLOCK DIAGRAM IDT54/74FCT374T AND IDT54/74FCT574T



FUNCTIONAL BLOCK DIAGRAM IDT54/74FCT534T


## PIN CONFIGURATIONS

## IDT54/74FCT374T



2569 dww 03


2569 drw 04


## PIN DESCRIPTION

| Pin Names | Description |
| :---: | :--- |
| DN | D flip-flop data inputs |
| CP | Clock Pulse for the register. Enters data on <br> LOW-to-HIGH transition. |
| ON | 3-state outputs, (true) |
| $\overline{O N}$ | 3-state outputs, (inverted) |
| $\overline{O E}$ | Active LOW 3-state Output Enable input |

06
FUNCTION TABLE ${ }^{(1)}$

| Function | Inputs |  |  | FCT534 |  | FCT374/574 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \hline \text { Outputs } \\ \hline \overline{\mathrm{O}} \mathrm{~N} \end{gathered}$ | $\begin{gathered} \text { Internal } \\ \hline \mathbf{Q N}_{\mathrm{N}} \end{gathered}$ | $\begin{gathered} \text { Outputs } \\ \hline \text { ON } \end{gathered}$ | $\begin{gathered} \text { Internal } \\ \overline{\mathbf{Q}}_{\mathrm{N}} \end{gathered}$ |
|  | $\overline{O E}$ | CP | DN |  |  |  |  |
| HI-Z | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{Z} \\ & \mathrm{Z} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | $\begin{aligned} & \mathrm{Z} \\ & \mathrm{Z} \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ |
| LOAD REGISTER | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\uparrow$ $\uparrow$ $\uparrow$ $\uparrow$ $\uparrow$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{Z} \\ & \mathrm{Z} \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{L} \\ \mathrm{H} \\ \mathrm{~L} \\ \mathrm{H} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{Z} \\ & \mathrm{Z} \end{aligned}$ | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \\ \mathrm{H} \\ \mathrm{~L} \end{gathered}$ |

NOTE:
2569 tos 05

1. $\mathrm{H}=$ HIGH Voltage Level

L = LOW Voltage Level
$\mathrm{X}=$ Don't Care
$\mathrm{Z}=$ HIGH Impedance
$N C$ = No Change
$\uparrow=$ LOW-to-HIGH transition

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerclal | Military | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vterm ${ }^{(2)}$ | Terminal Voltage with Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM ${ }^{(3)}$ | Terminal Voltage with Respect to GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 120 | 120 | mA |

NOTES:
2569 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VOUT = OV | 8 | 12 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Leve! | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $\mathrm{Vcc}=$ Max. | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| ILL | Input LOW Current | $\mathrm{VCC}=$ Max. | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | -5 | $\mu \mathrm{A}$ |
| lozh | High Impedance Output Current | $V \mathrm{Vcc}=$ Max . | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| IOZL |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -10 |  |
| 11 | Input HIGH Current | $\mathrm{Vcc}=$ Max., $\mathrm{VI}=\mathrm{Vcc}$ (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=\mathrm{Min}$., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| Ios | Short Circuit Current | $\mathrm{VCc}=$ Max. ${ }^{(3)}$, Vo = GND |  | -60 | -120 | -225 | mA |
| VoH | Output HIGH Voltage | $\begin{aligned} & V C C=M i n . \\ & V I N=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-6 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-8 \mathrm{~mA} \mathrm{COM'L.} \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM'L.} \end{aligned}$ | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage | $\begin{aligned} & V C C=M i n . \\ & V I N=V I H \text { or } V I I \end{aligned}$ | $\begin{aligned} 1 \mathrm{OL} & =32 \mathrm{~mA} \text { MIL } . \\ 1 \mathrm{OL} & =48 \mathrm{~mA} \mathrm{COM} . \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| ICC | Quiescent Power Supply Current | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{VIN}=\mathrm{GND}$ or Vcc |  | - | 0.2 | 1.5 | mA |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\triangle \mathrm{lcC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VcC}=\mathrm{Max} \\ & \mathrm{~V} \mathbb{N}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V C C=$ Max. <br> Outputs Open $\overline{O E}=G N D$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V I \mathbb{N}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| , IC | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max. <br> Outputs Open <br> $\mathrm{fCP}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> $\mathrm{fi}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> One Bit Toggling | $\begin{aligned} & V \mathbb{N}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.2 | 6.0 |  |
|  |  | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Open $\mathrm{fcP}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{O E}=G N D$ <br> Eight Bits Toggling $\mathrm{fi}_{\mathrm{i}}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 4.0 | $7.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V I N=3.4 V \\ & V I N=G N D \end{aligned}$ | - | 6.2 | $16.8{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $V \mathbb{N}=3.4 \mathrm{~V}$ ); all other inputs at $V c c$ or $G N D$.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \operatorname{lcc} \mathrm{DHNT}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fiNi})$
IcC = Quiescent Current
$\Delta I c c=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at fi
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Conditions ${ }^{(1)}$ | FCT374T/534T/574T |  |  |  | FCT374AT/534AT/574AT |  |  |  | FCT374CT/534CT/574CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'I. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay CP to $\mathrm{ON}^{(3)}$ | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | 2.0 | 10.0 | 2.0 | 11.0 | 2.0 | 6.5 | 2.0 | 7.2 | 2.0 | 5.2 | 2.0 | 6.2 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time |  | 1.5 | 12.5 | 1.5 | 14.0 | 1.5 | 6.5 | 1.5 | 7.5 | 1.5 | 5.5 | 1.5 | 6.2 | ns |
| $\begin{aligned} & \text { tphz } \\ & \text { tplz } \\ & \hline \end{aligned}$ | Output Disable Time |  | 1.5 | 8.0 | 1.5 | 8.0 | 1.5 | 5.5 | 1.5 | 6.5 | 1.5 | 5.0 | 1.5 | 5.7 | ns |
| tsu | Set-up Time HIGH or LOW, DN to CP |  | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| t H | Hold Time HIGH or LOW, DN to CP |  | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tw | CP Pulse Width HIGH or LOW |  | 7.0 | - | 7.0 | - | 5.0 | - | 6.0 | - | 5.0 | - | 6.0 | - | ns |

NOTES:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. On for FCT374 and FCT574, $\bar{O}_{N}$ for FCT534.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2569 th 08
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2569 drw 06

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{ZO} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



FAST CMOS
OCTAL D FLIP-FLOP WITH CLOCK ENABLE

IDT54/74FCT377T
IDT54/74FCT377AT IDT54/74FCT377CT

## FEATURES:

- IDT54/74FCT377T equivalent to FAST ${ }^{T M}$ speed
- IDT54/74FCT377AT 25\% faster than FAST™
- IDT54/74FCT377CT 40\% faster than FAST™
- True TTL input and output compatibility:
$-\mathrm{VOH}=3.3 \mathrm{~V}$ (typ.)
$-\mathrm{VoL}=0.3 \mathrm{~V}$ (typ.)
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels (1mW typ. static)
- Octal D flip-flop with clock enable
- Meets or exceeds JEDEC Standard 18 specifications
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT377T/AT/CT are octal D flip-flops built using advanced CEMOSTM, a dual metal CMOS technology. The IDT54/74FCT377T/AT/CT have eight edge-triggered, Dtype flip-flops with individual $D$ inputs and $O$ outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable ( $\overline{\mathrm{CE}})$ is LOW. The register is fully edge-triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's $O$ output. The $\overline{C E}$ input must be stable only one set-up time prior to the LOW-to-HIGH transition for predictable operation.

FUNCTIONAL BLOCK DIAGRAM



## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Inputs |
| $\overline{\mathrm{CE}}$ | Clock Enable (Active LOW) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Data Outputs |
| CP | Clock Pulse Input |

2630 tbl 05

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |  |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to Vcc | -0.5 to Vcc | V |  |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |  |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |  |
| PT | Power Dissipation | 0.5 | 0.5 | W |  |
| louT | DC Output Current | 120 | 120 | mA |  |
| NOTE: | 2630 tol 01 |  |  |  |  |

1. Stresses greater than those listedunderABSOLUTEMAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only

## FUNCTION TABLE ${ }^{(1)}$

| Operating Mode | Inputs |  |  | Outputs |
| :--- | :---: | :---: | :---: | :---: |
|  | $\mathbf{C P}$ | $\overline{\mathbf{C E}}$ | $\mathbf{D}$ | O |
|  | $\uparrow$ | I | h | H |
| Load "0" | $\uparrow$ | I | l | L |
| Hold (Do Nothing) | $\uparrow$ | h | X | No Change |
|  | H | H | X | No Change |

NOTE:
2630 山 06

1. $H=H I G H$ Volmge Level
$h=$ HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
L = LOW Voltage Level
I = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
$X=$ Immaterial
$\uparrow=$ LOW-to-HIGH Clock Transition
CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | Vin = OV | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VoUT = 0V | 8 | 12 | pF |

NOTE:
2630 th 02

1. This parameter is guaranteed but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| liH | Input HIGH Current | $\mathrm{VCC}=$ Max. | $\mathrm{VI}=2.7 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{Vcc}=$ Max. | $\mathrm{V}=0.5 \mathrm{~V}$ | - | - | -5 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{Vcc}=$ Max., V I = Vcc (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{Vcc}=\mathrm{Max} .{ }^{(3)}, \mathrm{Vo}=$ GND |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-6 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-8 \mathrm{~mA} \mathrm{COM'L.} \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.0 | 3.0 | - | V |
| VOL | Output LOW Voltage | $\begin{aligned} & V C C=\text { Min. } \\ & V I N=V_{I H} \text { or } V I L \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=32 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOL}=48 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=\mathrm{GND} \text { or Vcc } \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\begin{aligned} & \mathrm{VCC}=\text { Max., Outputs Open } \\ & \overline{\mathrm{CE}}=\mathrm{GND} \\ & \text { One Input Toggling } \\ & 50 \% \text { Duty Cycle } \end{aligned}$ | $\begin{aligned} & \text { VIN }=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max., Outputs Open <br> fcP $=10 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{CE}}=\mathrm{GND}$ <br> One Bit Toggling at $\mathrm{fi}=5 \mathrm{MHz}$ 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V I N=G N D \end{aligned}$ | - | 2.2 | 6.0 |  |
|  |  | $\begin{aligned} & \text { VCC }=\text { Max., Outputs Open } \\ & \mathrm{fcP}=10 \mathrm{MHz}, 50 \% \text { Duty Cycle } \\ & \overline{\mathrm{CE}}=\mathrm{GND} \\ & \text { Eight Bits Toggling at } \mathrm{f}=2.5 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \end{aligned}$ | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | 4.0 | $7.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V \mathbb{N}=G N D \end{aligned}$ | - | 6.2 | $16.8{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $V / \mathbb{N}=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{I} C=\mathrm{ICC}+\triangle \mathrm{lCC} D \mathrm{HNT}+\mathrm{ICCD}\left(\mathrm{fCP} / 2+\mathrm{fi}_{\mathrm{N}}\right)$
Icc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input ( $V \mathbb{N}=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{NT}=$ Number of TTL inputs at DH
IcCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.
SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT377T |  |  |  | IDT54/74FCT377AT |  |  |  | IDT54/74FCT377CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'I. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay CP to On | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 13.0 | 2.0 | 15.0 | 2.0 | 7.2 | 2.0 | 8.3 | 2.0 | 5.2 | 2.0 | 5.5 | ns |
| tSU | Set-up Time HIGH or LOW Dn to CP |  | 2.5 | - | 3.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| th | Hold Time HIGH or LOW Dn to CP |  | 2.0 | - | 2.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tSU | Set-up Time HIGH or LOW CE to CP |  | 4.0 | - | 4.0 | - | 3.5 | - | 3.5 | - | 3.5 | - | 3.5 | - | ns |
| th | Hold Time HIGH or LOW $\overline{C E}$ to CP |  | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tw | Clock Pulse Width, HIGH or LOW |  | 7.0 | - | 7.0 | - | 6.0 | - | 7.0 | - | 6.0 | - | 7.0 | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2630 tbl 08
$C L=$ Load capacitance: includes jig and probe capacitance.
Rt = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2630 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; th $\leq 2.5 n s$.

## ORDERING INFORMATION



FAST CMOS QUAD DUAL-PORT REGISTER

## DESCRIPTION:

Both these devices are high-speed quad dual-port registers. They select four bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4 -bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit D-type output register is fully edgetriggered. The Data inputs ( $10 \mathrm{x}, \mathrm{I} 1 \mathrm{x}$ ) and Select input ( S ) must be stable only one set-up time prior to, and hold time after, the LOW-to-HIGH transition of the Clock input for predictable operation.

## FEATURES:

- IDT54/74FCT399T equivalent to FAST™ speed
- IDT54/74FCT399AT 30\% faster than FAST ${ }^{\text {™ }}$
- Equivalent to FAST ${ }^{\text {TM }}$ pinout/function and output drive over full temperature and voltage supply extremes
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- Available in 16-pin DIP and SOIC, and 20-pin LCC
- Product avilable in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



DIP/SOIC/CERPACK TOP VIEW


FUNCTION TABLE ${ }^{(1)}$

| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | lo | $\mathbf{I}_{1}$ | Q |
| I | I | X | L |
| I | h | X | H |
| h | X | l | L |
| h | X | h | H |

NOTE:
2633 tw 06

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level
$h=H$ IGH Voltage Level one set-up time prior to the LOW-to-HIGH clock transition
I = LOW Voltage Level one set-up time prior to the LOW-to-HIGH clock transition
$X=$ Immaterial

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to VCC | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lOUT | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listedunder ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals.
3. Outputs and I/O terminals.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VouT = OV | 8 | 12 | pF |

NOTE:
2633 カ 02

1. This parameter is measured at characterization data and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | Vcc = Max. | $\mathrm{VI}=2.7 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| IIL. | Input LOW Current | $\mathrm{VCC}=$ Max. | $\mathrm{VI}=0.5 \mathrm{~V}$ | - | - | -5 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{Vcc}=$ Max., VI = Vcc (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VcC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{VcC}=\mathrm{Max}^{(3)}$., Vo $=\mathrm{GND}$ |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-6 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-8 \mathrm{~mA} \mathrm{COM'L.} \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=32 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM'L.} \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{Vcc}=\text { Max. } \\ & \mathrm{VIN}=\text { GND or Vcc } \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | Vcc = Max., Outputs Open One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{V} \text { IN }=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max., Outputs Open <br> $\mathrm{fCP}=10 \mathrm{MHz}, 50 \%$ Duty Cycle <br> One Bit Toggling at $\mathrm{fi}_{\mathrm{i}}=5 \mathrm{MHz}$ 50\% Duty Cycle <br> S = Steady State | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.2 | 6.0 |  |
|  |  | $\begin{aligned} & \text { VcC = Max., Outputs Open } \\ & \text { fCP = 10MHz, } 50 \% \text { Duty Cycle } \\ & \text { Four Bits Toggling at } \mathrm{fi}=5 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \\ & \text { S = Steady State } \end{aligned}$ | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 4.0 | $7.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 5.2 | $12.8{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $\mathrm{V} / \mathrm{N}=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IOYNAMIC
$\mathrm{Ic}=\mathrm{ICC}+\triangle \mathrm{ICCD} D \mathrm{HNT}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fi} \mathrm{Ni})$
Icc = Quiescent Current
$\Delta l C C=$ Power Supply Current for a TTL High input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{NT}=$ Number of TTL inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f} i=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at fi
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT399T |  |  |  | IDT54/74FCT399AT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH $\mathrm{tPHL}$ | Propagation Delay CP to Qn | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 3.0 | 10.0 | 3.0 | 11.5 | 2.5 | 7.0 | 2.5 | 7.5 | ns |
| tsu | Set-up Time HIGH or LOW In to CP |  | 4.0 | - | 4.5 | - | 3.5 | - | 4.0 | - | ns |
| th | Hold Time HIGH or LOW In to CP |  | 1.0 | - | 1.5 | - | 1.0 | - | 1.0 | - | ns |
| tsu | Set-up Time HIGH or LOW S to CP |  | 9.0 | - | 9.5 | - | 8.5 | - | 9.0 | - | ns |
| th | Hold Time HIGH or LOW $S$ to CP |  | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tw | CP Pulse Width HIGH or LOW |  | 5.0 | - | 7.0 | - | 5.0 | - | 6.0 | - | ns |
| NOTES: <br> 1. See test circuit and waveforms. <br> 2. Minimum limits are guaranteed but not tested on Propagation Delays. |  |  |  |  |  |  |  |  |  |  | 633 107 |

TEST CIRCUITS AND WAVEFORMS
TEST CIRCUITS FOR ALL OUTPUTS


## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$C_{L}=$ Load capacitance: includes jig and probe capacitance.
Rt = Termination resistance: should be equal to Zour of the Pulse Generator.

PULSE WIDTH


## ENABLE AND DISABLE TIMES



NOTES
2633 drw 05

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tf} \leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 n s$.

## ORDERING INFORMATION



## FEATURES:

- IDT54/74FCT521T equivalent to FAST $^{T M}$ speed
- IDT54/74FCT521AT 35\% faster than FASTw
- IDT54/74FCT521BT $50 \%$ faster than FAST ${ }^{\text {m }}$
- IDT54/74FCT521CT $60 \%$ faster than FASTm
- Equivalent to FAST $^{m}$ output drive over full temperature and voltage supply extremes
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial), and 32 mA (military)
- CMOS power levels ( 1 mW typ. static)
- True TTL input and output levels
- Substantially lower input current levels than FASTm ( $5 \mu \mathrm{~A}$ max.)
- 8-bit Identitiy Comparator
- Product available in Radiation Tolerant and Radiation Enhanced versions
- JEDEC standard pinout for DIP and LCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT521T/AT/BT/CT are 8 -bit identity comparators built using advanced CEMOS ${ }^{\text {m }}$, a dual metal CMOS technology. These devices compare two words of up to eight bits each and provide a LOW output when the two words match bit for bit. The expansion input $\overline{\mathrm{I}} \mathrm{A}=\mathrm{B}$ also serves as an active LOW enable input.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



2572 drw 02

## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $A_{0}-A_{7}$ | Word A Inputs |
| $B_{0}-B_{7}$ | Word B Inputs |
| $\tilde{I}_{A}=B$ | Expansion or Enable Input (Active LOW) |
| $\bar{O}_{A}=B$ | Identity Output (Active LOW) |

FUNCTION TABLE ${ }^{(1)}$

| Inputs |  | Output |
| :---: | :---: | :---: |
| $T_{A=B}$ | $A, B$ | $\bar{O}_{A}=B$ |
| $L$ | $A=B^{*}$ | $L$ |
| $L$ | $A \neq B$ | $H$ |
| $H$ | $A=B^{*}$ | $H$ |
| $H$ | $A \neq B$ | $H$ |

## NOTES:

2572 하

1. $\mathrm{H}=$ HIGH Voltage Level
$\mathrm{L}=$ LOW Voltage Level
${ }^{*} A_{0}=B_{0}, A_{1}=B_{1}, A_{2}=B_{2}$, etc.


LCC TOP VIEW
.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| Vrerm $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output <br> Current | 120 | 120 | mA |

NOTES:
2572 tb1

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and $\mathrm{I} / \mathrm{O}$ terminals only.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter(1) | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VoUT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2572 tbl 02

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unjess Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $\mathrm{Vcc}=$ Max. | $\mathrm{V}=2.7 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{Vcc}=$ Max. | V I $=0.5 \mathrm{~V}$ | - | - | -5 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | Vcc = Max., $\mathrm{VI}_{1}=\mathrm{Vcc}$ (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VıK | Clamp Diode Voltage | $\mathrm{Vcc}=$ Min., $\mathrm{IN}^{\mathrm{N}=-18 \mathrm{~mA}}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V C C=$ Max. ${ }^{(3)}, \mathrm{VO}=$ GND |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-6 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-8 \mathrm{~mA} \mathrm{COM} . \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & 1 \mathrm{OH}=-12 \mathrm{~mA} \text { MIL. } \\ & 1 \mathrm{OH}=-15 \mathrm{~mA} \mathrm{COML} . \end{aligned}$ | 2.0 | 3.0 | - | V |
| VoL | Output LOW Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=32 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM} . \mathrm{L} . \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & \text { VCC = Max. } \\ & \text { VIN = GND or VCC } \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:
2572 tbl 03

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V c c=$ Max. <br> Outputs Open <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(5)}$ | Vcc = Max. <br> Outputs Open $\mathrm{fi}=10 \mathrm{MHz}$ <br> One Bit Toggling <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \\ & \hline \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 1.7 2.0 | 4.0 5.0 | mA |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $V \mathbb{N}=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{Ic}=\mathrm{ICC}+\triangle \mathrm{ICCDDHN}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fiNi})$
Icc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input (ViN = 3.4V)
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at fi
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT521T |  |  |  | IDT54/74FCT521AT |  |  |  | IDT54/74FCT521BT |  |  |  | IDT54/74FCT521CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{\text {2 }}$ | Max. | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{12}$ | Max. | Min. ${ }^{\text {2 }}$ | Max. | Min. ${ }^{12}$ | Max. | Min. ${ }^{\text {2 }}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay An or Bn to $\overline{\mathrm{O}}_{\mathrm{A}}=\mathrm{B}$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 11.0 | 1.5 | 15.0 | 1.5 | 7.2 | 1.5 | 9.5 | 1.5 | 5.5 | 1.5 | 7.3 | 1.5 | 4.5 | 1.5 | 5.1 | ns |
| $\begin{aligned} & \text { tPL } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\bar{T}_{A}=B \text { to }$ $\bar{O}_{A}=B$ |  | 1.5 | 10.0 | 1.5 | 9.0 | 1.5 | 6.0 | 1.5 | 7.8 | 1.5 | 4.6 | 1.5 | 6.0 | 1.5 | 4.1 | 1.5 | 4.5 | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

## DEFINITIONS:

2572 tol 08
$\mathrm{CL}=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES

NOTES
2572 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz}$ Z Zo $\leq 50 \Omega$; tF $\leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 n s$.

## ORDERING INFORMATION



FAST CMOS OCTAL LATCHED TRANSCEIVER

IDT54/74FCT543T
IDT54/74FCT543AT

## FEATURES:

- IDT54/74FCT543T equivalent to FAST ${ }^{\text {Tm }}$ speed
- IDT54/74FCT543AT 25\% faster than FAST™
- Equivalent to FAST ${ }^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- $10 \mathrm{~L}=64 \mathrm{~mA}$ (commercial), 48 mA (military)
- 8-bit octal latched transceiver
- Separate controls for data flow in each direction
- Back-to-back latches for storage
- CMOS power levels (1mW typ. static)
- Substantially lower input current levels than FAST™ ( $5 \mu \mathrm{~A}$ max.)
- True TTL input and output levels
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT543T/AT are non-inverting octal transceivers built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. These devices contain two sets of eight $D$ type latches with separate input and output controls for each set. For data flow from $A$ to $B$, for example, the A-to-B Enable (CEAB) input must be LOW in order to enter data from A0-A7 or to take data from $\mathrm{Bo}-\mathrm{B} 7$, as indicated in the Function Table. With $\overline{C E A B}$ LOW, a LOW signal on the A-to-B Latch Enable ( $\overline{\mathrm{LEAB}}$ ) input makes the $\mathrm{A}-\mathrm{to}-\mathrm{B}$ latches transparent; a subsequent LOW-to-HIGH transition of the LEAB signal puts the $A$ latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB both LOW, the 3-state $B$ output buffers are active and reflect the data present at the output of the $A$ latches. Control of data from $B$ to $A$ is similar, but uses the $\overline{C E B A}, \overline{L E B A}$ and $\overline{O E B A}$ inputs.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS



## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\overline{\mathrm{OEAB}}$ | A-to-B Output Enable Input (Active LOW) |
| $\overline{\mathrm{OEBA}}$ | B-to-A Output Enable Input (Active LOW) |
| $\overline{\mathrm{CEAB}}$ | A-to-B Enable Input (Active LOW) |
| $\overline{\mathrm{CEBA}}$ | B-to-A Enable Input (Active LOW) |
| $\overline{\mathrm{LEAB}}$ | A-to-B Latch Enable Input (Active LOW) |
| $\overline{\mathrm{LEBA}}$ | B-to-A Latch Enable Input (Active LOW) |
| $\mathrm{A} 0-\mathrm{A} 7$ | A-to-B Data Inputs or B-to-A 3-State Outputs |
| $\mathrm{Bo}-\mathrm{B} 7$ | B-to-A Data Inputs or A-to-B 3-State Outputs |

2613 tbl 02

## LOGIC SYMBOL




FUNCTION TABLE ${ }^{(1,2)}$
For A-to-B (Symmetric with B-to-A)

| Inputs |  |  | Latch <br> Status | Output <br> Buffers |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CEAB }}$ | $\overline{\text { LEAB }}$ | $\overline{\text { OEAB }}$ | A-to-B | Bo-B7 |
| H | - | - | Storing | High Z |
| - | H | - | Storing | - |
| - | - | H | - | High Z |
| L | L | L | Transparent | Current A Inputs |
| L | H | L | Storing | Previous* A Inputs |

NOTES:
2513 tbl 01

1.     * Before $\overline{L E A B}$ LOW-to-HIGH Transition
$\mathrm{H}=$ HIGH Voltage Level
$\mathrm{L}=$ LOW Voltage Level

- = Don't Care or Irrelevant

2. A-to-B data flow shown; B-to-A flow control is the same, except using $\overline{C E B A}, \overline{L E B A}$ and $\overline{O E B A}$

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerclal | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lOUT | DC Output Current | 120 | 120 | mA |

NOTES:
2614 tol 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| CVO | I/O Capacitance | VouT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2614 tb 04

1. This parameter is guaranteed by characterization and not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{V}_{1}=2.7 \mathrm{~V} \end{aligned}$ | Except I/O Pins | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | 15 |  |
| III. | Input LOW Current | $\begin{aligned} & V c c=M a x . \\ & V I=0.5 V \end{aligned}$ | Except I/O Pins | - | - | -5 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | -15 |  |
| 11 | Input HIGH Current | $\mathrm{VCC}=$ Max., $\mathrm{V}_{1}=\mathrm{Vcc}$ (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., IN $=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{VCC}=\mathrm{Max} .{ }^{(3)}$, Vo = GND |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\operatorname{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-6 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{IOH}=-8 \mathrm{~mA} \mathrm{COM'L.} \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM} . \end{aligned}$ | 2.0 | 3.0 | - | V |
| VoL | Output LOW Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=48 \mathrm{~mA} \mathrm{MIL.}{ }^{(4)} \\ & \mathrm{IOL}=64 \mathrm{~mA} \mathrm{COML} . \end{aligned}$ | - | 0.3 | 0.55 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & \text { Vcc = Max. } \\ & \text { VIN = GND or Vcc } \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V C C=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second
4. These are maximum lol values per output, for 8 outputs turned on simultaneously. Total maximum lol (all outputs) is 512 mA for commercial and 384 mA for military. Derate lol for number of outputs exceeding 8 turned on simultaneously.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VcC}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | Vcc = Max., Outputs Open $\overline{\mathrm{CEAB}}$ and $\overrightarrow{\mathrm{OE} \overline{A B}}=\mathrm{GND}$ $\overline{\mathrm{CEBA}}=\mathrm{Vcc}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V \mathbb{N}=V C C \\ & V \mathbb{N}=G N D \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mAl} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(0)}$ | ```Vcc = Max., Outputs Open \(\mathrm{fCP}=10 \mathrm{MHz}\) ( \(\overline{\mathrm{LEAB}}\) ) 50\% Duty Cycle \(\overline{\mathrm{CEAB}}\) and \(\overline{\mathrm{OEAB}}=\mathrm{GND}\) \(\overline{C E B A}=\mathrm{Vcc}\) One Bit Toggling at \(\mathrm{fi}=5 \mathrm{MHz}\) 50\% Duty Cycle Vcc = Max., Outputs Open \(\mathrm{fCP}=10 \mathrm{MHz}(\overline{\mathrm{LEAB}})\) 50\% Duty Cycle \(\overline{C E A B}\) and \(\overline{O E A B}=G N D\) \(\overline{\mathrm{CEBA}}=\mathrm{Vcc}\) Eight Bits Toggling at \(\mathrm{fi}_{\mathrm{i}}=5 \mathrm{MHz}\) 50\% Duty Cycle``` | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V \mathbb{N}=G N D \end{aligned}$ <br> $\mathrm{VIN}=\mathrm{Vcc}$ <br> $\mathrm{V} \operatorname{IN}=\mathrm{GND}$ $\begin{aligned} & V I N=3.4 V \\ & V I N=G N D \end{aligned}$ | - <br> - | 1.7 <br> 2.2 <br> 7.0 <br> 9.2 | 4.0 <br> 6.0 <br> $12.8{ }^{(5)}$ <br> $21.88^{(5)}$ | mA |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V c c=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $\mathrm{VIN}=3.4 \mathrm{~V}$ ); all other inputs at VCC or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{Ic}=\mathrm{IcC}+\Delta \mathrm{Icc} \mathrm{DHNT}^{\mathrm{N}}+\mathrm{IcCD}\left(\mathrm{fcP} / 2+\mathrm{fiNi}^{\mathrm{N}}\right)$
Icc $=$ Quiescent Current
$\Delta \mathrm{lcc}=$ Power Supply Current for a TTL High Input (ViN $=3.4 \mathrm{~V}$ )
$\mathrm{DH}=$ Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at $D_{H}$
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at fi
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT543T |  |  |  | IDT54/74FCT543AT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH <br> tPHL | Propagation Delay Transparent Mode $\mathrm{An}_{n}$ to $\mathrm{Bn}_{\mathrm{n}}$ or $\mathrm{Bn}_{n}$ to $\mathrm{An}_{n}$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.5 | 8.5 | 2.5 | 10.0 | 2.5 | 6.5 | 2.5 | 7.5 | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\overline{\text { LEBA }}$ to An , $\overline{\mathrm{LEAB}}$ to Bn |  | 2.5 | 12.5 | 2.5 | 14.0 | 2.5 | 8.0 | 2.5 | 9.0 | ns |
| $\begin{aligned} & \hline \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $\overline{\mathrm{OEBA}}$ or $\overline{\mathrm{OEAB}}$ to $\mathrm{An}_{n}$ or $\mathrm{Bn}_{n}$ $\overline{C E B A}$ or $\overline{C E A B}$ to $\mathrm{An}_{n}$ or Bn |  | 2.0 | 12.0 | 2.0 | 14.0 | 2.0 | 9.0 | 2.0 | 10.0 | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time $\overline{O E B A}$ or $\overline{O E A B}$ to $A_{n}$ or $B n$ $\overline{C E B A}$ or CEAB to $\mathrm{An}_{n}$ or Bn |  | 2.0 | 9.0 | 2.0 | 13.0 | 2.0 | 7.5 | 2.0 | 8.5 | ns |
| tsu | Set-up Time, HIGH or LOW An or $\mathrm{Bn}_{n}$ to $\overline{\text { LEBA }}$ or LEAB |  | 3.0 | - | 3.0 | - | 2.0 | - | 2.0 | - | ns |
| th | Hold Time, HIGH or LOW An or $\mathrm{Bn}_{\mathrm{n}}$ to $\overline{\mathrm{LEBA}}$ or $\overline{\mathrm{LEAB}}$ |  | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| tw | $\overline{\text { LEBA }}$ or $\overline{\text { LEAB }}$ Pulse Width LOW |  | 5.0 | - | 5.0 | - | 5.0 | - | 5.0 | - | ns |

NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2613 tol 08
$C_{L}=$ Load capacitance: includes jig and probe capacitance.
$R_{T}=$ Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES



NOTES
2613 drw 05

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; Z 0 \leq 50 \Omega ; \mathrm{tF} \leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 \mathrm{~ns}$.

ORDERING INFORMATION


## FAST CMOS OCTAL D REGISTERS (3-STATE)

## FEATURES:

- IDT54/74FCT646T/648T/651T/652T equivalent to FAST ${ }^{\text {m }}$ speed
- IDT54/74FCT646AT/648AT/651AT/652AT 30\% faster than FAST ${ }^{\text {m }}$
- IDT54/74FCT646CT/648CT/651CT/652CT 40\% faster than FAST ${ }^{\text {m }}$
- Independent registers for $A$ and $B$ buses
- Multiplexed real-time and stored data
- Choice of true and inverting data paths
- IOL $=64 \mathrm{~mA}$ (commercial), 48 mA (military)
- CMOS power levels
- TTL input and output level compatible
- Available in 24-pin (300 mil) CERDIP, plastic DIP, SOIC, CERPACK, 28 -pin LCC and PLCC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT646/648T/AT/CT and IDT54/74FCT651/ 652T/AT/CT consist of a bus transceiver with 3-state D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

The '651/652 utilize GAB and GBA signals to control the transceiver functions. The ' $646 / 648$ utilize the enable control $(\bar{G})$ and direction (DIR) pins to control the transceiver functions.

SAB and SBA control pins are provided to select either real time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and realtime data. A low input level selects real-time data and a high selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CPAB or CPBA), regardless of the select or enable control pins.

## FUNCTIONAL BLOCK DIAGRAM


$2634 \mathrm{cnv}^{*} 01$

## PIN CONFIGURATIONS



## LOGIC SYMBOLS



PIN DESCRIPTION

| Pin Names | Description |
| :---: | :--- |
| $\mathrm{A}_{1}-\mathrm{A} 8$ | Data Register A Inputs <br> Data Register B Outputs |
| $\mathrm{B} 1-\mathrm{B} 8$ | Data Register B Inputs <br> Data Register A Outputs |
| CPAB, CPBA | Clock Pulse Inputs |
| SAB, SBA | Output Data Source Select Inputs |
| DIR, $\overline{\mathrm{G}}$ | Output Enable Inputs (646/648) |
| GAB, $\overline{\mathrm{GBA}}$ | Output Enable Inputs (651/652) |

2634 tbl 01
$2634 \mathrm{cnv}^{*} 05$

FUNCTION TABLE IDT54/74FCT646/648T/AT/CT

| Inputs |  |  |  |  |  | Data $/ / O^{(1)}$ |  | Operation or Function |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{G}}$ | DIR | CPAB | CPBA | SAB | SBA | $\mathrm{A}_{1}$ - $\mathrm{A}_{8}$ | B1-B8 | IDT54/74FCT646T | IDT54/74FCT648T |
| H H | $\begin{aligned} & \mathrm{X} \\ & \mathrm{x} \end{aligned}$ | $\underset{\uparrow}{\mathrm{H} \text { or } \mathrm{L}}$ | $\begin{gathered} \mathrm{H} \text { or } \mathrm{L} \\ \quad \uparrow \\ \hline \end{gathered}$ | $\begin{aligned} & \hline x \\ & x \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | Input | Input | Isolation <br> Store A and B Data | Isolation <br> Store A and B Data |
| L | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | X Hor L | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Output | Input | Real Time B Data to A Bus Stored B Data to A Bus | Real Time $\bar{B}$ Data to $A$ Bus Stored $\bar{B}$ Data to $A$ Bus |
| L | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{gathered} \mathrm{X} \\ \mathrm{H} \text { or L } \end{gathered}$ | $\begin{aligned} & \hline x \\ & x \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \\ & \hline \end{aligned}$ | Input | Output | Real Time A Data to B Bus Stored A Data to B Bus | Real Time $\bar{A}$ Data to $B$ Bus Stored $\bar{A}$ Data to B Bus |

2634 tbl 02
FUNCTION TABLE IDT54/74FCT651/652T/AT/CT

| Inputs |  |  |  |  |  | Data 1/O |  | Operation or Function |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GAB | GBA | CPAB | CPBA | SAB | SBA | A1-A8 | B1-B8 | IDT54/74FCT651T | IDT54/74FCT652T |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\mathrm{H} \text { or L }$ $\uparrow$ | $\begin{gathered} \mathrm{H} \text { or } \mathrm{L} \\ \uparrow \end{gathered}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \\ & \hline \end{aligned}$ | Input | Input | Isolation <br> Store A and B Data | Isolation <br> Store A and B Data |
| $\begin{aligned} & \mathrm{X} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \uparrow \\ & \uparrow \end{aligned}$ | Horl $\uparrow$ | $\begin{gathered} x \\ x^{(2)} \end{gathered}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | Input <br> Input | Unspecified ${ }^{(1)}$ Output | Store A, Hold B <br> Store A in Both Registers ${ }^{(3)}$ | Store A, Hold B Store A in Both Registers |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & X \\ & \mathrm{~L} \end{aligned}$ | $\mathrm{H} \text { or } \mathrm{L}$ $\uparrow$ | $\begin{aligned} & \uparrow \\ & \uparrow \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{gathered} X \\ X^{(2)} \end{gathered}$ | Unspecified ${ }^{(1)}$ Output | Input Input | Hold A, Store B Store B in Both Registers ${ }^{(4)}$ | Hold A, Store B Store B in Both Registers |
| $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{gathered} X \\ H \text { or L } \end{gathered}$ | $\begin{aligned} & \hline X \\ & X \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | Output | Input | Real-Time B Data to A Bus Stored $\bar{B}$ Data to $A$ Bus | Real-Time B Data to A Bus Stored B Data to A Bus |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | X Hor L | $\begin{aligned} & \hline X \\ & X \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \end{aligned}$ | Input | Output | Real-Time $\bar{A}$ Data to $B$ Bus Stored $\bar{A}$ Data to B Bus | Real-Time A Data to B Bus Stored A Data to B Bus |
| H | L | HorL | Hor L | H | H | Output | Output | Stored $\bar{A}$ Data to $B$ Bus and Stored $\bar{B}$ Data to $A$ Bus | Stored A Data to B Bus and Stored B Data to A Bus |

NOTES:

1. The data output functions may be enabled or disabled by various signals at the GAB or GBA inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every low-to-high transition on the clock inputs.
2. Select control = L: clocks can occur simultaneously.

Select control $=\mathrm{H}$ : clocks must be staggered in order to load both registers.
H = HIGH, L = LOW, X = Don't Care, $\neq=$ LOW-to-HIGH transition.
3. $\bar{A}$ in $B$ Register.
4. $\bar{B}$ in $A$ Register.


## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to VCC | -0.5 to VCC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power <br> Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output <br> Current | 120 | 120 | mA |

NOTES:
2634 tbl04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed VCC by +0.5 V unless otherwise noted.
2. Input and VCC terminals only.
3. Outputs and I/O terminals only.

## CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter(1) | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| C//O | I/O <br> Capacitance | VoUT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2634 tы 05

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| 1 IH | Input HIGH Current (Except I/O pins) | $V C C=M a x$. | $\mathrm{VI}=2.7 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| 1 IL | Input LOW Current (Except I/O pins) |  | $\mathrm{VI}=0.5 \mathrm{~V}$ | - | - | -5 | $\mu \mathrm{A}$ |
| 1 IH | Input HIGH Current (I/O pins only) | $V C C=M a x$. | $\mathrm{VI}=2.7 \mathrm{~V}$ | - | - | 15 | $\mu \mathrm{A}$ |
| 1 IL | Input LOW Current (I/O pins only) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | -15 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{VCc}=$ Max., $\mathrm{VI}=\mathrm{Vcc}$ (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | Vcc $=$ Min., In $=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{VCC}=$ Max. ${ }^{(3)}$, VO = GND |  | -60 | -120 | -225 | mA |
| loff | Power Down Disable | $\begin{aligned} & V C C=G N D \\ & V o=4.5 V \end{aligned}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VOH | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-6 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{IOH}=-8 \mathrm{~mA} \mathrm{COM} . \mathrm{L} . \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.0 | 3.0 | - | V |
| VoL | Output LOW Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 | V |
|  |  |  | $\mathrm{IOL}=64 \mathrm{~mA} \mathrm{COM'L}.{ }^{(4)}$ | - | 0.3 | 0.55 |  |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \text { VcC = Max. } \\ & \text { VIN }=\text { GND or VcC } \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. These are maximum loL values per output for 8 outputs turned on simultaneously. Total maximum loL (all outputs) is 512 mA for commercial and 384 mA for military. Derate lot for number of outputs exceeding 8 turned on simultaneously.

## POWER SUPPLY CHARACTERISTICS



## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $\mathrm{V} \mathbb{I N}=3.4 \mathrm{~V}$ ); all other inputs at VcC or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IOUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\triangle \mathrm{ICC} D \mathrm{DHT}+\mathrm{ICCD}\left(\mathrm{FCP} / 2+\mathrm{f} \mathrm{Ni}_{\mathrm{i}}\right)$
IcC = Quiescent Current
$\Delta I C C=$ Power Supply Current for a TTL. High Input ( $V i N=3.4 V$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL) fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices) $\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}_{\mathrm{i}}=$ Number of Outputs at $\mathrm{fi}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition(1) | 646T/648T/651T/652T |  |  |  | 646AT/648AT/ 651AT/652AT |  |  |  | 646CT/648CT/ 651CT/652CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com't. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min ${ }^{(2)}$ | Max. | Min! ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay Bus to Bus | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 9.0 | 2.0 | 11.0 | 2.0 | 6.3 | 2.0 | 7.7 | 1.5 | 5.4 | 1.5 | 6.0 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time, $\overline{\mathbf{G}}$, DIR to Bus ${ }^{(3)}$ |  | 2.0 | 14.0 | 2.0 | 15.0 | 2.0 | 9.8 | 2.0 | 10.5 | 1.5 | 7.8 | 1.5 | 8.9 | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \\ & \hline \end{aligned}$ | Output Disable Time, $\overline{\mathrm{G}}$, DIR to Bus ${ }^{(3)}$ |  | 2.0 | 9.0 | 2.0 | 11.0 | 2.0 | 6.3 | 2.0 | 7.7 | 1.5 | 6.3 | 1.5 | 7.7 | ns |
| tPLH $\mathrm{tPHL}$ | Propagation Delay Clock to Bus |  | 2.0 | 9.0 | 2.0 | 10.0 | 2.0 | 6.3 | 2.0 | 7.0 | 1.5 | 5.7 | 1.5 | 6.3 | ns |
| tPLH tPHL | Propagation Delay SBA or SAB to Bus |  | 2.0 | 11.0 | 2.0 | 12.0 | 2.0 | 7.7 | 2.0 | 8.4 | 1.5 | 6.2 | 1.5 | 7.0 | ns |
| tsu | Set-up Time HIGH or LOW Bus to Clock |  | 4.0 | - | 4.5 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| th | Hold Time HIGH or LOW Bus to Clock |  | 2.0 | - | 2.0 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tw | Clock Pulse Width, HIGH or LOW |  | 6.0 | - | 6.0 | - | 5.0 | - | 5.0 | - | 5.0 | - | 5.0 | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. GAB, $\overline{\mathrm{GBA}}$ to Bus for 651,652 .

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2537 tol 08
$C L=$ Load capacitance: includes jig and probe capacitance.
$R T=$ Termination resistance: should be equal to Zour of the Pulse Generator.

PULSE WIDTH


ENABLE AND DISABLE TIMES


NOTES
2634 drw 15

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; tF $\leq 2.5 \mathrm{~ns}$; $\mathrm{tR} \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



FAST CMOS OCTAL BUS TRANSCEIVERS (3-STATE)

## DESCRIPTION

The IDT54/74FCT623T/AT/CT is a non-inverting octal transceiver with 3 -state bus-driving outputs in both the send and receive dircetions. The B bus outputs are capable of sinking 64 mA and sourcing up to 15 mA , providing very good capacitive drive characteristics.

These octal bus transceivers are designed for asynchronous two-way communicationbetween data buses. The control function implementation allows for maximum flexibility in timing.

One important feature of the IDTFCT620T/AT/CT and IDTFCT623T/AT/CT is the Power Down Disable capability. When the GAB and $\bar{G} B A$ inputs are conditioned to put the device in high- $Z$ state, the I/O ports will maintain high impedance during power supply ramps and when $\mathrm{VCC}=0 \mathrm{~V}$. This is a desirable feature in back-plane applications where it may be necessary to perform "hot" insertion and disinsertion of cards for on-line maintenance. It is also a benefit in systems with multiple redundancy where one or more redundant cards may be powered-off.

The IDTFCT620T/AT/CT is the inverting option of the IDTFCT623T/AT/CT.

## FUNCTIONAL BLOCK DIAGRAMS



FCT620T/AT/CT


FCT623T/AT/CT

## PIN CONFIGURATIONS



DEFINITION OF FUNCTIONAL TERMS

| Pin Names | Description |
| :---: | :--- |
| $\overline{\mathrm{GBA}}, \mathrm{GAB}$ | Enable Inputs. |
| $\mathrm{A}_{1}-\mathrm{A} 8$ | A Bus Inputs or 3-State Outputs |
| $\mathrm{B}_{1}-\mathrm{Bi}_{8}$ | B Bus Inputs or 3-State Outputs |

FUNCTION TABLE ${ }^{(1)}$

| Enable Inputs |  | Outputs |  |
| :---: | :---: | :---: | :---: |
| GBA | GAB | FCT620 | FCT623 |
| L | L | $\bar{B}$ data to A bus | $B$ data to $A$ bus |
| H | H | $\bar{A}$ data to $B$ bus | A data to B bus |
| H | L | Z | Z |
| L | H | $\bar{B}$ data to $A$ bus $\bar{A}$ data to $B$ bus | B data to A bus A data to $B$ bus |

## NOTES:

2563 H 02

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level
2. $L=$ LOW Volage Level
3. $\mathrm{Z}=\mathrm{HIGH}$-impedance (OFF) state


2563 cnv 04

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbal | Rating | Commercial | Military | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vterm ${ }^{(2)}$ | Terminal Voltage with Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| Vterm ${ }^{(3)}$ | Terminal Voltage with Respect to GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 120 | 120 | mA |

NOTES:
2563 t1 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter(1) | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| Clo | I/O <br> Capacitance | Vout $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2563 tb: 04

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V} \end{aligned}$ | Except I/O Pins | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | 15 |  |
| Hii. | Input LOW Current | $\begin{aligned} & \mathrm{Vcc}=\text { iniax. } \\ & \mathrm{VI}=0.5 \mathrm{~V} \end{aligned}$ | Except 1/O Pins | - | - | -5 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | -15 |  |
| 11 | Input HIGH Current | $\mathrm{Vcc}=$ Max., $\mathrm{VI}=\mathrm{Vcc}$ (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VıK | Clamp Diode Voltage | $V C C=M i n ., 1 \mathrm{l}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{VCC}=$ Max. ${ }^{(3)}, \mathrm{Vo}=\mathrm{GND}$ |  | -60 | -120 | -225 | mA |
| loff | Power Down Disable | $\mathrm{VCC}=\mathrm{GND}, \mathrm{VO}=4.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VOH | Output HIGH Voltage (A and B Bus) | $\begin{aligned} & \text { VCC = Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-6 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-8 \mathrm{~mA} \text { COM } \mathrm{L} . \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage (A Bus) | $\begin{aligned} & \text { VCC }=\operatorname{Min} . \\ & V I N=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=32 \mathrm{~mA} \mathrm{MIL.}{ }^{(4)} \\ & \mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM} \cdot \mathrm{~L} . \end{aligned}$ | - | 0.3 | 0.5 | V |
| Vol | Output LOW Voltage (B Bus) | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{lOL}=48 \mathrm{~mA} \mathrm{MIL.}{ }^{(4)} \\ & \mathrm{lOL}=64 \mathrm{~mA} \mathrm{COM'L.} . \end{aligned}$ | - | 0.3 | 0.55 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| ICC | Quiescent Power Supply Current | $\mathrm{Vcc}=$ Max., $\mathrm{VIN}=$ GND or Vcc |  | - | 0.2 | 1.5 | mA |

NOTES:
2563 tbl 05

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. These are maximum lol values per output, for 8 outputs turned on simultaneously. Total maximum lol (all outputs) is 512 mA for commercial and 384 mA for military. Derate lol for number of outputs exceeding 8 furned on simultaneously.

POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\triangle \mathrm{CCC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V c c=\operatorname{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V c c=M a x .$ <br> Outputs Open $\overline{\mathrm{G} B A}=\mathrm{GAB}=\mathrm{GND}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \text { VIN }=V C C \\ & V I N=G N D \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| IC | Total Power Supply Current ${ }^{(6)}$ | $V C C=M a x$ <br> Outputs Open $\mathrm{fi}_{\mathrm{i}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\bar{G} B A=G A B=G N D$ <br> One Bit Toggling | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V \operatorname{IN}=G N D \end{aligned}$ | - | 2.0 | 5.0 |  |
|  |  | $V c c=\text { Max. }$ <br> Outputs Open $\mathrm{fi}_{\mathrm{i}}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{G B A}=G A B=G N D$ <br> Eight Bits Toggling | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 3.2 | $6.5^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V I N=3.4 V \\ & V I N=G N D \end{aligned}$ | - | 5.2 | $14.5{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $V /=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + linputs + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC}$ DHNT $+\mathrm{ICCD}\left(\mathrm{fCP} / 2+\mathrm{fiN}_{\mathrm{i}}\right)$
Icc = Quiescent Current
$\Delta \mathrm{lcC}=$ Power Supply Current for a TTL High Input (ViN = 3.4V)
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at fi
All currents are in milliamps and ail frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT620T/AT/CT

| Symbol | Parameter | Condition ${ }^{(1)}$ | 54/74FCT620T |  |  |  | 54/74FCT620AT |  |  |  | 54/74FCT620CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com't. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\overline{\text { tPLH }}$ tPhL | Propagation Delay $\overline{\mathrm{A}} \mathrm{n}$ to Bn | $\begin{aligned} C L & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | 1.5 | 7.0 | 1.5 | 8.0 | 1.5 | 5.2 | 1.5 | 6.0 | 1.5 | 4.5 | 1.5 | 5.1 | ns |
| $\overline{\text { tPLH }}$ $\mathrm{tPHL}$ | Propagation Delay $\bar{B} n$ to An |  | 1.5 | 7.0 | 1.5 | 8.0 | 1.5 | 5.2 | 1.5 | 6.0 | 1.5 | 4.5 | 1.5 | 5.1 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $\bar{G} B A$ to An |  | 1.5 | 9.0 | 1.5 | 10.0 | 1.5 | 7.0 | 1.5 | 8.0 | 1.5 | 6.1 | 1.5 | 6.9 | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \\ & \hline \end{aligned}$ | Output Disable Time GBA to An |  | 1.5 | 8.0 | 1.5 | 9.0 | 1.5 | 6.5 | 1.5 | 7.4 | 1.5 | 5.6 | 1.5 | 6.4 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time GAB to Bn |  | 1.5 | 9.0 | 1.5 | 10.5 | 1.5 | 7.0 | 1.5 | 8.0 | 1.5 | 6.1 | 1.5 | 6.9 | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \\ & \hline \end{aligned}$ | Output Disable Time GAB to Bn |  | 1.5 | 8.0 | 1.5 | 9.0 | 1.5 | 6.5 | 1.5 | 7.4 | 1.5 | 5.6 | 1.5 | 6.4 | ns |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT623T/AT/CT

| Symbol | Parameter | Condition ${ }^{(1)}$ | 54/74FCT623T |  |  |  | 54/74FCT623AT |  |  |  | 54/74FCT623CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH <br> tPHL | Propagation Delay An to Bn | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | 1.5 | 7.5 | 1.5 | 9.0 | 1.5 | 5.5 | 1.5 | 6.3 | 1.5 | 4.8 | 1.5 | 5.4 | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay Bn to An |  | 1.5 | 7.5 | 1.5 | 9.5 | 1.5 | 5.5 | 1.5 | 6.3 | 1.5 | 4.8 | 1.5 | 5.4 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time GBA to An |  | 1.5 | 9.0 | 1.5 | 10.0 | 1.5 | 7.0 | 1.5 | 8.0 | 1.5 | 6.1 | 1.5 | 6.9 | ns |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \mathrm{tPLZ} \\ & \hline \end{aligned}$ | Output Disable Time $\bar{G} B A$ to An |  | 1.5 | 8.0 | 1.5 | 9.0 | 1.5 | 6.5 | 1.5 | 7.4 | 1.5 | 5.6 | 1.5 | 6.4 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time GAB to Bn |  | 1.5 | 9.0 | 1.5 | 10.5 | 1.5 | 7.0 | 1.5 | 8.0 | 1.5 | 6.1 | 1.5 | 6.9 | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \\ & \hline \end{aligned}$ | Output Disable Time GAB to Bn |  | 1.5 | 8.0 | 1.5 | 9.0 | 1.5 | 6.5 | 1.5 | 7.4 | 1.5 | 5.6 | 1.5 | 6.4 | ns |

## NOTES:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



SET-UP, HOLD AND RELEASE TIMES


## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2563 カ 09
$C_{L}=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES

NOTES
2563 drw 05

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; th $\leq 2.5 n s$.

## ORDERING INFORMATION



## FEATURES:

- IDT54/74FCT621T/622T equivalent to FAST $^{\text {mм }}$ speed
- IDT54/74FCT621AT/622AT 25\% faster than FAST ${ }^{\text {M }}$ speed
- Equivalent to $\mathrm{FAST}^{\text {™ }}$ output drive over full temperature and voltage supply extremes
- $10 \mathrm{~L}=64 \mathrm{~mA}$ (commercial) and 48 mA (military)
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- Substantially lower input current levels than FAST™ ( $5 \mu \mathrm{~A}$ max.)
- Power Down Disable feature
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT621T/AT is an octal transceiver with non-inverting Open-Drain bus compatible outputs in both send and receive directions. The B bus outputs are capable of sinking 64 mA providing very good capacitive drive characteristics. These octalbus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing. The IDT54/74FCT622T/AT is the inverting option of the '621.

FUNCTIONAL BLOCK DIAGRAM ${ }^{(1)}$


NOTE:

1. The FCT622T is the inverting option of FCT621T.

PIN CONFIGURATIONS


PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\bar{G} B A, G A B$ | Enable Inputs |
| $\mathrm{A}_{1}-\mathrm{A} 8$ | A Inputs or Open-drain Outputs |
| $\mathrm{B}_{1}-\mathrm{B} 8$ | B Inputs or Open-drain Outputs |

2538 tbl 05

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerclal | Milltary | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to VCC | -0.5 to VCC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| louT | DC Output Current | 120 | 120 | mA |

## NOTES:

2538 tol 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals.
3. Outputs and $I / O$ terminals.

FUNCTION TABLE ${ }^{(1)}$

| Enable Inputs |  | Function |  |
| :---: | :---: | :--- | :--- |
| $\overline{\mathrm{G} B A}$ | GAB | 'FCT621T | 'FCT622T |
| L | L | B data to A bus | $\overline{\mathrm{B}}$ data to A bus |
| H | H | A data to B bus | $\overline{\mathrm{A}}$ data to B bus |
| H | L | OFF | OFF |
| L | H | B data to A bus <br> A data to B bus | $\overline{\mathrm{B}}$ data to A bus <br> $\bar{A}$ data to B bus |

NOTE:
2538 *106

1. $H=$ H!Gu Voltage Level.
$\mathrm{L}=\mathrm{LOW}$ Voltage Level.
OFF $=$ HIGH if pull-up resistor is connected to Open-Drain output.
CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditlons | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| CVo | I/O Capacitance | Vout $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2538 ibl 04

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| 1 H | Input HIGH Current | $\begin{aligned} & V C C=M a x \\ & V I=2.7 \mathrm{~V} \end{aligned}$ | Except I/O Pins | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | 15 |  |
| IIL | Input LOW Current | $\begin{aligned} & \mathrm{Vcc}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{I}}=0.5 \mathrm{~V} \end{aligned}$ | Except //O Pins | - | - | -5 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | -15 |  |
| 11 | Input HIGH Current | Vcc $=$ Max., $\mathrm{VI}_{1}=$ Vcc (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| loff | Power Down Disable | $\begin{aligned} & \mathrm{VCC}=\mathrm{GND} \\ & \mathrm{VO}=4.5 \mathrm{~V} \end{aligned}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| IOH | Output HIGH Current | $\begin{aligned} & V C C=M a x . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{VOH}=\mathrm{Vcc}($ Max. $)$ | - | - | 20 | $\mu \mathrm{A}$ |
| VoL | Output LOW Voltage (B Bus) | $\begin{aligned} & \text { VCC }=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{lOL}=48 \mathrm{~mA} \mathrm{MIL.}{ }^{(4)} \\ & \mathrm{lOL}=64 \mathrm{~mA} \mathrm{COM} . \mathrm{L} . \end{aligned}$ | - | 0.3 | 0.55 | V |
| VoL | Output LOW Voltage (A Bus) | $\begin{aligned} & V C C=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=32 \mathrm{~mA} \mathrm{MIL.}{ }^{(4)} \\ & \mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM} . \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| ICC | Quiescent Power Supply Current ${ }^{(3)}$ | $V C C=$ max., VIN = GND or Vcc |  | - | 0.2 | 1.5 | mA |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. This test is performed with outputs preconditioned to the low state. Icc with outputs preconditioned to the high state is guaranteed when the outputs are forced to Vcc or GND.
4. These are maximum lol values per output, for 8 outputs turned on simultaneously. Total maximum lol (all outputs) is 512 mA for commercial and 384 mA for military. Derate lol for number of outputs exceeding 8 turned on simultaneously.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lc}$ | Quiescent Power Supply Current TLL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Open $\overline{\mathrm{G}} \mathrm{BA}=\mathrm{GAB}=\mathrm{GND}$ or Vcc <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | 0.15 | 0.25 | $\mathrm{mA} / \mathrm{MHz}$ |
| Ic | Total Power Supply Current ${ }^{(6,7)}$ | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Open <br> $\overline{\mathrm{G}} \mathrm{BA}=\mathrm{GAB}=\mathrm{GND}$ or VCC <br> One Bit Toggling <br> at $\mathrm{fi}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V I N=V C C \\ & V i i v=G i N D \\ & V I N=3.4 V \\ & V I N=G N D \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  | Vcc $=$ Max. <br> Outputs Open <br> $\bar{G} B A=G A B=G N D$ or $V c c$ <br> Eight Bits Toggling <br> at $\mathrm{fi}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V \mathbb{N}=V C C \\ & V \mathbb{N}=G N D \end{aligned}$ | - | 3.2 | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{~V} \mathbb{N}=\mathrm{GND} \end{aligned}$ | - | 5.2 | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input (VIN $=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC} D \mathrm{DNT}+\mathrm{IcCD}(\mathrm{fcP} / 2+\mathrm{fiNi})$
ICC = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input (ViN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{NT}=$ Number of TTL Inputs at $\mathrm{DH}_{H}$
$\mathrm{ICCD}=$ Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=\operatorname{Input}$ Frequency
$\mathrm{N}_{\mathrm{i}}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.
7. This test is performed with outputs tied to GND through a pull-down resistor.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE - IDT54/74FCT621T/AT

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT621T |  |  |  | IDT54/74FCT621AT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH | Propagation Delay A to B | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 5.5 | 13.0 | 5.5 | 13.5 | 5.5 | 12.0 | 5.5 | 12.5 | ns |
| tPHL |  |  | 1.5 | 8.5 | 1.5 | 9.5 | 1.5 | 6.8 | 1.5 | 7.6 |  |
| tPLH | Propagation Delay B to A |  | 5.5 | 12.5 | 5.5 | 13.0 | 5.5 | 12.0 | 5.5 | 12.5 | ns |
| tPHL |  |  | 1.5 | 8.0 | 1.5 | 9.0 | 1.5 | 6.4 | 1.5 | 7.2 |  |
| tPLH | Propagation Delay ḠBA to A |  | 5.5 | 14.0 | 5.5 | 14.5 | 5.5 | 13.0 | 5.5 | 13.5 | ns |
| tPHL |  |  | 1.5 | 8.5 | 1.5 | 9.5 | 1.5 | 6.8 | 1.5 | 7.6 |  |
| tPLH | Propagation Delay GAB to B |  | 5.5 | 14.0 | 5.5 | 14.5 | 5.5 | 13.0 | 5.5 | 13.5 | ns |
| tPHL |  |  | 1.5 | 8.0 | 1.5 | 9.0 | 1.5 | 6.4 | 1.5 | 7.2 |  |

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE - IDT54/74FCT622T/AT

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT622T |  |  |  | IDT54/74FCT622AT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH | Propagation Delay $\bar{A}$ to B | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 5.5 | 13.5 | 5.5 | 14.0 | 5.5 | 12.0 | 5.5 | 12.5 | ns |
| tPHL |  |  | 1.5 | 8.0 | 1.5 | 9.5 | 1.5 | 6.0 | 1.5 | 7.0 |  |
| tPLH | Propagation Delay $\bar{B}$ to $A$ |  | 5.5 | 12.5 | 5.5 | 13.0 | 5.5 | 12.0 | 5.5 | 12.5 | ns |
| tPHL |  |  | 1.5 | 8.0 | 1.5 | 9.5 | 1.5 | 5.5 | 1.5 | 6.5 |  |
| tPLH | Propagation Delay $\overline{\mathrm{G}} \mathrm{BA}$ to A |  | 5.5 | 12.5 | 5.5 | 13.0 | 5.5 | 11.5 | 5.5 | 12.0 | ns |
| tPHL |  |  | 1.5 | 10.0 | 1.5 | 11.5 | 1.5 | 7.0 | 1.5 | 8.5 |  |
| tPLH | Propagation Delay GAB to $B$ |  | 6.0 | 12.5 | 6.0 | 13.0 | 6.0 | 11.5 | 6.0 | 12.0 | ns |
| tPHL |  |  | 1.5 | 9.5 | 1.5 | 11.0 | 1.5 | 6.5 | 1.5 | 7.5 |  |

## NOTES:

1. See test circuit and waveforms
2. Minimum limits are guaranteed but not tested on Propagation Delays.

TEST CIRCUITS AND WAVEFORMS
TEST CIRCUITS FOR ALL OUTPUTS


## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFHATIONS:
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES



NOTES
2538 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ;$ Zo $\leq 50 \Omega$; tF $\leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



# HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS 

## IDT54/74FCT821AT/BT/CT IDT54/74FCT823AT/BT/CT IDT54/74FCT825AT/BT/CT

## FEATURES:

- IDT54/74FCT821AT/823AT/825AT equivalent to FAST $^{\mathrm{m}}$ speed and drive
- !DT54/74FCT821BT/823BT/825BTup to 30\% fasterthan FAST ${ }^{\text {m }}$
- IDT54/74FCT821CT/823CT/825CT up to 50\% fasterthan FAST ${ }^{\text {m }}$
- Equivalent to AMD's Am29821-25 bipolar registers in pinout/function, speeds and output drive over full temperature and voltage supply extremes
- High-speed parallel registers with positive edge-triggered D-type flip-flops
- Buffered common Clock Enable ( $\overline{\mathrm{EN}}$ ) and asynchronous Clear input ( $\overline{\mathrm{CLR}}$ )
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels (1mW typ. static)
- True TTL input and output compatibility
- $\mathrm{VOH}=3.3 \mathrm{~V}$ (typ.)
$-\mathrm{VOL}=0.3 \mathrm{~V}$ (typ.)
- Substantially lower input current levels than AMD's bipolar Am29800 series ( $5 \mu \mathrm{~A}$ max.)
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Meet or exceed JEDEC Standard 18 specifications


## DESCRIPTION:

The IDT54/74FCT800AT/BT/CT series is built using advanced CEMOS ${ }^{\text {тM }}$, a dual metal CMOS technology.

The IDT54/74FCT820 series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The IDT54/ 74FCT821AT/BT/CT are buffered, 10-bit wide versions of the popular '374 function. The IDT54/ 74FCT823AT/BT/CT are 9 -bit wide buffered registers with Clock Enable (EN) and Clear ( $\overline{\mathrm{CLR}}$ ) - ideal for parity bus interfacing in high-performance microprogrammed systems. The IDT54/74FCT825AT/BT/CT are 8 -bit buffered registers with all the ' 823 controls plus multiple enables ( $\overline{\mathrm{OE}} 1, \overline{\mathrm{OE}} 2, \overline{\mathrm{OE}} 3$ ) to allow multiuser control of the interface, e.g., $\overline{\mathrm{CS}}, \mathrm{DMA}$ and RD/ $\overline{\mathrm{WR}}$. They are ideal for use as an output port requiring high IOL/IOH.

All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in high impedance state.

FUNCTIONAL BLOCK DIAGRAM


2567 drw 01

[^10]
## PIN CONFIGURATIONS

IDT54/74FCT821T 10-BIT REGISTER


IDT54/74FCT823T 9-BIT REGISTER


IDT54/74FCT825T 8-BIT REGISTER


DIP/SOIC/CERPACK TOP VIEW


LCC
TOP VIEW

$2567 \mathrm{cnv}^{*} 04$

## PIN DESCRIPTION

| Names | 1/0 | Description |
| :---: | :---: | :---: |
| DI | I | The D flip-flop data inputs. |
| $\overline{\text { CLR }}$ | I | When the clear input is LOW and $\overline{O E}$ is LOW, the QI outputs are LOW. When the clear input is HIGH, data can be entered into the register. |
| CP | I | Clock Pulse for the Register; enters data into the register on the LOW-toHIGH transition. |
| YI | 0 | The register three-state outputs. |
| $\overline{\mathrm{EN}}$ | 1 | Clock Enable. When the clock enable is LOW, data on the Di input is transferred to the QI output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the Ol outputs do not change state, regardless of the data or clock input transitions. |
| $\overline{O E}$ | 1 | Output Control. When the $\overline{\mathrm{OE}}$ input is HIGH, the YI outputs are in the high impedance state. When the $\overline{\mathrm{OE}}$ input is LOW, the TRUE register data is present at the YI outputs. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output <br> Current | 120 | 120 | mA |

## NOTES:

2567 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

FUNCTION TABLE ${ }^{(1)}$

| Inputs |  |  |  |  | Internal/ Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | $\overline{\text { CLR }}$ | EN | DI | CP | Q1 | YI |  |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \uparrow \\ & \uparrow \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Z | High Z |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | X <br> X | $\begin{aligned} & \hline x \\ & x \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | Z | Clear |
| $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | X <br> X <br> X | $\begin{aligned} & \hline x \\ & x \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{NC} \\ & \mathrm{NC} \end{aligned}$ | Z NC | Hold |
| H $H$ $L$ $L$ | $H$ $H$ $H$ $H$ | L $L$ $L$ $L$ | L H L $H$ | $\uparrow$ $\uparrow$ $\uparrow$ $\uparrow$ $\uparrow$ | L $H$ $L$ $H$ | Z Z L H | Load |

NOTE:
2567 \$ 03

1. $\mathrm{H}=\mathrm{HIGH}$
L. $=$ LOW

X = Don't Care
NC = No Change
$\uparrow=$ LOW-to-HIGH Transition
Z = HIGH-impedance

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | 10 | pF |
| CouT | Output <br> Capacitance | VouT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

## PRODUCT SELECTOR GUIDE

| Device |  |  |
| :---: | :---: | :---: |
| 10-Bit | 9-Bit | 8-Bit |
| $54 / 74$ FCT821AT/BT/CT | 54/74FCT823AT/BT/CT | 54/74FCT825AT/BT/CT |

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $\mathrm{VCC}=$ Max. | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{VcC}=$ Max. | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | -5 | $\mu \mathrm{A}$ |
| lozh | High Impedance Output Current | $\mathrm{Vcc}=$ Max. | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| IozL |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -10 |  |
| 11 | Input HIGH Current | Vcc = Max., $\mathrm{V}_{1}=\mathrm{Vcc}$ (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=\mathrm{Min}$, $1 \mathrm{~N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{Vcc}=$ Max. ${ }^{(3)}, \mathrm{V}$ O $=$ GND |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \text { VCC }=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} \mathrm{IOH} & =-6 \mathrm{~mA} \text { MIL. } \\ \mathrm{OH} & =-8 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.0 | 3.0 | - | v |
| Vol | Output LOW Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} \mathrm{lOL} & =32 \mathrm{~mA} \text { MIL. } \\ \mathrm{lOL} & =48 \mathrm{~mA} \mathrm{COM} . \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V C C=M a x . \\ & V I N=G N D \text { or } V C C \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:
25671 bl 106

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL inputs HIGH | $\begin{aligned} & V C C=M a x . \\ & V I N=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V C C=$ Max. <br> Outputs Open $\overline{O E}=\overline{\mathrm{EN}}=\mathrm{GND}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \text { VIN }=V C C \\ & V I N=G N D \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Open $\mathrm{fCP}=10 \mathrm{MHz}$ 50\% Duty Cycle $\overline{O E}=\overline{\mathrm{EN}}=\mathrm{GND}$ <br> One Bit Toggling at $\mathrm{f}_{\mathrm{i}}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & V \mathbb{N}=V C C \\ & V I N=G N D \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.2 | 6.0 |  |
|  |  | Vcc = Max. <br> Outputs Open $\mathrm{fCP}=10 \mathrm{MHz}$ 50\% Duty Cycle $\overline{O E}=\overline{E N}=G N D$ <br> Eight Bits Toggling at $\mathrm{f}_{\mathrm{i}}=2.5 \mathrm{MHz}$ 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 4.0 | $7.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V I N=G N D \end{aligned}$ | - | 6.2 | $16.8{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $\mathrm{V} \mathbb{N}=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. Ic = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{Ic}=\mathrm{ICC}+\triangle \mathrm{ICC} D H N T+\operatorname{ICCD}(\mathrm{fCP} / 2+\mathrm{fiNi})$
Icc = Quiescent Current
$\Delta \mathrm{Icc}=$ Power Supply Current for a TTL High Input ( V IN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{fcP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$\mathrm{Ni}=$ Number of inputs at $\mathrm{fi}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ | IDT54/74FCT821AT-825AT |  |  |  | IDT54/74FCT821BT-825BT |  |  |  | IDT54/74FCT821CT-825CT |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH tPHL | Propagation Delay $C P$ to $\mathrm{Y}_{\mathrm{i}}(\overline{\mathrm{OE}}=\mathrm{LOW})$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \\ & \hline \end{aligned}$ | - | 10.0 | - | 11.5 | - | 7.5 | - | 8.5 | - | 6.0 | - | 7.0 | ns |
|  |  | $\begin{gathered} C L=300 \mathrm{pF}^{(3)} \\ \mathrm{RL}=500 \Omega \end{gathered}$ | - | 20.0 | - | 20.0 | - | 15.0 | - | 16.0 | - | 12.5 | - | 13.5 |  |
| tsu | Set-up Time HIGH or LOW Dito CP | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | 4.0 | - | 4.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | ns |
| t H | Hold Time HIGH or LOW Dito CP |  | 2.0 | - | 2.0 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tsu | Set-up Time HIGH or LOW EN to CP |  | 4.0 | - | 4.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | ns |
| $t \mathrm{H}$ | Hold Time HIGH or LOW $\overline{E N}$ to CP |  | 2.0 | - | 2.0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPHL | Propagation Delay, $\overline{\mathrm{CLR}}$ to Yı |  | - | 14.0 | - | 15.0 | - | 9.0 | - | 9.5 | - | 8.0 | - | 8.5 | ns |
| trem | Recovery Time $\overline{C L R}$ to CP |  | 6.0 | - | 7.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | ns |
| tw | Clock Pulse Width HIGH or LOW |  | 7.0 | - | 7.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | ns |
| tw | CLR Pulse Width LOW |  | 6.0 | - | 7.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \mathrm{tPZL} \end{aligned}$ | Output Enable Time $\overline{\mathrm{OE}}$ to Y, | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \\ & \hline \end{aligned}$ | - | 12.0 | - | 13.0 | - | 8.0 | 一 | 9.0 | - | 7.0 | - | 8.0 | ns |
|  |  | $\begin{gathered} \mathrm{CL}=300 \mathrm{pF} \mathrm{~F}^{(3)} \\ \mathrm{RL}=500 \Omega \end{gathered}$ | - | 23.0 | - | 25.0 | - | 15.0 | - | 16.0 | - | 12.5 | - | 13.5 |  |
| $\begin{aligned} & \text { tPhz } \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time $\overline{\mathrm{OE}}$ to Y, | $\begin{aligned} & \mathrm{CL}=5 \mathrm{pF}^{(3)} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 7.0 | - | 8.0 | - | 6.5 | - | 7.0 | - | 6.2 | - | 6.2 | ns |
|  |  | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | - | 8.0 | - | 9.0 | - | 7.5 | - | 8.0 | - | 6.5 | - | 6.5 |  |

NOTES:
2567 tb 09

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This paramter is guaranteed but not tested.

TEST CIRCUITS AND WAVEFORMS
TEST CIRCUITS FOR ALL OUTPUTS


## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2567 th 08
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES



NOTES
2567 drw 05

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; tF $\leq 2.5 \mathrm{~ns}$; $\mathrm{tR} \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



Integrated Device Technology, Inc.

## DESCRIPTION:

The IDT54/74FCT800AT/BT/CT series is built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology.

The IDT54/74FCT827AT/BT/CT and IDT54/74FCT828AT/BT/CT 10-bit bus drivers provide high-performance bus interface buffering for wide data/address paths or buses carrying parity. The 10 -bit buffers have NAND-ed output enables for maximum control flexibility.

All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in high impedance state.

## FEATURES:

- Faster than AMD's Am29827-28 series
- Equivalent to AMD's Am29827-28 bipolar buffers in pinout/function, speeds and output drive over full temperature and voltage supply extremes
- IDT54/74FCT827/828AT equivalent to FAST™ speed
- IDT54/74FCT827/828BT 35\% faster than FAST ${ }^{\text {m }}$
- IDT54/74FCT827/828CT 45\% faster than FAST ${ }^{\text {M }}$
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial), and 32 mA (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels (1mW typ. static)
- True TTL input and output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 series (5 $\mu \mathrm{A}$ max.)
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## FUNCTIONAL BLOCK DIAGRAM

 IDT54/74FCT827AT/BT/CT/828AT/BT/CT 10-BIT BUFFERS

PRODUCT SELECTOR GUIDE

|  | 10-Bit Buffer |
| :--- | :---: |
| Non-inverting | IDT54/74FCT827AT/BT/CT |
| Inverting | IDT54/74FCT828AT/BT/CT |

CEMOS is a tradernark of Integrated Device Technology, Inc.

PIN CONFIGURATIONS

| $\overline{O E}_{1} \square 1$ | 24 | $\square \mathrm{Vcc}$ |
| :---: | :---: | :---: |
| Do $\square_{2}$ | 23 | Yo |
| D1 $\square^{3}$ | 22 | $\mathrm{Y}_{1}$ |
| D2 4 | P24-1 21 | $\mathrm{Y}_{2}$ |
| D3 $\square_{5}$ | D24-1 20 | $\square \mathrm{Y}_{3}$ |
| D4 $\square^{6}$ | E24-1 19 | $\square Y_{4}$ |
| D5 $\square^{7}$ | \& 18 | $\square \mathrm{Y}_{5}$ |
| D6 8 | SO24-2 17 | $\mathrm{Y}_{6}$ |
| D7 $\square^{9}$ | 16 | $\mathrm{Y}_{7}$ |
| D8 10 | 15 | $\square \mathrm{Y8}$ |
| D9 11 | 1 | Y9 |
| GND $\square_{1} 12$ | 13 | $\square \overline{\mathrm{OE}}_{2}$ |

DIP/CERPACK/SOIC TOP VIEW


LCC TOP VIEW

$2573 \mathrm{cnv}^{*}$ 02-04

PIN DESCRIPTION

| Names | I/O | Description |
| :---: | :---: | :--- |
| $\overline{\mathrm{OEI}}$ | 1 | When both are LOW the outputs are <br> enabled. When either one or both are <br> HIGH the outputs are High Z. |
| DI | 1 | 10-bit data input. |
| YI | O | 10-bit data output. |

2573 फा 02

## FUNCTION TABLES

IDT54/74FCT827AT/BT/CT (NON-INVERTING) ${ }^{(1)}$

| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathbf{1}}$ | $\overline{\mathrm{OE}}_{\mathbf{2}}$ | $\mathrm{D}_{\mathbf{1}}$ | $\mathrm{Y}_{\mathbf{I}}$ |  |
| L | L | L | L | Transparent |
| L | L | H | H |  |
| H | X | X | Z | Three-State |
| X | H | X | Z |  |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=$ LOW, $\mathrm{X}=$ Don't Care, $\mathrm{Z}=$ High-Impedance

IDT54/74FCT828AT/BT/CT (INVERTING) ${ }^{(1)}$

| Inputs |  |  | Output | Function |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{O E}_{1}$ | $\overline{\mathrm{OE}} \mathbf{2}$ | $\mathrm{D}_{\mathrm{I}}$ | $\mathrm{Y}_{\mathrm{I}}$ |  |
| L | L | L | H | Transparent |
| L | L | H | L |  |
| H | X | X | Z | Three-State |
| X | H | X | Z |  |

2573 tbl 04

1. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=$ LOW, $\mathrm{X}=$ Don't Care, $\mathrm{Z}=$ High-Impedance

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Milltary | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output <br> Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 8 | 12 | pF |

## NOTE:

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| I IH | Input HIGH Current | $V C C=$ Max . | $\mathrm{VI}_{1}=2.7 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| 1 ll | Input LOW Current | $\mathrm{VCC}=$ Max. | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | -5 | $\mu \mathrm{A}$ |
| lozh | High Impedance Output Current | $V C C=M a x$. | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| lozl |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -10 |  |
| 11 | Input HIGH Current | $\mathrm{VCC}=$ Max., V I $=\mathrm{Vcc}$ (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $V C C=M i n ., 1 N=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{VcC}=$ Max. ${ }^{(3)}, \mathrm{Vo}=$ GND |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & V C C=M i n . \\ & V I N=V I H \text { or } V I L \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-6 \mathrm{~mA} \mathrm{MIL.} \\ & \mathrm{IOH}=-8 \mathrm{~mA} \mathrm{COM} \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM} . \end{aligned}$ | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage | $\begin{aligned} & V C C=M i n . \\ & V I N=V I H \text { or } V I L \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=32 \mathrm{~mA} \text { MIL. } \\ & \mathrm{lOL}=48 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & V C C=M a x . \\ & V I N=G N D \text { or } V C C \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\triangle \mathrm{lcC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{Vcc}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| 1 CCD | Dynamic Power Supply Current ${ }^{(4)}$ | Vcc = Max. <br> Outputs Open $\overline{O E}_{1}=\overline{O E}_{2}=\mathrm{GND}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $\mathrm{VCC}=\mathrm{Max}$. <br> Outputs Open $\mathrm{fi}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{O E}_{1}=\overline{O E}_{2}=\mathrm{GND}$ <br> One Bit Toggling | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{~V} \mathbb{N}=\mathrm{GND} \end{aligned}$ | - | 2.0 | 5.0 |  |
|  |  | VCC = Max. Outputs Open $\mathrm{fi}_{\mathrm{i}}=2.5 \mathrm{MHz}$ 50\% Duty Cycle $\overline{\mathrm{OE}}_{1}=\overline{\mathrm{OE}}_{2}=\mathrm{GND}$ <br> Eight Bits Toggling | $\begin{aligned} & V_{I N}=V C C \\ & V i N=G N D \end{aligned}$ | - | 3.2 | $6.5^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V I N=3.4 V \\ & V I N=G N D \end{aligned}$ | - | 5.2 | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $V \mathbb{N}=3.4 \mathrm{~V}$ ); all other inputs at $V c c$ or $G N D$.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IquIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\triangle I C C D H N T+I C C D(f C P / 2+\mathrm{fiNi})$
Icc $=$ Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{NT}=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{fCP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$\mathrm{N}_{\mathrm{i}}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Conditions ${ }^{(1)}$ | $\begin{gathered} \text { IDT54/74FCT827AT- } \\ \text { 828AT } \\ \hline \end{gathered}$ |  |  |  | IDT54/74FCT827BT828BT |  |  |  | $\begin{array}{\|c\|} \hline \text { IDT54/74FCT827CT- } \\ \text { 828CT } \\ \hline \end{array}$ |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH <br> tPhL | Propagation Delay Dito Yi | $\begin{aligned} & C L=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 8.0 | - | 9.0 | - | 5.0 | - | 6.5 | - | 4.4 | - | 5.0 | ns |
|  | IDT54/74FCT827T <br> (Non-inverting) | $\begin{aligned} & C L=300 \mathrm{pF}^{(3)} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 15.0 | - | 17.0 | - | 13.0 | - | 14.0 | - | 10.0 | - | 11.0 |  |
| tPLH tPHL | Propagation Delay Dito $\mathrm{Y}_{1}$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 9.0 | - | 10.0 | - | 5.5 | - | 6.5 | - | 4.4 | - | 5.0 | ns |
|  | IDT54/74FCT828T (Inverting) | $\begin{aligned} & \mathrm{CL}=300 \mathrm{pF}^{(3)} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 14.0 | - | 16.0 | - | 13.0 | - | 14.0 | - | 10.0 | - | 11.0 |  |
| $\begin{aligned} & \mathrm{tPZH} \\ & \mathrm{tPZL} \end{aligned}$ | Output Enable Time $\overline{\mathrm{OE}}$ to Y, | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 12.0 | - | 13.0 | - | 8.0 | - | 9.0 | - | 7.0 | - | 8.0 | ns |
|  |  | $\begin{aligned} & C L=300 \mathrm{pF}^{(3)} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 23.0 | - | 25.0 | - | 15.0 | - | 16.0 | - | 14.0 | - | 15.0 |  |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time $\overline{\mathrm{OE}}$ to Y I | $\begin{aligned} & \mathrm{CL}=5 \mathrm{pF}^{(3)} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 9.0 | - | 9.0 | - | 6.0 | - | 7.0 | - | 5.7 | - | 6.7 | ns |
|  |  | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \\ & \hline \end{aligned}$ | - | 10.0 | - | 10.0 | - | 7.0 | - | 8.0 | - | 6.0 | - | 7.0 |  |

NOTES:
2573 tol 10

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. These parameters are guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2573 tbl 09
$C L=$ Load capacitance: includes jig and probe capacitance.
$\mathrm{Rr}=$ Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2573 drw 11

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; Z o \leq 50 \Omega ; \mathrm{tF} \leq 2.5 \mathrm{~ns}$; th $\leq 2.5 n s$.

## ORDERING INFORMATION



HIGH-PERFORMANCE CMOS BUS INTERFACE LATCHES

IDT54/74FCT841AT/BT/CT IDT54/74FCT843AT/BT/CT IDT54/74FCT845AT/BT/CT

Integrated Device Technology, Inc.

## FEATURES:

- IDT54/74FCT841AT/843AT/845AT equivalent to FAST $^{\text {m }}$ speed
- IDT54/74FCT841BT/843BT/845BT up to $30 \%$ faster than $\mathrm{FAST}^{\text {rm }}$
- IDT54/74FCT841CT/843CT/845CT up to $50 \%$ faster than FAST $^{\text {TM }}$
- TRUE TTL input and output compatible
$-\mathrm{VOH}=3.3 \mathrm{~V}$ (typ)
$-\mathrm{VOL}=0.3 \mathrm{~V}$ (typ).
- Equivalent to AMD's Am29841-45 bipolar registers in pinout/function, speeds and output drive over full temperature and voltage supply extremes
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels (1mW typ. static)
- Substantially lower input current levels than AMD's bipolar Am29800 series ( $5 \mu \mathrm{~A}$ max.)
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Meet or exceed JEDEC Standard 18 specifications


## DESCRIPTION:

The IDT54/74FCT800AT/BT/CT series is built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology.

The IDT54/74FCT840 Series bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The IDT54/ $74 \mathrm{FCT} 841 \mathrm{AT} / \mathrm{BT} / \mathrm{CT}$ are buffered, 10 -bit wide versions of the popular ' 373 function. The IDT54/74FCT843AT/BT/CT are 9bit wide buffered latches with Preset ( $\overline{\mathrm{PRE}}$ ) and Clear ( $\overline{\mathrm{CLR}}$ ) - ideal for parity bus interfacing in high-performance systems. The IDT54/74FCT845AT/BT/CT are 8-bit buffered latches with all the ' 843 controls, plus multiple enables ( $\overline{\mathrm{OE}} \mathrm{E}_{1}, \overline{\mathrm{OE}}_{2}$, -元3) to allow multiuser control of the interface, e.g., $\overline{\mathrm{CS}}, \mathrm{DMA}$ and RD/WR. They are ideal for use as an output port requiring high IOUIOH.

All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in high impedance state.

## FUNCTIONAL BLOCK DIAGRAM

PRODUCT SELECTOR GUIDE

| Device |  |  |
| :---: | :---: | :---: |
| 10-Bit | 9-Bit | 8-Bit |
| IDT54/74FCT841 | IDT54/74FCT843 | IDT54/74FCT845 |
| AT/BT/CT | AT/BT/CT | AT/BT/CT |

## PIN CONFIGURATIONS

IDT54/74FCT841T 10-BIT LATCH


DIP/CERPACK/SOIC TOP VIEW


LCC
TOP VIEW


2571 cnv* 02,03,08

## IDT54/74FCT843T 9-BIT LATCH



DIP/CERPACK/SOIC TOP VIEW

INDEX


2571 cnv* 04,05,09

## IDT54/74FCT845T 8-BIT LATCH



DIP/CERPACK/SOIC TOP VIEW

INDEX


## PIN DESCRIPTION

| Name | I/O | Description |
| :--- | :---: | :--- |
| $\overline{\mathrm{CLR}}$ | I | When $\overline{\text { CLR }}$ is low, the outputs are LOW <br> if $\overline{\mathrm{OE}}$ is LOW. When $\overline{\mathrm{CLR}}$ is HIGH, data <br> can be entered into the latch. |
| DI | I | The latch data inputs. |

2571 tl 02

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to VcC | -0.5 to VcC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output <br> Current | 120 | 120 | mA |

## NOTE:

2571 tol 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and l/O terminals only.

FUNCTION TABLE ${ }^{(1)}$

| Inputs |  |  |  |  | Inter- <br> nal | Output | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | $\overline{O E}$ | LE | DI | Qi | Yı |  |
| H | H | H | X | X | X | Z | High Z |
| H | H | H | H | L | L | Z | High Z |
| H | H | H | H | H | H | Z | High Z |
| H | H | H | L | X | NC | Z | Latched (High Z) |
| H | H | L | H | L | L | L | Transparent |
| H | H | L | H | H | H | H | Transparent |
| H | H | L | L | X | NC | NC | Latched |
| H | L | L | X | X | H | H | Preset |
| L | H | L | X | X | L | L | Clear |
| L | L | L | X | X | H | H | Preset |
| L | H | H | L | X | L | Z | Latched (High Z) |
| H | L | H | L | X | H | Z | Latched (High Z) |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=\mathrm{LOW}, \mathrm{X}=$ Don't Care, $\mathrm{NC}=$ No Charge, $\mathrm{Z}=$ High-Impedance

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $(1)$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | Vin $=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VouT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2571 tol 05
1.This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ViH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $\mathrm{Vcc}=$ Max. | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{VcC}=$ Max . | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | -5 | $\mu \mathrm{A}$ |
| lozh | High Impedance Output Current | $V C C=$ Max . | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| lozl |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -10 |  |
| 11 | Input HIGH Current | $\mathrm{Vcc}=$ Max., V I = Vcc (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | Vcc $=$ Min., In $=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{Vcc}=$ Max. ${ }^{(3)}, \mathrm{VO}=\mathrm{GND}$ |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & V C C=M i n . \\ & V I N=V_{I H} \text { or } V I L \end{aligned}$ | $\begin{aligned} \mathrm{IOH} & =-6 \mathrm{~mA} \text { MIL. } \\ \mathrm{IOH} & =-8 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM'L.} \end{aligned}$ | 2.0 | 3.0 | - | V |
| VOL | Output LOW Voltage | $\begin{aligned} & \text { VCC }=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} 1 O \mathrm{~L} & =32 \mathrm{~mA} \text { MIL. } \\ 10 \mathrm{~L} & =48 \mathrm{~mA} \mathrm{COM} \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| IcC | Quiescent Power Supply Current | $\begin{aligned} & V C C=M a x . \\ & V I N=G N D \text { or } V C C \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V C C=M a x . \\ & V I N=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V c c=M a x .$ <br> Outputs Open $\overline{\mathrm{OE}}=\mathrm{GND}$ $L E=V C C$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $V C C=$ Max. <br> Outputs Open $\mathrm{fi}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\widehat{O E}=G N D$ <br> $L E=V c c$ <br> One Bit Toggling | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \text { VIN }=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.0 | 5.0 |  |
|  |  | $V C C=M a x .$ <br> Outputs Open $\mathrm{fi}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{O E}=G N D$ $L E=V C C$ <br> Eight Bits Toggling | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | 3.2 | $6.5^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 5.2 | $14.5{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $\mathrm{V} / \mathrm{N}=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC} D \mathrm{DHT}+\mathrm{ICCD}\left(\mathrm{fCP} / 2+\mathrm{fiNi}^{2}\right)$
IcC $=$ Quiescent Current
$\Delta \mathrm{ICC}=$ Power Supply Current for a TTL High Input ( $\mathrm{V} / \mathrm{N}=3.4 \mathrm{~V}$ )
$\mathrm{DH}=$ Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD $=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of inputs at $\mathrm{fi}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter |  | Test <br> Conditions ${ }^{(1)}$ | IDT54/74FCT841AT- <br> 845AT |  |  |  | IDT54/74FCT841BT-$\qquad$ 845BT |  |  |  | IDT54/74FCT841CT-$\qquad$ |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max | Min. ${ }^{(2)}$ | Max | Min. ${ }^{(2)}$ | Max | Min. ${ }^{(2)}$ | Max | Min. ${ }^{(2)}$ | Max |  |
| tPLH tPHL | Propagation Delay Dito Yi ( $\mathrm{LE}=\mathrm{HIGH}$ ) |  |  | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | - | 9.0 | - | 10.0 | - | 6.5 | - | 7.5 | - | 5.5 | - | 6.3 | ns |
|  |  |  | $\begin{gathered} C \mathrm{~L}=300 \mathrm{pF} \mathrm{~F}^{(3)} \\ \mathrm{RL}=500 \Omega \end{gathered}$ | - | 13.0 | - | 15.0 | - | 13.0 | - | 15.0 | - | 13.0 | - | 15.0 |  |
| tsu | Data to LE Set-up Time |  |  | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | ns |
| th | Data to LE Hold Time |  | 2.5 |  | - | 3.0 | - | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | ns |
| $\begin{aligned} & \mathrm{tPLH} \\ & \text { tPHL } \end{aligned}$ | Propagation Delay LE to YI |  | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | - | 12.0 | - | 13.0 | - | 8.0 | - | 10.5 | - | 6.4 | - | 6.8 | ns |
|  |  |  | $\begin{gathered} \mathrm{CL}=300 \mathrm{pF}^{(3)} \\ \mathrm{RL}=500 \Omega \end{gathered}$ | - | 16.0 | - | 20.0 | - | 15.5 | - | 18.0 | - | 15.0 | - | 16.0 |  |
| tPLH | Propagation Delay, $\overline{\text { PRE }}$ to YI |  | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | - | 12.0 | - | 14.0 | - | 8.0 | - | 10.0 | - | 7.0 | - | 9.0 | ns |
| trem | Recovery Time $\overline{\text { PRE }}$ to YI |  |  | - | 14.0 | - | 17.0 | - | 10.0 | - | 13.0 | - | 9.0 | - | 12.0 | ns |
| tPHL | Propagation Delay, CLR to YI |  |  | - | 13.0 | - | 14.0 | - | 10.0 | - | 11.0 | - | 9.0 | - | 10.0 | ns |
| trem | Recovery Time $\overline{C L R}$ to Y I |  |  | - | 14.0 | - | 17.0 | - | 10.0 | - | 10.0 | - | 9.0 | - | 9.0 | ns |
| tw | LE Pulse Width ${ }^{(3)}$ | HIGH |  | 4.0 | - | 5.0 | - | 4.0 | - | 4.0 | - | 4.0 | - | 4.0 | - | ns |
| tw | $\overline{\text { PRE Pulse Width }}{ }^{(3)}$ | LOW |  | 5.0 | - | 7.0 | - | 4.0 | - | 4.0 | - | 4.0 | - | 4.0 | - | ns |
| tw | $\overline{\text { CLR Pulse Width }}{ }^{(3)}$ | LOW |  | 4.0 | - | 5.0 | - | 4.0 | - | 4.0 | - | 4.0 | - | 4.0 | - | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $\overline{\mathrm{OE}}$ to Y 1 |  | $\begin{aligned} C L & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | - | 11.5 | - | 13.0 | - | 8.0 | - | 8.5 | - | 6.5 | - | 7.3 | ns |
|  |  |  | $\begin{gathered} \mathrm{CL}=300 \mathrm{pF}^{(3)} \\ \mathrm{RL}=500 \Omega \end{gathered}$ | - | 23.0 | - | 25.0 | - | 14.0 | - | 15.0 | - | 12.0 | - | 13.0 |  |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \mathrm{tPLZ} \end{aligned}$ | Output Disable Time $\overline{O E}$ to $\mathrm{Y}_{1}$ |  | $\begin{aligned} & C L=5 p F^{(3)} \\ & R_{L}=500 \Omega \end{aligned}$ | - | 7.0 | - | 9.0 | - | 6.0 | - | 6.5 | - | 5.7 | - | 6.0 | ns |
|  |  |  | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | - | 8.0 | - | 10.0 | - | 7.0 | - | 7.5 | - | 6.0 | - | 6.3 |  |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. These parameters are guaranteed but not tested.

TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zour of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2571 dww 11

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; Z \mathrm{O} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION


FAST CMOS OCTAL REGISTERED TRANSCEIVERS

## IDT29FCT52A/B/C IDT29FCT53A/B/C

## FEATURES:

- Equivalent to AMD's Am2952/53 and National's 29F52/53 in pinout/function
- IDT29FCT52A53A equivalent to FAST ${ }^{\text {TM }}$ speed
- IDT29FCT52B/53B 25\% faster than FAST ${ }^{\text {M }}$
- IDT29FCT52C/53C 37\% faster than FAST ${ }^{\text {rm }}$
- $\mathrm{IOL}=64 \mathrm{~mA}$ (commercial) and 48 mA (military)
- IIH and IIL only $5 \mu$ A max.
- CMOS power levels (2.5mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Available in 24-pin DIP, SOIC, 28-pin LCC and PLCC with JEDEC standard pinout
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT29FCT52A/B/C and IDT29FCT53A/B/C are 8-bit registered transceivers manufactured using advanced CEMOS ${ }^{\text {M }}$, a dual-metal CMOS technology. Two 8 -bit back-to-back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and 3-state output enable signals are provided for each register. Both $A$ outputs and $B$ outputs are guaranteed to sink 64 mA .

The IDT29FCT52A/B/C is a non-inverting option of the IDT29FCT53A/B/C.

## FUNCTIONAL BLOCK DIAGRAM ${ }^{(1)}$



## NOTE:

2533 drw 01

1. IDT29FCT52 function is shown.

## PIN CONFIGURATIONS



## PIN DESCRIPTION

| Name | I/O | Description |
| :---: | :---: | :---: |
| A0.7 | 1/O | Eight bidirectional lines carrying the A Register inputs or B Register outputs. |
| B0-7 | 1/0 | Eight bidirectional lines carrying the B Register inputs or A Register outputs. |
| CPA | I | Clock for the A Register. When CEA is LOW, data is entered into the A Register on the LOW-to-HIGH transition of the CPA signal. |
| $\overline{\mathrm{CEA}}$ | I | Clock Enable for the A Register. When CEA is LOW, data is entered into the A Register on the LOW-to-HIGH transition of the CPA signal. When CEA is HIGH, the A Register holds its contents, regardless of CPA signal transitions. |
| $\overline{O E B}$ | 1 | Output Enable for the A Register. When $\overline{O E B}$ is LOW, the A Register outputs are enabled onto the Bo-7lines. When $\overline{\mathrm{OEB}}$ is HIGH, the $\mathrm{B} 0-7$ outputs are in the high impedance state. |
| CPB | I | Clock for the B Register. When $\overline{\mathrm{CEB}}$ is LOW, data is entered into the B Register on the LOW-to-HIGH transition of the CPB signal. |
| $\overrightarrow{C E B}$ | 1 | Clock Enable for the B Register. When $\overline{\mathrm{CEB}}$ is LOW, data is entered into the B Register on the LOW-to-HIGH transition of the CPB signal. When $\overline{\mathrm{CEB}}$ is HIGH, the B Register holds its contents, regardless of CPB signal transitions. |
| $\overline{\text { OEA }}$ | 1 | Output Enable for the B Register. When $\overline{\mathrm{OEA}}$ is LOW, the B Register outputs are enabled onto the A0-7 lines. When $\overline{\text { OEA }}$ is HIGH, the A0-7 outputs are in the high impedance state. |

2533 tbl 05

REGISTER FUNCTION TABLE ${ }^{(1)}$
(Applies to A or B Register)

| Inputs |  |  | Internal | Function |
| :---: | :---: | :---: | :---: | :---: |
| D | CP | $\overline{C E}$ |  |  |
| X | X | H | NC | Hold Data |
| L | $\uparrow$ | L | L | Load Data |
| H | $\uparrow$ | L | H |  |

OUTPUT CONTROL ${ }^{(1)}$

| $\overline{\mathrm{OE}}$ | Internal | Y-Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 52 | 53 |  |
| H | X | Z | Z | Disable Outputs |
| L | L | L | H | Enable Outputs |
| L | H | H | L |  |

NOTE:
2533 tbl 07

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level
$\mathrm{L}=$ LOW Voltage Level
X = Don't Care
NC = No Change
$\uparrow=$ LOW-to-HIGH Transition

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to Vcc | -0.5 to VcC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 120 | 120 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | $\mathrm{VIN}_{\mathrm{IN}}=0 \mathrm{~V}$ | 6 | 10 | pF |
| CIOO | $\mathrm{l} / \mathrm{O}$ <br> Capacitance | VouT $=\mathrm{OV}$ | 8 | 12 | pF |

NOTE:
2533 tol 02

1. This parameter is guaranteed by characterization data and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| liH | Input HIGH Current | $\mathrm{Vcc}=$ Max. | $V_{1}=V_{c c}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  | (Except I/O Pins) |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL | Input LOW Current (Except I/O Pins) |  | $\mathrm{VI}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=$ GND | - | - | -5 |  |
| IH | Input HIGH Current (I/O Pins Only) | $\mathrm{Vcc}=$ Max . | $\mathrm{V}_{1}=\mathrm{VCC}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $15^{(4)}$ |  |
| IIL | Input LOW Current (I/O Pins Only) |  | $\mathrm{VI}_{1}=0.5 \mathrm{~V}$ | - | - | $-15^{(4)}$ |  |
|  |  |  | $V_{1}=G N D$ | - | - | -15 |  |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V c c=M a x .{ }^{(3)}, ~ V o=G N D$ |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{Vcc}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & V_{c c}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{H}} \text { or } \mathrm{V}_{\text {IL }} \end{aligned}$ | $1 \mathrm{OH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.0 | - |  |
|  |  |  | $1 \mathrm{OH}=-24 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.0 | - |  |
| Vol. | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & V_{C C}=M_{i n} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | IOL $=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{MIL}.{ }^{(5)}$ | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{IOL}=64 \mathrm{~mA} \mathrm{COM'L}.{ }^{(5)}$ | - | 0.3 | 0.55 |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.
5. These are maximum lol values per output, for 8 outputs turned on simultaneously. Total maximum lol (all outputs) is 512 mA for commercial and 384 mA for military. Derate lol for number of outputs exceeding 8 turned on simultaneously.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}_{\mathrm{HC}}=\mathrm{Vcc}-0.2 \mathrm{~V}$

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Symbol \& Parameter \& \multicolumn{2}{|c|}{Test Conditions \({ }^{(1)}\)} \& Min. \& Typ. \({ }^{(2)}\) \& Max. \& Unit \\
\hline Icc \& Quiescent Power Supply Current \& \multicolumn{2}{|l|}{\[
\begin{aligned}
\& V C C=M a x . \\
\& V I N \geq V H C ; V_{I N} \leq V L C
\end{aligned}
\]} \& - \& 0.5 \& 1.5 \& mA \\
\hline \(\Delta \mathrm{lcC}\) \& Quiescent Power Supply Current TTL Inputs HIGH \& \multicolumn{2}{|l|}{\[
\begin{aligned}
\& V c c=M a x \\
\& V I N=3.4 V^{(3)}
\end{aligned}
\]} \& - \& 0.5 \& 2.0 \& mA \\
\hline ICCD \& Dynamic Power Supply Current \({ }^{(4)}\) \& \begin{tabular}{l}
\(V c c=\) Max. \\
Outputs Open \\
\(\overline{O E A}\) or \(\overline{O E B}=\) GND \\
One Input Toggling 50\% Duty Cycle
\end{tabular} \& \[
\begin{aligned}
\& \text { VIN } \geq \text { VHC } \\
\& V_{\text {IN }} \leq \text { VLC }^{2}
\end{aligned}
\] \& - \& 0.15 \& 0.25 \& \[
\begin{aligned}
\& \mathrm{mA} \\
\& \mathrm{MHz}
\end{aligned}
\] \\
\hline \multirow[t]{2}{*}{Ic} \& \multirow[t]{2}{*}{Total Power Supply Current \({ }^{(6)}\)} \& \begin{tabular}{l}
\(\mathrm{Vcc}=\mathrm{Max}\). \\
Outputs Open \\
\(\mathrm{fCP}=10 \mathrm{MHz}\) \\
50\% Duty Cycle \\
\(\overline{O E A}\) or \(\overline{O E B}=\) GND \\
One Bit Toggling \\
at \(\mathrm{fi}=5 \mathrm{MHz}\) \\
50\% Duty Cycle
\end{tabular} \& \begin{tabular}{l}
VIN \(\geq\) VHC \\
VIN \(\leq \operatorname{VLC}\) \\
(FCT)
\[
\begin{aligned}
\& V I N=3.4 V \\
\& V I N=G N D
\end{aligned}
\]
\end{tabular} \& - \& 2.0 \& 4.0 \& mA \\
\hline \& \& \begin{tabular}{l}
Vcc = Max. \\
Outputs Open \(\mathrm{fCP}=10 \mathrm{MHz}\) \\
50\% Duty Cycle \(\overline{O E A}\) or \(\overline{O E B}=\) GND Eight Bits Toggling at \(\mathrm{fi}_{\mathrm{i}}=2.5 \mathrm{MHz}\) 50\% Duty Cycle
\end{tabular} \& \begin{tabular}{l}
VIN \(\geq\) VHC \\
VIN \(\leq\) VLC \\
(FCT)
\[
\begin{aligned}
\& \mathrm{V} \mathbb{N}=3.4 \mathrm{~V} \\
\& \mathrm{VIN}=\mathrm{GND}
\end{aligned}
\]
\end{tabular} \& \begin{tabular}{c}
- \\
\hline-
\end{tabular} \& 4.3

6.5 \& $7.8^{(5)}$ \& <br>
\hline
\end{tabular}

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input $(V / \mathrm{N}=3.4 \mathrm{~V})$; all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC} D H N T+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fiNi})$
Icc = Quiescent Current
$\Delta \mathrm{lcc}=$ Power Supply Current for a TTL High Input ( $\mathrm{V} \mathbb{N}=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{NT}=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{fi}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Paramèter | Condition ${ }^{(1)}$ | IDT29FCT52A/53A |  |  |  | IDT29FCT52B/53B |  |  |  | IDT29FCT52C/53C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay CPA, CPB to $\mathrm{An}, \mathrm{Bn}$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 10.0 | 2.0 | 11.0 | 2.0 | 7.5 | 2.0 | 8.0 | 2.0 | 6.3 | 2.0 | 7.3 | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \mathrm{tPZL} \end{aligned}$ | Output Enable Time $\overline{O E A}$ or $\overline{\mathrm{OEB}}$ to An or Bn |  | 1.5 | 10.5 | 1.5 | 13.0 | 1.5 | 8.0 | 1.5 | 8.5 | 1.5 | 7.0 | 1.5 | 8.0 | ns |
| $\begin{array}{\|l\|} \hline \text { tPHZ } \\ \text { tPLZ } \end{array}$ | Output Disable Time $\overline{\mathrm{OEA}}$ or $\overline{\mathrm{OEB}}$ to An or Bn |  | 1.5 | 10.0 | 1.5 | 10.0 | 1.5 | 7.5 | 1.5 | 8.0 | 1.5 | 6.5 | 1.5 | 7.5 | ns |
| tSU | Set-up Time HIGH or LOW An, Bn to CPA, CPB |  | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | ns |
| th | Hold Time HIGH or LOW $A_{n}, B_{n}$ to CPA, CPB |  | 2.0 | - | 2.0 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| ISU | Set-up Time HIGH or LOW $\overline{\mathrm{CEA}}, \overline{\mathrm{CEB}}$ to CPA, CPB |  | 3.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | ns |
| th | Hold Time HIGH or LOW $\overline{\text { CEA }}, \overline{\mathrm{CEB}}$ to CPA, CPB |  | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| tw | Pulse Width, $\mathrm{HIGH}^{(3)}$ or LOW CPA or CPB |  | 3.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.

TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS


## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

## DEFINITIONS:

2533 か 09
$\mathrm{CL}=$ Load capacitance: includes jig and probe capacitance.
Rt = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES



NOTES
2533 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; $\mathrm{tR} \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION

| IDT29FCT | XXX | X | X |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Device Type | Package | Process/ <br> Temperature Range |  |  |
|  |  |  |  | $\left\lvert\, \begin{aligned} & \text { Blank } \\ & \text { B } \end{aligned}\right.$ | $\begin{aligned} & \text { Commercial }\left(0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right) \\ & \text { Military }\left(-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}\right) \\ & \text { Compliant to MIL-STD-883, Class B } \end{aligned}$ |
|  |  |  |  |  | Plastic DIP CERDIP <br> CERPACK <br> Plastic Leaded Chip Carrier <br> Leadless Chip Carrier <br> Small Outline IC |
|  |  |  |  | $\begin{aligned} & 52 A \\ & 53 A \\ & 52 \mathrm{~A} \\ & 53 \mathrm{~B} \\ & 52 \mathrm{C} \\ & 53 \mathrm{C} \end{aligned}$ | Non-Inverting Octal Registered Transceiver Inverting Octal Registered Transceiver Fast Non-Inverting Octal Registered Transceiver Fast Inverting Octal Registered Transceiver Super Fast Non-Inverting Octal Registered Transceiver Super Fast Inverting Octal Registered Transceiver |


| Integrated Device Technology, Inc. | MULTILEVEL <br> PIPELINE REGISTER | IDT29FCT520A IDT29FCT520B IDT29FCT520C |
| :---: | :---: | :---: |

## FEATURES:

- Equivalent to AMD's Am29520 bipolar Multilevel Pipeline Register in pinout/function, speed and output drive over full temperature and voltage supply extremes
- Four 8-bit high-speed registers
- Dual two-level or single four-level push-only stack operation
- All registers available at multiplexed output
- Hold, transfer and load instructions
- Provides temporary address or data storage
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial), 32 mA (military)
- CMOS power levels (1mW typ. static)
- Substantially lower input current levels than AMD's bipolar ( $5 \mu \mathrm{~A}$ typ.)
- TTL input and output level compatible
- CMOS output level compatible
- Manufactured using advanced CEMOS ${ }^{\text {m }}$ processing
- Available in 300 mil plastic and hermetic DIP, as well as LCC, SOIC and CERPACK
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT29FCT520A/B/C contains four 8 -bit positive edgetriggered registers. These may be operated as a dual 2-level or as a single 4 -level pipeline. A single 8 -bit input is provided and any of the four registers is available at the 8-bit, 3-state output.

In the IDT29FCT520A/B/C when data is entered into the first level ( $I=2$ or $I=1$ ), the existing data in the first level is moved to the second level. Transfer of data to the second level is achieved using the 4 -level shift instruction $(l=0)$. This transfer also causes the first level to change.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



DEFINITION OF FUNCTIONAL TERMS

| Pin Names | Description |
| :--- | :--- |
| $\mathrm{Dn}_{n}$ | Register input port. |
| CLK | Clock input. Enter data into registers on LOW- <br> to-HIGH transitions. |
| $10, \mathrm{I}_{1}$ | Instruction inputs. See Figure 1 and <br> Instruction Control Tables. |
| $\mathrm{SO}_{0}, \mathrm{~S}_{1}$ | Multiplexer select. Inputs either register $\mathrm{A}_{1}, \mathrm{~A}_{2}$, <br> $\mathrm{B}_{1}$ or B2 data to be available at the output port. |
| $\overline{\mathrm{OE}}$ | Output enable for 3-state output port |
| $\mathrm{Y}_{\mathrm{n}}$ | Register output port. |

2620 tol 01

REGISTER SELECTION

| $\mathbf{S}_{1}$ | So $_{0}$ | Register |
| :---: | :---: | :---: |
| 0 | 0 | $\mathrm{~B}_{2}$ |
| 0 | 1 | $\mathrm{~B}_{1}$ |
| 1 | 0 | $\mathrm{~A}_{2}$ |
| 1 | 1 | $\mathrm{~A}_{1}$ |

2620 202


NOTE:

1. $I=3$ for hold.

Figure 1. Data Loading in 2-Level Operation

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Milltary | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lOUT | DC Output Current | 120 | 120 | mA |

NOTES:

## 2620 tol 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and VCc terminals.
3. Outputs and $V / O$ terminals.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output Capacitance | Vout $=0 \mathrm{~V}$ | 8 | 12 | pF |

## NOTE:

2620 tb 04

1. This parameter is measured at characterization data but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $\mathrm{Vcc}=$ Max. | $\mathrm{V}_{1}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | -5 ${ }^{(4)}$ |  |
|  |  |  | $\mathrm{VI}=\mathrm{GND}$ | - | - | -5 |  |
| 10ZH | Off State (High Impedance) Output Current | $\mathrm{VCC}=$ Max | $\mathrm{Vo}=\mathrm{Vcc}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | $10^{(4)}$ |  |
| lozl |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | $-10^{(4)}$ |  |
|  |  |  | $\mathrm{Vo}=\mathrm{GND}$ | - | - | -10 |  |
| los | Short Circuit Current | $\mathrm{VcC}=\mathrm{Max} .{ }^{(3)}, \mathrm{Vo}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \text { VCC }=\text { Min. } \\ & \text { VIN }=\text { VIH or } \operatorname{VIL} \end{aligned}$ | $1 \mathrm{lOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ MIL. | 2.4 | 4.3 | - |  |
|  |  |  | $1 \mathrm{OH}=-15 \mathrm{~mA}$ COM'L. | 2.4 | 4.3 | - |  |
| Vol | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{loL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}^{2}=\mathrm{VIH}_{\text {or }} \mathrm{VIL}^{2} \end{aligned}$ | $1 \mathrm{LL}=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $10 \mathrm{~L}=32 \mathrm{~mA}$ MIL. | - | 0.3 | 0.5 |  |
|  |  |  | $1 \mathrm{LL}=48 \mathrm{~mA}$ COM'L. | - | 0.3 | 0.5 |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS $\mathrm{VLC}=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=M a x . \\ & \mathrm{VIN} \geq \mathrm{VHC} ; \mathrm{VIN}^{2} \mathrm{VLC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current, TTL Input HIGH | $\begin{aligned} & \mathrm{VCC}=\operatorname{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\begin{aligned} & \text { VcC = Max., Outputs Open } \\ & \overline{O E}=\text { GND } \\ & \text { One Input Toggling } \\ & 50 \% \text { Duty Cycle } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & \text { VIN } \leq \operatorname{VLC} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $\begin{aligned} & \text { Vcc = Max., Outputs Open } \\ & \mathrm{fCP}=10 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \\ & \overline{\mathrm{OE}}=\mathrm{GND} \\ & \text { One Bit Toggling } \\ & \text { at } \mathrm{fi}_{\mathrm{i}}=5 \mathrm{MHz}, 50 \% \text { Duty Cycle } \end{aligned}$ | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & \text { VIN } \leq V L C \\ & \text { (FCT) } \\ & \hline \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.2 | 6.0 |  |
|  |  | Vcc = Max., Outputs Open <br> $\mathrm{fCP}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> Eight Bits Toggling <br> at $\mathrm{f}=5 \mathrm{MHz}, 50 \%$ Duty Cycle | Vin $\geq$ VHC <br> VIN $\leq \operatorname{VLC}$ <br> (FCT) | - | 7.0 | $12.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V \mathbb{N}=G N D \end{aligned}$ | - | 9.2 | $21.8{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input $(V \mathbb{N}=3.4 V)$; all other inputs at VCC or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. Ic = Iquiescent + IINPuTS + IDYnamic
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{lcc} D H N T+\operatorname{ICCD}(\mathrm{fc} / 2+\mathrm{fiNi})$
lcc = Quiescent Current
$\Delta \mathrm{ICC}=$ Power Supply Current for a TTL High Input ( $\mathrm{V} \mathbb{N}=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$N T=$ Number of TTL inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{fCP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{Ni}=$ Number of Inputs at fi
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT520A |  |  |  | IDT54/74FCT520B |  |  |  | IDT54/74FCT520C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \mathrm{tPHL} \\ & \mathrm{tPLH} \end{aligned}$ | Propagation Delay CLK to Y n | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 14.0 | 2.0 | 16.0 | 2.0 | 7.5 | 2.0 | 8.0 | 2.0 | 6.0 | 2.0 | 7.0 | ns |
| $\begin{aligned} & \text { tPHL } \\ & \text { tPLH } \\ & \hline \end{aligned}$ | Propagation Delay So or S1 to Yn |  | 2.0 | 13.0 | 2.0 | 15.0 | 2.0 | 7.5 | 2.0 | 8.0 | 2.0 | 6.0 | 2.0 | 7.0 | ns |
| tsu | Set-up Time HIGH or LOW Dn to CLK |  | 5.0 | - | 6.0 | - | 2.5 | - | 2.8 | - | 2.5 | - | 2.8 | - | ns |
| th | Hold Time HIGH or LOW Dn to CLK |  | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| tsu | Set-up Time HIGH or LOW lo or l1 to CLK |  | 5.0 | - | 6.0 | - | 4.0 | - | 4.5 | - | 4.0 | - | 4.5 | - | ns |
| $t \mathrm{H}$ | Hold Time HIGH or LOW lo or lı to CLK |  | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time |  | 1.5 | 12.0 | 1.5 | 13.0 | 1.5 | 7.0 | 1.5 | 7.5 | 1.5 | 6.0 | 1.5 | 6.0 | ns |
| $\begin{aligned} & \hline \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time |  | 1.5 | 15.0 | 1.5 | 16.0 | 1.5 | 7.5 | 1.5 | 8.0 | 1.5 | 6.0 | 1.5 | 7.0 | ns |
| tw | Clock Pulse Width HIGH or LOW |  | 7.0 | - | 8.0 | - | 5.5 | - | 6.0 | - | 5.5 | - | 6.0 | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum units are guaranteed but not tested on Propagation Delays.

TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Swltch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2620 か 08
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse
Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES

NOTES
2620 drw 05

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; Z 0 \leq 50 \Omega ;$ tF $\leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION




Integrated Device Technology, Inc.

HIGH-SPEED 16-BIT SYNCHRONOUS BINARY COUNTER

## ADVANCE INFORMATION IDT49FCT661

## FEATURES:

- 16-bit synchronous up/down counter, synchronously programmable
- Maximum frequency of 50 MHz commercial
- Clock to Y -bus of 15 ns commercial
- Both synchronous and asynchronous clear inputs
- Three-state counter outputs interface directly with busorganized systems
- Ripple carry output for cascading
- Clocked carry output for convenient modulo configuration
- Latched inputs provide for modulo load function or interface to a processor
- Latched readback path for interface to a processor
- $10 \mathrm{~L}=48 \mathrm{~mA}$ commercial and 32 mA military
- CMOS power levels ( 1 mW typ. static)
- TTL input and output level compatible
- Available in 48 -pin Shrink-DIP, 52 -pin PLCC and LCC
- Product Available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT49FCT661 is a programmable 16 -bit synchronous up/down binary counter which is conveniently organized for
operation in a standalone configuration, as well as interfaced with a processor. All operations except latch, output enable and asynchronous clear happen on the rising edge of the Clock Input (CP).

With a $\overline{\text { LOAD }}$ input LOW, the counter will load the value at the output of the input latch. The input latch is transparent when $\overline{\mathrm{LE}}$ is LOW, allowing for easy connection to processor address decode and strobe logic. The D-Bus Output Enable ( $\overline{\mathrm{OE}}$ ) is used for reading back the state of the counter in processor-based applications. When OED is LOW, the latch is closed and the D bus is driven with the contents of the latch; otherwise the output buffer is in a high-impedance state when $\overline{O E} D$ is HIGH . Counting is enabled only when $\overline{C E} P$ and $\overline{C E} T$ are LOW and $\overline{\text { LOAD }}$ is HIGH. The Up/Down Input (U/ $\overline{\mathrm{D}}$ ) controls direction of the count. Internal carry look-ahead logic and an active LOW on Ripple Carry Output ( $\overline{\mathrm{RCO}}$ ) allow for counting and cascading. During up-count, the $\overline{\mathrm{RCO}}$ is LOW at binary 65 K and upon down-count is LOW at binary 0 . Normal cascade operations require only the $\overline{\mathrm{RCO}}$ to be connected to the succeeding block at $\overline{\mathrm{CE}}$ T. When counting, the Clock Carry Output ( $\overline{\mathrm{CCO}}$ ) provides a HIGH-LOW-HIGH pulse for a duration equal to the clock LOW time of the input clock only when the $\overline{\mathrm{RCO}}$ is LOW. Two active LOW resets are available: synchronous clear (SCLR) and Master Asynchronous Clear ( $\overline{\mathrm{ACLR}}$ ). The output control ( $\overline{\mathrm{OEY}}$ ) input forces the output to high impedance when HIGH, otherwise the Y -bus reflects the output of the counter.


## FEATURES:

- High-speed, 10 bit x 3 port Bus Multiplexer
- Allows bidirectional communication between any 2 ports
- 10 bits provide extra addressing capability
- Latched inputs for asynchronous storage of incoming data
- Controls designed for shared memory applications
- $10 \mathrm{~L}=48 \mathrm{~mA}$ (Commercial), 32 mA (Military)
- CMOS Power Levels (1mW typ. static)
- TL input and output level compatible
- Available in DIP, PLCC, LCC and Flatpack
- Military product compliant to MIL-STD-883, Class B
- Product available in Radiation Tolerant and Radiation Enhanced versions


## DESCRIPTION:

The Busmux is a multiport device intended for inter-bus communication in a multiprocessing, DSP, Array processing
or networking environment. It offers significant space savings and performance benefit over discrete implementations of the function.

The architecture consists of $3 / / O$ ports. The input of each port has a transparent latch controlled by a Latch Enable input ( $\overline{\mathrm{LE}}$ ). The output of each latch is connected to an internal bus. The output of each port consists of a multiplexer and a tri-state buffer. The multiplexer will select one of the other two busses under control of Path Select Logic inputs ( $\mathrm{S} 1, \mathrm{So}$ ).

The direction of signal flow is determined by Direction Control inputs (Dxx). The output enable pins of each port ( $\overline{\mathrm{OEx}}$ ) provide independent tri-state control. In addition, when both Path Select Logic inputs ( $\mathrm{S} 1, \mathrm{~S} 0$ ) are high, all three ports are in a high impedance state.

For shared memory applications the device is configured to use ports A and C for 2 system busses and port B for the shared memory bus. The RAM output enable (RAM $\overline{\mathrm{OE}}$ ) output is asserted when the signal path is from $B$ to $A$ or $B$ to C. It is disasserted under all other conditions.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS




PLCC TOP VIEW

2622 drw 03


PLCC TOP VIEW

2622 drw 05

## PIN DESCRIPTION

| Name | Type | Description |
| :---: | :---: | :---: |
| A0-A9 | 1/O | A port l/O |
| Bo - B9 | 1/0 | B port l/O |
| C0-C9 | I/O | C port I/O |
| RAM $\overline{O E}$ | $\bigcirc$ | Asserted (LOW) when B to A or B to C paths are enabled |
| $\overline{\text { LEA }}$ | 1 | Active low enable for A port input latch |
| LEb | 1 | Active low enable for B port input latch |
| LEc | 1 | Active low enable for C port input latch |
| So - S 1 | 1 | Path selection inputs |
| DAB | I | Direction control for AB path |
| DCB | 1 | Direction control for CB path |
| DCA | I | Direction control for CA path |
| $\overline{\mathrm{OE}}$ | 1 | Output enable control for A port |
| OEB | 1 | Output enable control for B port |
| OEC | 1 | Output enable control for C port |
| GND 1-3 | PWR | One ground for each port (Noisy ground) |
| GND 4 | PWR | Signal ground (Quiet ground) |
| VCC 1-2 | PWR | +5 V power supply |

2622 tblo1

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM | $(3)$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to Vcc | -0.5 to Vcc |
| V |  |  |  |  |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output <br> Current | 120 | 120 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

## FUNCTION TABLE - BUS CONTROL

| $=0 \overline{\overline{L E}}=0$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S: | So | DAB | DCB | DCA | A PORT | B PORT | C PORT | RAM $\overline{\text { OE }}$ |
| 0 | 0 | 0 | X | X | O | I | Z | L |
| 0 | 0 | 1 | X | X | I | O | Z | H |
| 0 | 1 | X | 1 | X | Z | O | I | H |
| 0 | 1 | X | 0 | X | Z | I | O | L |
| 1 | 0 | X | X | 0 | I | Z | O | H |
| 1 | 0 | X | X | 1 | O | Z | 1 | H |
| 1 | 1 | X | X | X | Z | Z | Z | H |

NOTE:
2622 b 02

1. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=\mathrm{LOW}, \mathrm{I}=\operatorname{IN}, \mathrm{O}=$ Out, $\mathrm{Z}=$ High Impedance, $\mathrm{X}=$ Don't Care

## LATCH OPERATION

| $\overline{\mathrm{LE}}$ | Operation |
| :---: | :---: |
| 0 | Transparent |
| 1 | Port Data Latched |

2622 tbl 03

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | Vout $=0 \mathrm{~V}$ | 8 | 12 | pF |
| C/O | I/O Capacitance | Vout $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2622 tol 05

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V}$; $\mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | $V$ |
| IIH | Input HIGH Current | $\mathrm{Vcc}=$ Max . | $\mathrm{V}_{1}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  | (Except I/O pins) |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5{ }^{(4)}$ |  |
| IIL | Input LOW Current (Except I/O pins) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| IIH | Input HIGH Current | $\mathrm{Vcc}=$ Max. | $\mathrm{V}_{1}=\mathrm{Vcc}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  | (l/O pins only) |  | V I $=2.7 \mathrm{~V}$ | - | - | 15 ${ }^{(4)}$ |  |
| IIL. | Input LOW Current (l/O pins only) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-15^{(4)}$ |  |
|  |  |  | $\mathrm{VI}=\mathrm{GND}$ | - | - | -15 |  |
| VıK | Clamp Diode Voltage | $\mathrm{VcC}=$ Min., $\mathrm{IN}=$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V c c=$ Max. ${ }^{(3)}$, V |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \text { VCC }=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $1 \mathrm{OH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $1 \mathrm{OH}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $1 \mathrm{OH}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| Vol | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{loL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & \text { VCC }=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOL}=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $1 \mathrm{lL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $1 \mathrm{LL}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
| VH | Input Hysteresis |  |  | - | 200 | - | mV |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & V C C=M a x . \\ & V I N \geq V H C ; V I N \leq V L C \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lc}$ C | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{V} I \mathrm{~N}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V c c=$ Max. <br> Outputs Open $\overline{\mathrm{OEX}}=\overline{\mathrm{LE} X}=\mathrm{GND}$ <br> One Bit Toggling <br> 50\% Duty Cycle | $\begin{aligned} & \text { VIN } \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $V C C=\text { Max. }$ <br> Outputs Open $\mathrm{fi}_{\mathrm{i}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{O E X}=\overline{\mathrm{LE} X}=\mathrm{GND}$ <br> One Bit Toggling | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & \text { VIN } \leq V L C \\ & \text { (FCT) } \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V \mathbb{N}=G N D \end{aligned}$ | - | 2.0 | 5.0 |  |
|  |  | Vcc = Max. <br> Outputs Open $f_{i}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{O E} x=\overline{\mathrm{LE} X}=\mathrm{GND}$ <br> Ten Bits Toggling | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & \mathrm{VIN} \leq \mathrm{VLC} \\ & \text { (FCT) } \end{aligned}$ | - | 4.0 | $7.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 6.5 | $17.8{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( V IN $=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. Ic = lquiescent + Iinputs + Idynamic
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{IcC} \mathrm{DHNT}_{\mathrm{H}}+\mathrm{ICCD}\left(\mathrm{fCP} / 2+\mathrm{fiNi}_{\mathrm{i}}\right)$
lcC = Quiescent Current
$\Delta{ }^{\prime} C C=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{N}_{\mathrm{T}}=$ Number of TTL Inputs at $\mathrm{DH}_{H}$
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}_{\mathrm{i}}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT49FCT804A |  |  |  | IDT49FCT804C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPHL tPLH | Propagation Delay Port to Port | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | 1.5 | 9.0 | 1.5 | 10.0 | 1.5 | 7.2 | 1.5 | 8.2 | ns |
| tPHL tPLH | Propagation Delay LEx to Port |  | 1.5 | 12.0 | 1.5 | 13.0 | 1.5 | 8.7 | 1.5 | 10.2 | ns |
| $\begin{aligned} & \text { tPHL } \\ & \text { tPLH } \\ & \hline \end{aligned}$ | Propagation Delay So or $\mathrm{S}_{\mathrm{i}}$ to port |  | 1.5 | 9.5 | 1.5 | 10.5 | 1.5 | 8.2 | 1.5 | 9.2 | ns |
| tPHL <br> tPLH | Propagation Delay So or $\mathrm{S}_{1}$ to RAM OE |  | 1.5 | 10.5 | 1.5 | 11.5 | 1.5 | 9.2 | 1.5 | 10.2 | ns |
| tPHL <br> tPLH | Propagation Delay Dxx to RAM OE |  | 1.5 | 9.0 | 1.5 | 10.0 | 1.5 | 7.2 | 1.5 | 8.2 | ns |
| $\begin{array}{r} \text { tPZL } \\ \text { tPZH } \\ \hline \end{array}$ | Output Enable Time Dxx or OEx to Port ${ }^{(3)}$ |  | 1.5 | 11.5 | 1.5 | 13.0 | 1.5 | 8.0 | 1.5 | 9.5 | ns |
| $\begin{array}{r} \mathrm{tPLZ} \\ \mathrm{tPHZ} \\ \hline \end{array}$ | Output Disable Time Dxx or $\overline{\mathrm{OEx}}$ to $\mathrm{Port}^{(3)}$ |  | 1.5 | 9.0 | 1.5 | 11.0 | 1.5 | 7.7 | 1.5 | 9.2 | ns |
| tsu | Set-up Time Port Data to LEx |  | 2.0 | - | 2.5 | - | 2.0 | - | 2.5 | - | ns |
| th | Hold time <br> Port Data to $\overline{\text { LEx }}$ |  | 2.0 | - | 2.5 | - | 2.0 | - | 2.5 | - | ns |
| tw | LEx Pulse Width LOW |  | 6.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Dxx to port guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS


## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2622 \$109
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES



NOTES
2622 drw 07

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; tf $\leq 2.5 \mathrm{~ns}$; th $\leq 2.5 n s$.

## ORDERING INFORMATION



FAST CMOS
BUFFER/CLOCK DRIVER

## FEATURES

- Equivalent to $\mathrm{FAST}^{\text {m }}$ output drive over full temperature and voltage supply extremes
- lol $=64 \mathrm{~mA}$ (commercial) and 48 mA (military)
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Two independent groups of buffers with 3-state control 5:1 fanout (1 in - 5 out) per group
- True and inverting options
- 'Heartbeat' monitor output
- Guaranteed low skew
- Pinout designed for minimum skew and ground bounce
- Clock busing with 3-state control
- 20 pin DIP, SOIC, CERPACK and LCC
- Meets or exceeds JEDEC Standard 18 specifications
- Military product compliant to MIL-STD-883, Class B


## FUNCTIONAL BLOCK DIAGRAMS

IDT49FCT805


2574 drw 03

## DESCRIPTION

The IDT49FCT805/A and IDT49FCT806/A are clock drivers built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. The IDT49FCT805A is a non-inverting clock driver and the IDT49FCT806A is an inverting clock driver. Each clock driver consists of two banks of drivers. Each bank drives five output buffers from a standard TTL compatible CMOS input.

## IDT49FCT806



## PIN CONFIGURATIONS

## IDT49FCT805



2574 drw 01

## IDT49FCT806



PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\overline{\mathrm{OE}} \overline{\mathrm{A}}_{\mathrm{OE}}, \overline{\mathrm{OE}}$ | 3-State Output Enable Inputs (Active LOW) |
| INA, INB | Clock Inputs |
| $\mathrm{OAn}, \mathrm{OB} \mathrm{B}$ | Clock Outputs |
| MON | Monitor Output |

FUNCTION TABLE ${ }^{(1)}$

| Inputs |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 49FCT805 |  | 49FCT806 |  |
| $\overline{\mathrm{OE}}_{\mathrm{A},} \overline{\mathrm{OE}}_{\mathrm{B}}$ | $\mathrm{INa}^{\text {, }}$ INB | OAn, OBn | MON | $\overline{\overline{O A}}, \overline{\mathrm{OB}} \mathrm{n}$ | MON |
| L | L | L. | L | H | H |
| L | H | H | H | L | L |
| H | L | Z | L | Z | H |
| H | H | Z | H | Z | L |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=\mathrm{LOW}, \mathrm{Z}=$ High Impedance

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vterm ${ }^{(2)}$ | Terminal Voltage with Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| Vterm ${ }^{(3)}$ | Terminal Voltage with Respect to GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Tbias | Temperature Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 120 | 120 | mA |

NOTE: 2574 tb101

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals.
3. Output and I/O terminals.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | 10 | pF |
| CouT | Output <br> Capacitance | Vout $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2574 ыl 02

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; VCC $=5.0 \mathrm{~V} \pm 5 \%$, Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| 1 H | Input HIGH Current | $\mathrm{Vcc}=$ Max. | $\mathrm{VI}_{1}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
| 1 IL | Input LOW Current | $\mathrm{Vcc}=$ Max. | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 | $\mu \mathrm{A}$ |
| lozh | Off State (HIGH Z) Output Current | Vcc $=$ Max. | $\mathrm{VO}=\mathrm{VCC}$ | - | - | 10 | $\mu \mathrm{A}$ |
| IOZL |  |  | $\mathrm{VO}=\mathrm{GND}$ | - | - | -10 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{Vcc}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V C C=M a x .{ }^{(3)}, V O=G N D$ |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \text { VCC = Min. } \\ & \text { VIN }=\text { VIH or VIL } \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{OH}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 3.6 | 4.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-24 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-24 \mathrm{~mA} \mathrm{COM'L.} \end{aligned}$ | 2.4 | 3.8 | - | V |
| Vol | Output LOW Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & \mathrm{lOL}=48 \mathrm{~mA} \text { MIL. } \\ & \mathrm{lOL}=64 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | - | 0.3 | 0.55 | V |
| VH | Input Hysteresis for all inputs | $\mathrm{Vcc}=5 \mathrm{~V}$ |  | - | 200 | - | mV |

NOTES:
2574 t| 03

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | MIn. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & \text { Vcc = Max. } \\ & \text { VIN }=\text { GND or Vcc } \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{V}\left(\mathbb{N}=3.4 \mathrm{~V}^{(3)}\right. \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V C C=$ Max. <br> Outputs Open <br> $\overline{O E}_{A}=\overline{O E}_{B}=\mathrm{GND}$ <br> Per Output Toggling <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{V} \mathbb{N}=\mathrm{VCC} \\ & \mathrm{~V} \mathbb{N}=\mathrm{GND} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $\begin{aligned} & \text { VCC = Max. } \\ & \text { Outputs Open } \\ & \mathrm{f}=10 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \\ & \overline{\mathrm{OE}}=\overline{\mathrm{OE}} \mathrm{~B}=\mathrm{GND} \\ & \text { Five Outputs Toggling } \end{aligned}$ | $\begin{aligned} & V_{\mathbb{N}}=V C C \\ & V \mathbb{N}=G N D \end{aligned}$ | - | 7.7 | 14.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 8.0 | 15.0 |  |
|  |  | Vcc = Max. Outputs Open $\mathrm{fi}=2.5 \mathrm{MHz}$ 50\% Duty Cycle $\overline{\mathrm{OE}}_{\mathrm{A}}=\overline{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ <br> Eleven Outputs Toggling | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 4.3 | $8.4^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 4.8 | $10.4{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $\mathrm{V} / \mathrm{N}=3.4 \mathrm{~V}$ ); all other inputs at V ) or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$I c=I C C+\Delta I C C D H N T+I C C D(f C P / 2+f i N o)$
Icc = Quiescent Current
$\Delta \mathrm{lcc}=$ Power Supply Current for a TTL High Input (VIN = 3.4V)
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

## fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)

$\mathrm{H}_{1}=$ Input Frequency
No = Number of Outputs at $\ddagger$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT49FCT805/806 |  |  |  | IDT49FCT805A/806A |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{\text {(2) }}$ | Max. |  |
| tPLH tPHL | Propagation Delay INA to OAn, INb to OBn | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 7.0 | 1.5 | 8.0 | 1.5 | 5.5 | 1.5 | 6.0 | ns |
| $\begin{aligned} & \hline \text { tPZL } \\ & \text { tPZH } \end{aligned}$ | Output Enable Time OEA to OAn, $\overline{O E}_{B}$ to $O B n$ |  | 1.5 | 8.0 | 1.5 | 8.5 | 1.5 | 8.0 | 1.5 | 8.5 | ns |
| $\begin{aligned} & \hline \text { tPLZ } \\ & \text { tPHZ } \end{aligned}$ | Output Disable Time OEA to OAn, $\overline{O E B}$ to $O B n$ |  | 1.5 | 7.0 | 1.5 | 7.5 | 1.5 | 7.0 | 1.5 | 7.5 | ns |
| Tskew(0)(3) | Skew between two outputs of same package (same transition) |  | - | 0.5 | - | 0.6 | - | 0.5 | - | 0.6 | ns |
| Tskew(t)(3) | Skew between opposite transitions (tPHL-tPLH) of same output |  | - | 0.6 | - | 0.7 | - | 0.6 | - | 0.7 | ns |
| Tskew(p)(3) | Skew between two outputs of different package at same temerature (same transition) |  | - | 1.0 | - | 1.2 | - | 1.0 | - | 1.2 | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew measured at worse case temperature (max. temp.).

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2574 tol 09
$C L=$ Load capacitance: includes jig and probe capacitance.
Rt = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES

NOTES
2574 drw 05

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; tF $\leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



2574 dwo 07


## FEATURES:

- High-speed, non-inverting 8 bit parallel register for any data path, control path or pipelining application
- New, unique command capability which allows for multiplicity of diagnostic functions
- High-speed Serial Protocol Channel (SPCm) provides - Controllability:
- Serially scan in new machine state
- Load new machine state "on the fly"
- Temporarily force Y output bus
- Temporarily force data out the D input bus (as in loading WCS)
- Observability:
- Directly observe D and Y buses
- Serially scan out current machine state
- Capture machine state "on the fly"
- $\mathrm{lOL}=32 \mathrm{~mA}$ (commercial) and 24 mA (military)
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than 29818 and 54/74AS818 (5 $\mu \mathrm{A}$ max.)
- Available in plastic and sidebraze DIP, SOIC, LCC and CERPACK


## - Product available in Radiation Tolerant and Radiation Enhanced versions

- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT49FCT818 is a high-speed, general purpose octal register with Serial Protocol Channel (SPC). The D-to-Y path of the octal register provides a data path that is designed for normal system operation wherever a high-speed clocked register is required.

The SPC command and data registers are used to observe and control the octal data register for diagnostic purposes. The SPC command and data registers can be accessed while the system is performing normal system function. Diagnostic operations can then be performed "on the fly", synchronous with the system clock, or can be performed in the "single step" environment. The SPC port utilizes serial data in and out pins (a concept originated at IBM) which can participate in a serial scan loop throughout the system. Here normal data, address, status and control registers are replaced with the IDT49FCT818. The loop can be used to scan in a complete test routine starting point (data, address, etc). Then, after a specified number of clock cycles, the data can be clocked out and compared with expected results.

As well as diagnostic operations, SPC can be used for initializing at power-on time functions such as Writable Control Store (WCS).

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS



DIP/SOIC/CERPACK TOP VIEW


LCC
TOP VIEW

LOGIC SYMBOL


2627 drw 04

FUNCTION TABLE ${ }^{(1)}$

| C/D | SCLK | PCLK | OEY | D | Y | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| X | X | X | H | X | High Z | Tri-state Y |
| X | X | $f$ | L | H | H | Clock D to Y |
| X | X | $f$ | L | L | L | Clock D to Y |
| H | $f$ | X | X | X | X | Shift Bit into SPC <br> Command Register |
| L | $f$ | X | X | X | X | Shift Bit into SPC <br> Data Register |
| V | $f$ | H or L <br> (Static) | X | X | X | Excute SPC <br> Command during time <br> Between C/D \& SCLK |

NOTES: 2627 ti0 01

1. $H=$ HIGH Voltage Level

L = LOW Voltage Level
$X=$ Don't care
$Z=$ High Impedance
X = Transition, High-to-Low or Low-to-High

## PIN DESCRIPTION

| Pin Names | 1/0 | Description |
| :---: | :---: | :---: |
| PCLK | 1 | Parallel Data Register Clock |
| D7-0 | 1/O | Parallel Data Register Input Pins ( $\mathrm{D} 0=\mathrm{LSB}, \mathrm{D} 7=\mathrm{MSB}$ ) |
| Y7.0 | I/O | Parallel Data Register Output Pins ( $\mathrm{Y}_{0}=\mathrm{LSB}, \mathrm{Y}_{7}=\mathrm{MSB}$ ) |
| OEY | 1 | Output Enable for Y Bus (Overidden by SPC Inst. 8 and 14) |
| SDI | 1 | Serial Data In for SPC Operation, Data and Command Shifts in the Least Significant Bit First |
| SDO | O | Serial Data Out for SPC Operation, Data and Command Shifts Out the Least Significant Bit First |
| C/ $\bar{D}$ | 1 | Mode Control for SPC |
| SCLK | I | Serial Shift Clock for SPC Operations |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to VCC | -0.5 to VCC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output <br> Current | 120 | 120 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and $I / O$ terminals only.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter( ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| Cro | I/O Capacitance | VouT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2627 tbl 04

1. This parameter is guaranteed by characterization and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| liH | Input HIGH Current | $\mathrm{Vcc}=$ Max. | $V_{1}=V_{c c}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  | (Except l/O pins) |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL | Input LOW Current (Except I/O pins) |  | $\mathrm{VI}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ | - | - | -5 |  |
| liH | Input HIGH Current <br> (l/O pins only) | $V C C=$ Max | $V_{1}=\mathrm{VCC}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | 15 ${ }^{(4)}$ |  |
| IIL | Input LOW Current (1/O pins only) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-15^{(4)}$ |  |
|  |  |  | $V_{1}=G N D$ | - | - | -15 |  |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V C C=M a x .{ }^{(3)}, V O=G N D$ |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $V C C=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{OH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \text { VCC }=\text { Min. } \\ & V I N=V I H \text { or } V I L \end{aligned}$ | $\mathrm{OH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $\mathrm{OH}=-12 \mathrm{~mA}$ M/L. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{OH}=-15 \mathrm{~mA} \mathrm{COM} \mathrm{L}$. | 2.4 | 4.3 | - |  |
| VOL | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{loL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & V_{\mathbb{I N}}=\operatorname{VIH} \text { or } V_{I I} \end{aligned}$ | $\mathrm{loL}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{VLC}{ }^{(4)}$ |  |
|  |  |  | $\mathrm{bL}=24 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{OL}=32 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

[^11]2627 tol 05

POWER SUPPLY CHARACTERISTICS
$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN} \geq \mathrm{VHC} ; \mathrm{VIN} \leq \mathrm{VLC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{V} \mathbb{N}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current(4) | $V c c=$ Max. <br> Outputs Open <br> $O E Y=G N D$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{\text {5 }}$ | $V c c=\text { Max. }$ <br> Outputs Open $\mathrm{fCP}=10 \mathrm{MHz}$ 50\% Duty Cycle $O E Y=G N D$ <br> One Bit Toggling at $\mathrm{fl}=5 \mathrm{MHz}$ 50\% Duty Cycle $\begin{aligned} & \mathrm{SCLK}=\mathrm{C} / \mathrm{D}=\mathrm{VcC} \\ & \mathrm{SDI}=\mathrm{VCC} \end{aligned}$ | $\begin{aligned} & V I N \geq V H C \\ & V I N \leq V L C \\ & (F C T) \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=G N D \end{aligned}$ | - | 2.2 | 6.0 |  |
|  |  | $V c c=$ Max. <br> Outputs Open $\mathrm{fCP}=10 \mathrm{MHz}$ 50\% Duty Cycle $\mathrm{OEY}=\mathrm{GND}$ <br> Eight Bits Toggling at $\mathrm{fl}=2.5 \mathrm{MHz}$ 50\% Duty Cycle $S C L K=C / D=V C C$ $\mathrm{SDI}=\mathrm{VCC}$ | $\begin{aligned} & V I N \geq V H C \\ & V I N \leq V L C \\ & (F C T) \end{aligned}$ | - | 4.0 | $7.8^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 6.2 | $16.8{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input (Vin $=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\triangle \mathrm{ICC} D H N T+\mathrm{ICCD}\left(\mathrm{fcP} / 2+\mathrm{fiNi}^{2}\right)$
Icc = Quiescent Current
$\Delta \mathrm{lcc}=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at fi
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol |  | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT818 |  |  |  | IDT54/74FCT818A |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  | Min. ${ }^{(2)}$ |  | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \mathrm{tPHL} \\ & \mathrm{tPLH} \end{aligned}$ | T1 |  | PCLK $\neq$ to Y | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | 3.0 | 12.5 | 3.0 | 14.0 | 3.0 | 9.0 | 3.0 | 10.0 | ns |
|  | T2 |  | SCLK $=$ to SDO |  | 3.0 | 20.0 | 3.0 | 22.0 | 3.0 | 14.0 | 3.0 | 15.0 |  |
|  | T3 | SDI to SDO <br> (in stub mode) | 3.0 |  | 20.0 | 3.0 | 22.0 | 3.0 | 14.0 | 3.0 | 15.0 |  |  |
|  | T4 | C/D Øto Y $\text { (OEY = Low Inst. } 8 \text { \& 14) }$ | 3.0 |  | 16.0 | 3.0 | 18.0 | 3.0 | 13.0 | 3.0 | 14.0 |  |  |
|  | T5 | $\begin{aligned} & \text { SCLK } \neq \text { to } Y \\ & (O E Y=\text { Low, Inst. } 8 \& 14) \end{aligned}$ | 3.0 |  | 20.0 | 3.0 | 22.0 | 3.0 | 13.0 | 3.0 | 14.0 |  |  |
|  | T6 | $\begin{aligned} & \text { C/D to SDO } \\ & \text { (Inst. } 0,1,2 \& 4 \text { ) } \end{aligned}$ | 3.0 |  | 12.5 | 3.0 | 14.0 | 3.0 | 10.0 | 3.0 | 11.0 |  |  |
| tsu | S1 | D to PCLK $\#$ |  | 2.5 | - | 3.0 | - | 2.5 | - | 3.0 | - | ns |  |
|  | S2 | C/D to SCLK $\neq$ |  | 12.0 | - | 14.0 | - | 12.0 | - | 14.0 | - |  |  |
|  | S3 | SDI to SCLK $\neq$ |  | 4.0 | - | 5.0 | - | 4.0 | - | 5.0 | - |  |  |
|  | S4 | Y or D to C/D Ø (Inst. 0, 2 \& 4) |  | 2.0 | - | 2.5 | - | 2.0 | - | 2.5 | - |  |  |
|  | S5 | C/D (Low) to PCLK $\neq$ (Inst. 3 \& 13) |  | 8.0 | - | 9.0 | - | 8.0 | - | 9.0 | - |  |  |
|  | S6 | $\begin{aligned} & \text { Y to PCLK } \neq \\ & \text { (Inst. 3) } \end{aligned}$ |  | 1.0 | - | 1.5 | - | 1.0 | - | 1.5 | - |  |  |
| th | H1 | D to PCLK $\neq$ |  | 2.0 | - | 2.5 | - | 2.0 | - | 2.5 | - | ns |  |
|  | H2 | C/D to SCLK $\varnothing$ |  | 12.0 | - | 14.0 | - | 12.0 | - | 14.0 | - |  |  |
|  | H3 | SDI to SCLK $=$ |  | 1.0 | - | 1.0 | - | 1.0 | - | 1.0 | - |  |  |
|  | H4 | Y or $D$ to $C / D \varnothing$ (Inst. 0, 2 \& 4) |  | 2.0 | - | 2.5 | - | 2.0 | - | 2.5 | - |  |  |
|  | H5 | $\begin{array}{\|l\|} \begin{array}{l} \text { SCLK (Low) to PCLK } \neq \\ \text { (Inst. 3 \& 13) } \end{array} \\ \hline \end{array}$ |  | 2.0 | - | 2.5 | - | 2.0 | - | 2.5 | - |  |  |
|  | H6 | C/D (Low) to PCLK $=$ (Inst. 3 \& 13) |  | 2.0 | - | 2.5 | - | 2.0 | - | 2.5 | - |  |  |
|  | H7 | Y to PCLK $\neq$ (Inst. 3) |  | 4.5 | - | 5.0 | - | 4.5 | - | 5.0 | - |  |  |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \mathrm{tPLZ} \end{aligned}$ | 12 | OEY to $Y$ |  | 3.0 | 10.0 | 3.0 | 11.0 | 3.0 | 8.0 | 3.0 | 9.0 | ns |  |
|  | 2 Z | SCLK $\neq$ to D (Inst. 5 \& 9) |  | 3.0 | 13.0 | 3.0 | 14.0 | 3.0 | 10.0 | 3.0 | 11.0 |  |  |
|  | 32 | C/D $\neq$ to D (Inst. 5 \& 9) |  | 3.0 | 13.0 | 3.0 | 14.0 | 3.0 | 10.0 | 3.0 | 11.0 |  |  |
|  | 42 | $\begin{aligned} & \text { SCLK } \neq \text { to } \mathrm{Y}(\mathrm{OEY}=\mathrm{High} \\ & \text { Inst. } 8 \& 14) \\ & \hline \end{aligned}$ |  | 3.0 | 13.0 | 3.0 | 14.0 | 3.0 | 10.0 | 3.0 | 11.0 |  |  |
|  | 52 | $\begin{aligned} & \mathrm{C} / \mathrm{D} \neq \text { to } \mathrm{Y}(\mathrm{OEY}=\mathrm{High} \\ & \text { Inst. 14) } \end{aligned}$ |  | 3.0 | 13.0 | 3.0 | 14.0 | 3.0 | 10.0 | 3.0 | 11.0 |  |  |
| $\begin{aligned} & \mathrm{tPZH} \\ & \mathrm{tPZL} \end{aligned}$ | Z1 | OEy to Y |  | 3.0 | 11.0 | 3.0 | 12.0 | 3.0 | 9.0 | 3.0 | 10.0 | ns |  |
|  | Z2 | C/D Øto D (Inst. 5 \& 9) |  | 3.0 | 14.0 | 3.0 | 15.0 | 3.0 | 10.0 | 3.0 | 11.0 |  |  |
|  | Z3 | $\begin{aligned} & \text { C/D Øto Y (OEY = High } \\ & \text { Inst. 14) } \end{aligned}$ |  | 3.0 | 14.0 | 3.0 | 15.0 | 3.0 | 10.0 | 3.0 | 11.0 |  |  |
| tw | W1 | PCLK (High \& Low) |  | 7.0 | - | 8.0 | - | 7.0 | - | 8.0 | - | ns |  |
|  | W2 | SCLK (High \& Low) |  | 25.0 | - | 25.0 | - | 25.0 | - | 25.0 | - |  |  |
|  | W3 | C/D (High) |  | 25.0 | - | 25.0 | - | 25.0 | - | 25.0 | - |  |  |

## NOTES:

1. See test circuit and waveforms
2. Minimum limits are guaranteed but not tested on Propagation Delays.

GENERAL AC WAVEFORMS FOR PARALLEL INPUTS AND OUTPUTS


GENERAL AC WAVEFORMS FOR SERIAL PROTOCOL INPUTS AND OUTPUTS


2627 drw 06

## DETAILED WAVEFORMS FOR SERIAL PROTOCOL OPERATIONS



## DETAILED FUNCTIONAL BLOCK DIAGRAM



The detailed block diagram consists of two main elements: the paralleldata register and the SPC data/command registers. The main data path is from the D inputs down to the data register and through the Y outputs. This path is typically used during standard operations. For diagnostic or systems initialization, the internal SPC data path is used. This path allows access between the SPC data and command registers and the standard data path, pins and data register. The SPC data and command registers are accessed via the SDI, SDO, $C / \overline{\mathrm{D}}$ and SCLK pins.


## SPC FUNCTIONAL DESCRIPTION

The Serial Protocol Channel (SPC) has been optimized for the minimum number of pins and the maximum flexibility. The data is passed in on a Serial Data Input pin (SDI) and out on a Serial Data Output pin (SDO). The transfer of the data is controlled by a Serial Clock (SCLK) and a Command/Data mode input (C/D$)$. These four pins are the basic SPC pins. To the outside, the SPC appears as two serial shift registers in parallel - one for command and the other data. The serial clock shifts data and the Command/Data ( $C / \bar{D}$ ) line selects
which register is being shifted. The command register is used to control loading of data to and from the data register with other storage elements in the device.

With respect to executing an SPC command, there are four distinct phases: (1) data is shifted in, (2) followed by the command, (3) the command is executed, and (4) data is shifted out. During the data mode, data is simultaneously shifted into the serial data register while the data in the register is shifted out. During the command mode, opcode-type information is shifted through the serial ports. The command
is executed when the last bit is shifted in and the $c / \bar{D}$ line is brought LOW. The execution phase is ended with the next serial clock edge.

SPC data and commands are shifted in through the SDI pin, which is a serial input pin, and out through the SDO pin, which is a serial output pin. Data and commands are shifted in Least Significant Bit first; Most Significant Bit last (Yo = LSB, Y7 = MSB). Execution of SPC commands is performed by stopping the shift clock, SCLK, and lowering the C/ $\overline{\mathrm{D}}$ line from HIGH-to-LOW. Later SCLK may then be transitioned from LOW-to-HIGH. SPC commands and data can be shifted anytime without regard for operation. During the execution phase, care must be taken that there is no conflict between the SPC operation and parallel operation. This means that if the SPC operation attempts to load the parallel data register (opcode 10) while PCLK is in transition, the results are undefined. In general, it is required that PCLK be static during SPC operations. The synchronous commands (opcode 3 and 13), however, allow PCLK to run. In these operations, the HIGH-to-LOW transition of the C/ $\overline{\mathrm{D}}$ line takes on the function of an arm signal in preparation for the next LOW-to-HIGH transition of PCLK.

## SPC COMMANDS

There are 16 possible SPC opcodes. Fourteen of these are utilized, the other two are reserved and perform NO-OP functions. The top eight opcodes, 0 through 7 , are reserved for transferring data into the SPC data register for shifting out. The lowereight opcodes, 8 through 15, are used for transferring data from the SPC data register to other parts of the device. Two of the commands are also used for connecting the data in and out pins.

| Opcode | SPC Command |
| :---: | :---: |
| 0 | Y to SPC Data Register |
| 1 | Parallel Data Register to SPC Data Register |
| 2 | D to SPC Data Register |
| 3 | Y to SPC Data Register Synchronous w/PCLK |
| 4 | Status (OEY, PCLK) to SPC Data Register |
| 5 | Connect Y to D |
| 6-7 | Reserved (NO-OP) |
| 8 | SPC Data to $Y$ ( $\overline{O E Y}$ is Overidden) |
| 9 | SPC Data to D |
| 10 | SPC Data to Parallel Data Register |
| 11 | Select Serial Mode |
| 12 | Select Stub Mode |
| 13 | SPC Data to Parallel Data Register Synchronous w/PCLK |
| 14 | Connect D to Y ( $\overline{\mathrm{OEF}} \mathrm{Y}$ is Overidden) |
| 15 | NO-OP |

Opcode 0 is used for transferring data from the Y output pins into the SPC data register. Opcode 1 transfers data from the output of the parallel data register, before the tri-state gate, into the SPC data register. Opcode 2 transfers data from the D input pins into the SPC data register.



Opcode 3 transfers data on the Y pins to the SPC data register on the next PCLK, thus achieving a synchronous observation of the Y data pins in real time. This operation can be forced to repeat without shifting in a new command by pulsing C/D LOW-HIGH-LOW after each PCLK. As soon as data is shifted out using SCLK, the command is terminated and must be loaded in again.
$\mathrm{Y} \longrightarrow$ SPC Data Synchronous w/PCLK (Inst. 3)


Opcode 4 is used for loading status into the SPC data register. The format of bits is shown below.


2627 drw 22

Status $\longrightarrow$ SPC Data (Inst. 4)


Opcode 5 connects $Y$ to D. Opcodes 6 and 7 are reserved, hence designated NO-OP.

## Connect $Y$ to $D$ (Inst. 5)



Opcode 8 is used for transferring SPC data directly to the $Y$ pins. When executing opcode 8 , the state of $\overline{O E Y}$ is a "do not care"; that is, data will be output even if $\overline{\mathrm{OE}} \mathrm{Y}=\mathrm{HIGH}$. Opcode 9 is used for transferring SPC data to the D pins. Operands 8 and 9 can be temporarily suspended by raising the C/D input and resumed by lowering $\mathrm{C} / \overline{\mathrm{D}}$. As soon as SCL_K completes its LOW-to-HIGH transition, the command is terminated.


Opcode 10 is used for transferring data from the SPC data register into the parallel data register, irrespective of the state of PCLK. However, PCLK must be static between C/D going HIGH-to-LOW and SCLK going LOW-to-HIGH.


Opcodes 11 and 12 are used to set Serial and Stub Mode, respectively. After executing one of these opcodes, the device remains in this mode until programmed otherwise. The Serial mode is the default mode that the IDT49FCT818 powers up in. In Serial mode, commands are shifted through the SPC command register and then to the SDO pin. This is the typical mode used when several varieties of devices that utilize the SPC access method are employed on one serial ring.

SERIAL MODE

In Stub mode, SDI is connected directly to SDO. In this way, the same diagnostic command can be loaded into multiple devices of like type. For example, in four clock cycles the same command could be loaded into 8 IDT49FCT818s (64-bit pipeline register). Dissimilar devices must be segregated into serial scan loops of similar type, as shown below. During the command phase, the serial shift clock must be slowed down to accommodate the delay from SDI to SDO through all of the devices. The slower clock is typically a small tradeoff compared to the reduced number of clock cycles.


Opcode 13 transfers data from the SPC data register to the parallel data register on the next PCLK. Opcode 14 connects the D bus to the Y. Operation 14 can be temporarily suspended by raising the $C / \bar{D}$ input and resumed by lowering the $C / \bar{D}$ input again. The operation is terminated by SCLK.

SPC Data $\longrightarrow$ Parallel Data Register Synchronous w/PCLK (Inst. 13)


Opcodes 3 and 13 transfer data synchronous to PCLK which means that the HIGH-to-LOW on the C/D input is an arm signal. The data and command can be shifted in while PCLK is running. The $\mathrm{C} / \overline{\mathrm{D}}$ line is dropped prior to the desired PCLK edge and raised before the next edge. Instruction 13 can be repeated over many times by leaving the C/D line LOW during multiple transitions of PCLK while not clocking SCLK. PCLK cycles can even be skipped by raising the $C / \bar{D}$ input during the desired clock periods. Instruction 3 can be repeated by pulsing $C / \bar{D}$ high after each PCLK. The ability to continuously
execute a synchronous command can provide major benefits. For example, the synchronous read (Instruction 3, Y to SPC data) instruction could be clocked into the SPC command register. Then, it could be continuously executed by pulsing the $C / \bar{D}$ line HIGH. When the whole system is stopped (PCLK quiescent), the serial data register will contain the next to the last state of the parallel data register. That value can be shifted out and the current state of the parallel register can then be observed, allowing for the observation of two states of the parallel register (the current and the previous).


TYPICAL MICROPROGRAM APPLICATION WITH SPCTM


## TYPICAL APPLICATION

Inthe block diagram of the typical application, the SPC data register is shown being used with a writable control store in a microprogrammed design. The control store can be initialized through the diagnostic path. The SPC data register is used for the instruction register going into the IDT49C410, as well as for data registers around the IDT49C403. In this way, the designer may use the SPC data register to observe and modify the microcode coming out of the writable control store, as well as observing and being able to modify data and instructions in the overall machine. The IDT49C403 is a 16-bit version of the 2903A/203 which inciudes an SPC port for diagnostic and break point purposes.

The block diagram of the diagnostics ring shows how devices with diagnostics are hooked together in a serial ring via the SDI and SDO signals. The diagnostics signals may be generated through registers which are hooked up to a microprocessor. This microprocessor could conceivably be an IBM PC.

As companies like IDT continue to integrate more onto each device and put each device into smaller packages such as surface mount devices, the board level testing becomes more complex for the designer and the manufacturing divisions of companies. To help this situation, serial diagnostics was invented. This allows for observation of critical signals deep within the system. During system test when an error is observed, these signals may be modified in order to zero in on the fault in the system.

Serial diagnostics is primarily a scheme utilizing only a few pins (4) to examine and alter the internal state of a system for the purpose of monitoring and diagnosing system faults. It can be used at many points in the life of a product: design debug and verification, manufacturing test and field service. This document describes a serial diagnostic scheme which was developed at IDT and will be used in future VLSI logic devices designed by IDT.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$C_{L}=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2627 drw 32

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Puises: Rate $\leq 1.0 \mathrm{MHz}$; Zo $\leq 50 \mathrm{~s}$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; $\mathrm{tR} \leq 2.5 \mathrm{~ns}$.

ORDERING INFORMATION


Commercial
Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
Compliant to MIL-STD-883, Class B

Plastic DIP
Sidebraze DIP CERPACK Leadless Chip Carrier Small Outline IC

Octal Register with SPC
High-Speed Octal Register with SPC
2627 drw 37

CMOS MICROCYCLE LENGTH CONTROLLER

## IDT49C25 IDT49C25A

## FEATURES:

- Similar function to AMD's Am2925 bipolar controller with improved speeds and output drive over full temperature and voltage supply extremes
- Four microcode-controlled clock outputs allow clock cycle length control for 15 to 30\% increase in system throughput. Microcode selects one of eight clock patterns from 3 to 10 oscillator cycles in length
- System controls for RUN/HALT and Single Step
- Switch-debounced inputs provide flexible halt controls
- Low input/output capacitance
-6 pF inputs (typ.)
- 8pF outputs (typ.)
- CMOS power levels ( 1 mW typ. static)
- Available in 300 mil 24-pin plastic and ceramic THINDIP, 28-pin LCC and PLCC packages and CERPACK
- Both CMOS and TTL output compatible
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT49C25/A are single-chip general purpose clock generator/drivers built using IDT's advanced CEMOS ${ }^{\text {M }}$, a dual metal CMOS technology. It has microprogrammable clock cycle length to provide significant speed-up over fixed clock cycle approaches and meets a variety of system speed requirements.

The IDT49C25/A generate four different simultaneous clock out-put waveforms tailored to meet the needs of the IDT3900 CMOS family and other MOS and bipolar microprocessor-based systems. One of eight cycle lengths may be generated under microprogramcontrol using the cycle length inputs, L1, L2 and L3.

A buffered oscillator output, Fo, is provided for external system timing in addition to the four microcode controlled clock outputs, $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}$ and $\mathrm{C}_{4}$.

System control functions include $\overline{\text { RUN }}, \overline{\text { HALT }}$, Single-Step, Initialize and Ready/Wait controls. In addition, the FIRST; LAST input determines where a halt occurs and the Cx input determines the end point timing of wait cycles. WAITACK indicates that the IDT49C25/A are in a wait state.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS

| GND | 1 | 2 | $\square \mathrm{Vcc}$ |
| :---: | :---: | :---: | :---: |
| READY | 2 | 23 | $\square \mathrm{Cx}$ |
| L 1 | 3 | 22 | 日 $\overline{\text { INIT }}$ |
| L2 | 4 | P24-1, 21 | $\square$ WAITREQ |
| L3 | 5 | D24-1, 20 | $\square$ WAITACK |
| $\mathrm{C}_{1}$ | 6 | \& 19 | $\square \overline{R U N}$ |
| $\mathrm{C}_{2}$ | 7 | E24-1 18 | $\square \overline{\text { HALT }}$ |
| Сз | 8 | 17 | $\square \mathrm{FIRST} / \overline{\text { LAST }}$ |
| $\mathrm{C}_{4}$ | 9 | 16 | $\square$ OSC |
| SSNC | 10 | 15 | $\square \mathrm{NC}$ |
| SSNO | 11 | 14 | $\square \mathrm{Fo}$ |
| GND - | 12 | 13 | $\square \mathrm{Vcc}$ |
| DIP/CERPACK TOP VIEW |  |  |  |



## PIN DESCRIPTIONS

| Pin Names | I/O | Description |
| :---: | :---: | :---: |
| $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4}$ | 0 | System clock outputs. These outputs are all active during every system clock cycle. Their timing is determined by clock cycle length controls: L1, L2 and L3. |
| L1, L2, L3 | I | Clock cycle length control inputs. These inputs receive the microcode bits that select the microcycle lengths. They form a control word which selects one of the eight microcycle waveform patterns F3 through F10. |
| Fo | 0 | The buffered oscillator output. Fo internally generates all of the timing edges for outputs $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}$, $\mathrm{C}_{4}$ and $\overline{\text { WAITACK. }}$. Fo rises just prior to all of the $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4}$ transitions. |
| $\overline{\text { HALT }}$ and $\overline{\mathrm{RUN}}$ | I | Debounced inputs to provide $\overline{\text { HALT }}$ control. These inputs determine whether the output clocks run or not. A LOW input on $\overline{\text { HALT }}(\overline{\mathrm{RUN}}=\mathrm{HIGH})$ will stop all clock outputs. |
| FIRST/LAST | I | $\overline{\text { HALT time control input. A HIGH input in conjunction with a } \overline{\text { HALT }} \text { command will cause a halt to occur }}$ when $\mathrm{C}_{4}=\mathrm{LOW}$ and $\mathrm{C}_{1}=\mathrm{C}_{2}=\mathrm{C}_{3}=$ HIGH (see clock waveforms). A LOW input causes a HALT to occur when $\mathrm{C}_{1}=\mathrm{C}_{2}=\mathrm{C}_{3}=\mathrm{LOW}$ and $\mathrm{C}_{4}=\mathrm{HIGH}$. |
| SSNO and SSNC | I | Single Step control inputs. These debounced inputs allow system clock cycle single stepping while HALT is activated LOW. |
| WAITREQ | I | The Wait Request active LOW input. When LOW, this input will cause the outputs to halt during the next oscillator cycle after the Cx input goes LOW. |
| Cx | 1 | Wait cycle control input. The clock outputs respond to a wait request one oscillator clock cycle after Cx goes LOW. Cx is normally tied to any one of $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}$ or $\mathrm{C}_{4}$. |
| $\overline{\text { WAITACK }}$ | 0 | The Wait Acknowledge active LOW output. When LOW, this output indicates that all clock outputs are in the "WAIT" state. |
| READY | 1 | The $\overline{\text { READY }}$ active LOW input is used to continue normal clock output patterns after a wait state. |
| INIT | 1 | The Initialize active LOW input. This input is intended for use during power-up initialization of the system. When LOW, all clock outputs run free regardless of the state of the Halt, Single Step, Wait Request and Ready inputs. |
| OSC | 1 | External oscillator input (TLL level input). |

LOGIC DIAGRAM


## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VIERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to Vcc | -0.5 to VcC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 120 | 120 | mA |

NOTES:
2550 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and $1 / O$ terminals only

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| CoUT | Output Capacitance | VouT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2550 tol 03

1. This parameter is guaranteed by characterization data and not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: $\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | $\checkmark$ |
| liH | Input HIGH Current | $\mathrm{VcC}=$ Max., VIN = Vcc |  | - | - | 25 | $\mu \mathrm{A}$ |
| 1 ll . | Input LOW Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | SSNO, SSNC, $\overline{\mathrm{RUNN}}, \overline{\mathrm{HALT}}$ | - | - | -1.0 | mA |
|  |  |  | FIRST/LAST | - | - | -1.5 |  |
|  |  |  | Other Inputs | - | - | -5 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | mA |
| Isc | Short Circuit Current | VcC $=$ Max. ${ }^{(3)}$, Vo = GND |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{VIH}_{\mathrm{IH}} \text { or } \mathrm{VII}^{2} \end{aligned}$ | $\mathrm{lOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $1 \mathrm{OH}=-3.0 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.0 | - |  |
|  |  |  | $1 \mathrm{OH}=-5.0 \mathrm{~mA} \mathrm{COM'L}$ | 2.4 | 4.0 | 二 |  |
| Vol | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, 1 \mathrm{LL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH}_{\mathrm{IH}} \mathrm{VIL}^{2} \end{aligned}$ | $\mathrm{IOL}=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $1 \mathrm{OL}=16 \mathrm{~mA} \mathrm{MIL}$. | - | - | 0.5 |  |
|  |  |  | $1 \mathrm{CL}=24 \mathrm{~mA} \mathrm{COM}{ }^{\prime} \mathrm{L}$ | - | - | 0.5 |  |

## NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V C C=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circiut test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | VCC $=$ Max., VIN $\geq$ VHC, VIN $\leq$ VLC |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $V C C=M a x ., V I N=3.4 V^{(3)}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V c c=\text { Max. }$ <br> Outputs Open | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & \text { VIN } \leq V_{L C} \end{aligned}$ | - | 0.24 | 0.4 | $\begin{aligned} & \mathrm{mAl} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(5)}$ | Vcc = Max., Outputs Open, $\mathrm{fCP}=\mathrm{OSC}=5 \mathrm{MHz}(50 \% \text { duty cycle })$ <br> $\overline{R E A D Y}$, SSNO, $\overline{\text { WAITREQ, }}, \overline{H A L T}, \overline{\text { INIT }}=$ Vcc <br> $\mathrm{L}_{1}, \mathrm{~L}_{2}, \mathrm{~L}_{3}, \mathrm{SSNC}, \mathrm{FIRST} / \overline{\mathrm{AST}}, \overline{\mathrm{RUN}}, \mathrm{Cx}=\mathrm{GND}$ |  | - | 6.5 | 9.7 | mA |
|  |  | $V C C=\operatorname{Max} .$ <br> Outputs Open $\mathrm{fCP}=\mathrm{OSC}=5 \mathrm{MHz}$ ( $50 \%$ duty cycle) <br> SSNO, $\overline{\text { HALT }}=\mathrm{VCC}$ <br> $\overline{\text { READY, }}$, WAITREQ, $\overline{\text { NIT }}=3.4 \mathrm{~V}$ ( $98 \%$ duty cycle) <br> $\mathrm{L}_{1}, \mathrm{~L}_{2}, \mathrm{~L}_{3}, \mathrm{SSNC}, \mathrm{FIRST} / \overline{\mathrm{LAST}}, \overline{\mathrm{RUN}}, \mathrm{Cx}=\mathrm{GND}$ |  | - | 8.5 | 16.6 |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input $(V \mathbb{N}=3.4 \mathrm{~V})$; all other inputs at Vcc or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. IC = IQUIESCENT + IINPUTS + IOYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{Icc} \mathrm{DHNT}+\mathrm{IccD}(\mathrm{fcp} / 2+\mathrm{foNO})$
Icc $=$ Quiescent Current
$\Delta \mathrm{ICC}=$ Power Supply Current for a TTL High Input ( $\mathrm{V} \mid \mathrm{N}=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
fo = Output Frequency
No = Number of Outputs at fo
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE


NOTES:

1. The frequency guarantees apply with $C_{x}$ connected to $C_{1}, C_{2}, C_{3}, C_{4}$ or HIGH. The $C x$ input load must be considered part of the 50 pt/500 . clock output loading.
2. These set-up and hold times apply to the Fo LOW-to-HIGH transition of the period in which Cx goes LOW.
3. These inputs are synchronized internally. Failure to meet ts may cause a $1 /$ Fo delay but will not cause incorrect operation.
4. These inputs are "debounced" by an internal R-S flip-flop and are intended to be connected to manual break-before-make switches.
5. FIRST/LAST normally wired HIGH or LOW.
6. This parameter is guaranteed but not tested.

## SWITCHING WAVEFORMS



Figure 3. Wait Timing (Cx Connected to $\mathbf{C} 1$ )

## DETAILED DESCRIPTION

The IDT49C25/A are dynamically programmable generalpurpose clock controllers. They can be logically separated into two parts - a state machine decoder and a state machine control section.


The state machine takes microcode information from the Microcycle Length (L) inputs L1, L2 and L3 and counts the fundamental frequency of the oscillator (OSC) to create the clock outputs $\mathrm{F}_{0}, \mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}$ and $\mathrm{C}_{4}$.

The clock outputs have a characteristic wave shape


Figure 4. IDT49C25/A Clock Waveforms
relationship for each microcycle length. For example, $\mathrm{C}_{1}$ is always LOW only on the last Fo clock period of a microcycle and $\mathrm{C}_{4}$ is always LOW on the first. C3 has an approximate duty cycle of $50 \%$ and $\mathrm{C}_{2}$ is HIGH for all but the last two periods (see Figure 4).

The current state of the machine is contained in a register, part of which is the Clock Generator Register. $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}$ and $\mathrm{C}_{4}$ are the outputs of this register. These outputs and the outputs of the Microcycle Control Latch are fed into combinatorial logic to generate the next state. On each falling edge of the internal clock, the next state is entered into the current state register. The Microcycle Control Latch is latched when $\mathrm{C}_{1}$ is HIGH . This means that it will be loaded during the last state of each microcycle ( $\mathrm{C}_{1}=\mathrm{C}_{2}=\mathrm{C} 3=\mathrm{LOW}, \mathrm{C}_{4}=\mathrm{HIGH}$ ). This internal latch selects one of eight possible microcycle lengths, F3 to F10.

The state machine control logic, which determines the mode of operation of the state machine, is intended to be connected to a front panel. There are four basic modes of operation of the IDT49C25/A comprised of $\overline{\text { RUN }}, \overline{\text { HALT, WAIT }}$ and SINGLE STEP.

## SYSTEM TIMING

In the typical computer, the time required to execute different instructions varies. However, the time allotted to each instruction is the time that it takes to execute the longest instruction. The IDT49C25/A allows the user to dynamically vary the time allotted for each instruction, thereby allowing the user to realize a higher throughput.

## IDT49C25/A CONTROL INPUTS

The control inputs fall into two categories, microcycle length control and clock control. Microcycle length control is provided via the " $L$ " inputs which are intended to be connected to the microprogram memory. The " L " inputs are used to select one of eight cycle lengths ranging from three oscillator cycles for pattern F3 to ten oscillator cycles for pattern F10. This information is always loaded at the end of the microcycle into the Microcycle Control Latch which performs the function of a pipeline register for the microcycle length microcode bits.


Figure 5. Switch Connection for $\overline{\operatorname{RUN}} / \overline{\mathrm{HALT}}$ and Single Step
Therefore, the cycle length goes in the same microword as the instruction that it is associated with.

The clock control inputs are used to synchronize the microprogram machine with the external world and I/O devices. Inputs like RUN, HALT, SSNO and SSNC, which start and stop execution, are meant to be connected to switches on the front panel of the microprogrammed machine (see Figure 5). These inputs have internal pull-up resistors and are connected to an R-S flip-flop in order to provide switch debouncing. The FIRST/LAST input is used to determine at what point of the microcycle the IDT49C25/A will halt when HALT or a SINGLE STEP is initiated. In most applications, the user wires this input HIGH or LOW, depending on the design.

When $\overline{H A L T}$ is held low ( $\overline{\mathrm{RUN}}=\mathrm{HIGH}$ ), the state machine will start the halt mode on the last ( $\mathrm{C}_{1}=$ LOW) or the first ( $\mathrm{C}_{4}$ = LOW) state of the microcycle as determined by the FIRST/ $\overline{\text { LAST input. When } \overline{\text { RUN }} \text { goes low ( } \overline{\text { HALT }}=\mathrm{HIGH}) \text {, the state }}$ machine will resume the run mode.

The WAITREQ, Cx, $\overline{\text { READY }}$ and $\overline{\text { WAITACK }}$ signals are used to synchronize other parts of a computer system (memory, I/O devices) to the CPU by dynamically stretching the microcycle. For example, the CPU may access a slow peripheral that requires the data remain on the date bus for several microseconds. In this case, the peripheral pulls the WAITREQ line LOW. The Cx input lets the design specify when the WAITREQ line is sampled in the microcycle. This has a direct impact on how much time the peripheral has to


Figure 6. $\overline{\text { WAIT }} / \overline{\text { READY }}$ Timing
respond in order to request a wait cycle (see Figure 6). The $\overline{R E A D Y}$ line is used by the peripheral to signal when it is ready to resume execution of the rest of the microcycle. The WAITACK line goes LOW on the next oscillator cycle after the Cx input goes LOW and remains LOW until the second oscillator cycle after $\overline{R E A D Y}$ goes LOW.

The SSNO and SSNC inputs are used to initiate the SINGLE STEP mode. These debounced inputs allow a single microcycle to occur while in the halt mode. SSNO (normally open) and SSNC (normally closed) are intended to be connected to a momentary SPDT switch. After SSNO has been high for one clock edge, the state machine will change to the next run mode. The microcycle will end on the first or last state of the microcycle, depending on the state of the FIRST/LAST.

## AC TIMING SIGNAL REFERENCES

Set-up and hold times in registers and latches are measured relative to the clock signals that drive them. In the IDT49C25/A, the external oscillator provides a free running clock signal that drives all the registers on the devices. This clock is provided for the user through the buffered output of Fo. Therefore, Fo is used as the reference of set-up, hold and clock-to-output times. However, for the Microcycle Control Latch, the set-up and hold times are referenced to the $\mathrm{C}_{1}$ output which is the buffered version of the latch enable. This reference is appropriate for the Microcycle Control Latch because, in a typical application, this latch is considered part of the pipeline register which is also driven by one of the " $C$ " outputs.


Figure 7. Single Step Timing Sequence

## ORDERING INFORMATION



2550 dww 10


The part numbering scheme for the IDT39C8XX family had been changed in 1988 to conform with the new proposed JEDEC part numbering system. The new system is as follows:

| Previous Part Number | New Part Number |
| :---: | :---: |
|  |  |
| IDT39C821 | IDT54/74FCT821A |
| IDT39C822 | IDT54/74FCT822A |
| IDT39C823 | IDT54/74FCT823A |
| IDT39C824 | IDT54/74FCT824A |
| IDT39C825 | IDT54/74FCT825A |
| IDT39C826 | IDT54/74FCT826A |
|  |  |
| IDT39C827 | IDT54/74FCT827A |
| IDT39C828 | IDT54/74FCT828A |
| IDT39C841 | IDT54/74FCT841A |
| IDT399882 | IDT54/74FCT842A |
| IDT39843 | IDT54/74FCT843A |
| IDT39C844 | IDT54/74FCT844A |
| IDT39C845 | IDT54/74FCT845A |
| IDT39C846 | IDT54/74FCT846A |
| IDT39C861 | IDT54/74FCT864A |
| IDT39C862 | IDT54/74FCT862A |
| IDT39C863 | IDT54/74FCT863A |
| IDT39C864 | IDT54/74FCT864A |

Refer to data sheets under the new part number system for all specifications.

FAST CMOS
IDT54/74FCT138
1-OF-8 DECODER

## FEATURES:

- IDT54/74FCT138 equivalent to FAST ${ }^{\text {rm }}$ speed
- IDT54/74FCT138A 35\% faster than FAST ${ }^{\text {M }}$
- Equivalent to $\mathrm{FAST}^{\mathrm{rm}}$ speeds output drive over full temperature and voltage supply extremes
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than FAST ${ }^{\text {m }}$ ( $5 \mu \mathrm{~A}$ max.)
- 1-of-8 decoder with enables
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing \# 5962-87654 is listed on this function. Refer to section 2


## DESCRIPTION:

The IDT54/74FCT138/A/C are 1-of-8 decoders built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. The IDT54/74FCT138/A/C accept three binary weighted inputs (A0, $A_{1}, A_{2}$ ) and, when enabled, provide eight mutually exclusive active LOW outputs ( $\overline{\mathrm{O}} 0-\overline{\mathrm{O}} 7$ ). The IDT54/74FCT138/ $A / C$ feature three enable inputs, two active LOW ( $\bar{E}_{1}, \bar{E}_{2}$ ) and one active HIGH (Е3). All outputs will be HIGH unless $\overline{\mathrm{E}}_{1}$ and $\bar{E}_{2}$ are LOW and E3 is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 ( 5 lines to 32 lines) decoder with just four IDT54/74FCT138/ A/C devices and one inverter.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS




LCC
TOP VIEW

PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $A_{0}-A_{2}$ | Address Inputs |
| $\bar{E}_{1}, \bar{E}_{2}$ | Enable Inputs (Active LOW) |
| $E_{3}$ | Enable Input (Active HIGH) |
| $\overline{\mathrm{O}}_{0}-\bar{O}_{7}$ | Outputs (Active LOW) |

2581 tbl 05
FUNCTION TABLE

| Inputs |  |  |  |  |  | Outputs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E1 | E2 | E3 | A0 | A1 | A2 | $\overline{\mathrm{O}} 0$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{2}$ | $\overline{\mathrm{O}} 3$ | $\bar{O}_{4}$ | $\bar{O} 5$ | $\overline{\mathrm{O}}_{6}$ | O7 |
| H | X | X | X | X | X | H | H | H | H | H | H | H | H |
| X | H | X | X | X | X | H | H | H | H | H | H | H | H |
| X | X | L | X | X | X | H | H | H | H | H | H | H | H |
| L | L | H | L | L | L | L | H | H | H | H | H | H | H |
| L | L | H | H | L | L | H | L | H | H | H | H | H | H |
| L | L | H | L | H | L | H | H | L | H | H | H | H | H |
| L | L | H | H | H | L | H | H | H | L | H | H | H | H |
| L | L | H | L | L | H | H | H | H | H | L | H | H | H |
| L | L | H | H | L | H | H | H | H | H | H | L | H | H |
| L | L | H | L | H | H | H | H | H | H | H | H | L | H |
| L | L | H | H | H | H | H | H | H | H | H | H | H | L |

2581 th 06

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lOUT | DC Output Current | 120 | 120 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output Capacitance | VoUT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2581 tbl 02

1. This parameter is guaranteed characterization data and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | . - | - | V |
| VIL. | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| liH | Input HIGH Current | $V C C=$ Max. | V = $=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| ILL | Input LOW Current |  | $\mathrm{V}_{\mathrm{I}}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{VCC}=\mathrm{Max} .{ }^{(3)}, \mathrm{Vo}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \text { VCC }=\operatorname{Min} . \\ & \text { VIN }=V_{I H} \text { or } V_{I L} . \end{aligned}$ | $10 \mathrm{H}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $1 \mathrm{OH}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $1 \mathrm{OH}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| Vol | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{~V}$ IN $=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & V C C=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $10 L=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $\mathrm{IOL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $1 \mathrm{LL}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}_{\mathrm{H}}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=M a x . \\ & \mathrm{VIN} \geq \mathrm{VHC} ; \mathrm{VIN} \leq \mathrm{VLC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{Vcc}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Open One Output Toggling 50\% Duty Cycle | $\begin{aligned} & \text { VIN } \geq V_{H C} \\ & \text { VIN } \leq V L C \end{aligned}$ | - | 0.15 | 0.3 | $\mathrm{mA} / \mathrm{MHz}$ |
| Ic | Total Power Supply Current ${ }^{(5)}$ | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Open <br> Toggle $\overline{\mathrm{E}}_{1}, \mathrm{E}_{2}$ or $\mathrm{E}_{3}$ <br> 50\% Duty Cycle <br> $f \mathrm{f}=10 \mathrm{MHz}$ <br> One Output Toggling | $\begin{aligned} & \mathrm{VIN} \geq \mathrm{VHC} \\ & \mathrm{VIN} \leq \mathrm{VLC} \\ & (\mathrm{FCT}) \\ & \hline \end{aligned}$ | - |  | 4.5 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.0 | 5.5 |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input $(V I N=3.4 \mathrm{~V})$; all other inputs at Vcc or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC} D \mathrm{DNT}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fONO})$
$\mathrm{IcC}=$ Quiescent Current
$\Delta \mathrm{lcc}=$ Power Supply Current for a TTL High Input (Vin $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{N}_{\mathrm{T}}=$ Number of TTL Inputs at DH
$\mathrm{ICCD}=$ Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
$\mathrm{fCP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
Ю $0=$ Output Frequency
NO = Number of Outputs at fo
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT138 |  |  |  | IDT54/74FCT138A |  |  |  | IDT54/74FCT138C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\widehat{\mathrm{tPLH}}$ $\mathrm{tPHL}$ | Propagation Delay An to $\overline{\text { On }}$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 9.0 | 1.5 | 12.0 | 1.5 | 5.8 | 1.5 | 7.8 | - | - | - | - | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\bar{E}_{1}$ or $\bar{E}_{2}$ to $\bar{O}_{n}$ |  | 1.5 | 9.0 | 1.5 | 12.5 | 1.5 | 5.9 | 1.5 | 8.0 | - | - | - | - | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\mathrm{E}_{3}$ to $\overline{\mathrm{O}} \mathrm{n}$ |  | 1.5 | 9.0 | 1.5 | 12.5 | 1.5 | 5.9 | 1.5 | 8.0 | - | - | - | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

## DEFINITIONS:

2581 to 08
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES



NOTES
2581 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz}$; $\mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION




## DUAL 1-OF-4 DECODER

## FEATURES:

- IDT54/74FCT139 equivalent to FAST™ speed
- IDT54/74FCT139A 35\% faster than FAST ${ }^{\text {m }}$
- Equivalent to $\mathrm{FAST}^{\mathrm{rm}}$ output drive over full temperature and voltage supply extremes
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial) and 32mA (military)
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than FASTim ( $5 \mu \mathrm{~A}$ max.)
- Dual 1-of-4 decoder with enable
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT139/ANC are dual 1-of-4 decoders built using advanced CEMOS ${ }^{\text {M }}$, a dual metal CMOS technology. These devices have two independent decoders, each of which accept two binary weighted inputs (A0-A1) and provide four mutually exclusive active LOW outputs ( $\overline{\mathrm{O}} 0-\overline{\mathrm{O}} 3$ ). Each decoder has an active LOW enable ( $\overline{\mathrm{E}}$ ). When $\overline{\mathrm{E}}$ is HIGH, all outputs are forced HIGH.

## PIN CONFIGURATIONS



## FUNCTIONAL BLOCK DIAGRAM



FUNCTION TABLE ${ }^{(1)}$

| Inputs |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{E}}$ | A0 | A1 | $\bar{O} 0$ | $\bar{O} 1$ | $\bar{O}_{2}$ | $\bar{O}_{3}$ |
| H | X | X | H | H | H | H |
| L | L | L | L | H | H | H |
| L | H | L | H | L | H | H |
| L | L | H | H | H | L | H |
| L | H | H | H | H | H | L |

NOTE:
2605 t| 105

1. $H=H I G H$ Voltage Level
$L=$ LOW Voltage Level
$X=$ Don't Care

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to VCC | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power <br> Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output <br> Current | 120 | 120 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

DEFINITION OF FUNCTIONAL TERMS

| Pin Names | Description |
| :--- | :--- |
| $A_{0}, A_{1}$ | Address Inputs |
| $\bar{E}$ | Enable Input (Active LOW) |
| $\bar{O}_{0}-\bar{O}_{3}$ | Outputs (Active LOW) |

2605 tol 04

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| Cout | Output <br> Capacitance | VouT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2605 tbl 02

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V}$; $\mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | $\checkmark$ |
| IIH | Input HIGH Current | $V C C=M a x$. | $\mathrm{VI}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL | Input LOW Current |  | $\mathrm{VI}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | V = $=\mathrm{GND}$ | - | - | -5 |  |
| VIK | Clamp Diode Voltage | $\mathrm{VcC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{VcC}=$ Max. ${ }^{(3)}, \mathrm{VO}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & V C C=M i n . \\ & V I N=V I H \text { or } V I L \end{aligned}$ | $1 \mathrm{OH}=-300 \mu \mathrm{~A}$ | Vhc | Vcc | - |  |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $1 \mathrm{OH}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| Vol | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, 1 \mathrm{LL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & V C C=M i n . \\ & V I N=V I H \text { or } V I L \end{aligned}$ | $\mathrm{lOL}=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $\mathrm{IOL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM}$. | - | 0.3 | 0.5 |  |

NOTES:
2605 t103

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS VLC $=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & V C C=M a x . \\ & V I N \geq V H C ; V I N \leq V L C \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V C C=M a x . \\ & V I N=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V C C=$ Max. <br> Outputs Open <br> One Bit Toggling <br> 50\% Duty Cycle | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & V I N \leq V L C \end{aligned}$ | - | 0.15 | 0.3 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | VCC = Max. Outputs Open $\mathrm{fi}=10 \mathrm{MHz}$ 50\% Duty Cycle One Bit Toggling | $\begin{aligned} & \mathrm{VIN} \geq V H C \\ & V I N \leq V L C \\ & (F C T) \end{aligned}$ | - | 1.7 | 4.5 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.0 | 5.5 |  |
|  |  | $V C c=$ Max. <br> Outputs Open $\mathrm{fi}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> One Bit Toggling <br> on Each Decoder | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & V I N \leq V L C \\ & \text { (FCT) } \end{aligned}$ | - | 3.2 | $7.5^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V I N=G N D \end{aligned}$ | - | 3.7 | $9.5{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per $T L$ driven input ( $\mathrm{V} \mathbb{N}=3.4 \mathrm{~V}$ ); all other inputs at Vcc or $G N D$.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the IcC formula. These limits are guaranteed but not tested.
6. Ic = IQUIESCENT + IINPUTS + IDYnAmic
$\mathrm{IC}=\mathrm{ICC}+\triangle \mathrm{I} C \mathrm{D} D \mathrm{DNT}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fiNo})$
ICC = Quiescent Current
$\Delta I C C=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V})$
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{fCP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
No = Number of Outputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.
SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Parameter | Description | Condition ${ }^{(1)}$ | IDT54/74FCT139 |  |  |  | IDT54/74FCT139A |  |  |  | IDT54/74FCT139C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'I. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\mathrm{A}_{0}$ or $\mathrm{A}_{1}$ to $\overline{\mathrm{O}} \mathrm{n}$ | $\begin{aligned} & C L=50 p F \\ & R L=500 \Omega \end{aligned}$ | 1.5 | 9.0 | 1.5 | 12.0 | 1.5 | 5.9 | 1.5 | 7.8 | - | - | - | - | ns |
| tPLH <br> tPHL | Propagation Delay $\overline{\mathrm{E}}$ to $\overline{\mathrm{O}} \mathrm{n}$ |  | 1.5 | 8.0 | 1.5 | 9.0 | 1.5 | 5.5 | 1.5 | 7.2 | - | - | - | - | ns |

## NOTES:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2605 tol 08
CL = Load capacitance: includes jig and probe capacitance
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2605 drw 10

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; tf $\leq 2.5 \mathrm{~ns}$; $\mathrm{tR} \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION

IDT $\frac{X X}{\text { Temp. Range }}$ FCT $\frac{X X X X}{\text { Device Type }} \frac{X}{\text { Package }} \frac{X}{\text { Process }}$

| Integrated Device Technology, Inc. | FAST CMOS SYNCHRONOUS PRESETTABLE BINARY COUNTERS | IDT54/74FCT161 IDT54/74FCT161A IDT54/74FCT163 IDT54/74FCT163A |
| :---: | :---: | :---: |

## FEATURES:

- IDT54/74FCT161/163 equivalent to $\mathrm{FAST}^{\text {TM }}$ speed
- IDT54/74FCT161A/163A 35\% faster than FAST ${ }^{\text {M }}$
- Equivalent to FAST ${ }^{\text {m }}$ output drive over full temperature and voltage supply extremes
- $10 \mathrm{~L}=48 \mathrm{~mA}$ (commercial), 32mA (military)
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than FAST™ ( $5 \mu \mathrm{~A}$ max.)
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT161/163 and IDT54/74FCT161A/163A are high-speed synchronous modulo-16 binary counters built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. They are synchronously presettable for application in programmable dividers and have two types of count enable inputs plus a terminal count output for versatility in forming synchronous multistage counters. The IDT54/74FCT161 and IDT54/74FCT161A have asynchronous Master Reset inputs that override all other inputs and force the outputs LOW. The IDT54/74FCT163 and IDT54/74FCT163A have Synchronous Reset inputs that override counting and parallel loading and allow the outputs to be simultaneously reset on the rising edge of the clock.

## FUNCTIONAL BLOCK DIAGRAM



2612 dwo 01

[^12]
## PIN CONFIGURATIONS

- MR for ' 161 - $\overline{\mathrm{SR}}$ for ' 163


DIP/SOIC/CERPACK TOP VIEW

PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| CEP | Count Enable Parallel Input |
| CET | Count Enable Trickle Input |
| CP | Clock Pulse Input (Active Rising Edge) |
| $\overline{\mathrm{MR}}$ ('161) | Asynchronous Master Reset Input (Active LOW) |
| $\overline{\mathrm{SR}}$ ('163) | Synchronous Reset Input (Active LOW) |
| P0-3 | Parallel Data Inputs |
| $\overline{\mathrm{PE}}$ | Parallel Enable Input (Active LOW) |
| Qo-3 | Flip-Flop Outputs |
| TC | Terminal Count Output |



FUNCTION TABLE ${ }^{(2)}$

| $\overline{\mathbf{S R}}^{(1)}$ | $\overline{\mathbf{P E}}$ | CET | CEP | Action on the Rising <br> Clock Edge(s) |
| :---: | :---: | :---: | :---: | :--- |
| L | X | X | X | Reset (Clear) |
| H | L | X | X | Load (Pn $\rightarrow$ Qn) |
| H | H | H | H | Count (Increment) |
| H | H | L | X | No Change (Hold) |
| H | H | X | L | No Change (Hold) |

NOTES:
261206

1. For FCT163/163A only.
2. $H=$ HIGH Voltage Level, $L=$ LOW Voltage Level, $X=$ Don't Care .

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerclal | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to VCC | -0.5 to VCC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| louT | DC Output Current | 120 | 120 | mA |

NOTES:
2612 to 01
. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and V/O terminals only.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | Vin $=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output Capacitance | Vout $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2612 tol 02

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $\mathrm{VCC}=$ Max. | $\mathrm{V}_{1}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL | Input LOW Current |  | $\mathrm{VI}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{Vcc}=$ Max. ${ }^{(3)}, \mathrm{VO}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}_{\mathrm{I}}=\mathrm{VIH} \text { or } \mathrm{VIL}^{2} \end{aligned}$ | $\mathrm{lOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA}$ COM'L. | 2.4 | 4.3 | 二 |  |
| VoL | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{H}} \text { or } \mathrm{VIL}^{2} \end{aligned}$ | $\mathrm{IOL}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{VLC}^{(4)}$ |  |
|  |  |  | $\mathrm{IOL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{loL}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

NOTES:
2612 tbl 03

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V c c=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS VLC $=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN} \geq \mathrm{VHC} ; \mathrm{VIN} \leq \mathrm{VLC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{V}$ IN $=3.4 \mathrm{~V}^{(3)}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | Vcc = Max., Outputs Open Load Mode $\mathrm{CEP}=\mathrm{CET}=\overline{\mathrm{PE}}=\mathrm{GND}$ <br> $\overline{\mathrm{MR}}$ or $\overline{\mathrm{SR}}=\mathrm{Vcc}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN} \geq V H C \\ & \mathrm{VIN} \leq V L C \\ & (F C T) \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max., Outputs Open <br> Load Mode <br> $\mathrm{fCP}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\mathrm{CEP}=\mathrm{CET}=\overline{\mathrm{PE}}=\mathrm{GND}$ <br> $\overline{\mathrm{MR}}$ or $\overline{\mathrm{SR}}=\mathrm{Vcc}$ <br> One Bit Toggling <br> at $\mathrm{fi}_{\mathrm{i}}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & \text { VIN } \geq V_{H C} \\ & V \operatorname{VIN} \leq V L C \\ & (F C T) \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.2 | 6.0 |  |
|  |  | Vcc = Max., Outputs Open <br> Load Mode <br> $\mathrm{fCP}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\mathrm{CEP}=\mathrm{CET}=\overline{\mathrm{PE}}=\mathrm{GND}$ <br> $\overline{\mathrm{MR}}$ or $\overline{\mathrm{SR}}=\mathrm{VCc}$ <br> Four Bits Toggling <br> at $\mathrm{fi}_{\mathrm{i}}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | Vin $\geq$ VHC <br> VIN $\leq$ VLC <br> (FCT) | - | 4.0 | $7.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 5.2 | $12.8{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input $(\mathrm{V} \mathbb{N}=3.4 \mathrm{~V})$; all other inputs at VCC or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. Ic = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{Ic}=\mathrm{Icc}+\Delta \mathrm{IccDHNT}+\mathrm{ICCD}(\mathrm{fcP} / 2+\mathrm{fiNi})$
lcc $=$ Quiescent Current
$\Delta \mid C C=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$N T=$ Number of TTL Inputs at $D H$
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
fi = Input Frequency
$\mathrm{Ni}=$ Number of Inputs at fi
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT161/163 |  |  |  | IDT54/74FCT161A/163A |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\overline{\mathrm{tPLH}}$ tPHL | Propagation Delay CP to Qn ( $\overline{\mathrm{PE}}$ Input HIGH) | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 11.0 | 2.0 | 11.5 | 2.0 | 7.2 | 2.0 | 7.5 | ns |
| $\begin{aligned} & \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay CP to Qn ( $\overline{P E}$ Input LOW) |  | 2.0 | 9.5 | 2.0 | 10.0 | 2.0 | 6.2 | 2.0 | 6.5 | ns |
| $\begin{aligned} & \hline \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay CP to TC |  | 2.0 | 15.0 | 2.0 | 16.5 | 2.0 | 9.8 | 2.0 | 10.8 | ns |
| $\begin{aligned} & \mathrm{tPLH} \\ & \text { tPHL } \end{aligned}$ | Propagation Delay CET to TC |  | 1.5 | 8.5 | 1.5 | 9.0 | 1.5 | 5.5 | 1.5 | 5.9 | ns |
| tPHL | Propagation Delay $\overline{M R}$ to Qn ('161) |  | 2.0 | 13.0 | 2.0 | 14.0 | 2.0 | 8.5 | 2.0 | 9.1 | ns |
| tPHL | Propagation Delay $\overline{M R}$ to TC ('161) |  | 2.0 | 11.5 | 2.0 | 12.5 | 2.0 | 7.5 | 2.0 | 8.2 | ns |
| tsu | Set-up Time, HIGH or LOW Pn to CP |  | 5.0 | - | 5.5 | - | 4.0 | - | 4.5 | - | ns |
| th | Hold Time, HIGH or LOW Pn to CP |  | 1.5 | - | 2.0 | - | 1.5 | - | 2.0 | - | ns |
| tsu | Set-up Time, HIGH or LOW $\overline{\mathrm{PE}}$ or $\overline{\mathrm{S}}$ to CP |  | 11.5 | - | 13.5 | - | 9.5 | - | 11.5 | - | ns |
| $\mathrm{tH}^{\text {r }}$ | Hold Time, HIGH or LOW $\overline{\mathrm{PE}}$ or $\overline{\mathrm{SR}}$ to CP |  | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tSU | Set-up Time, HIGH or LOW CEP or CET to CP |  | 11.5 | - | 13.0 | - | 9.5 | - | 11.0 | - | ns |
| ${ }^{\text {t }} \mathrm{H}$ | Hold Time, HIGH or LOW CEP or CET to CP |  | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tw | Clock Pulse Width (Load) HIGH or LOW |  | 5.0 | - | 5.0 | - | $4.0{ }^{(3)}$ | - | $4.0^{(3)}$ | - | ns |
| tw | Clock Pulse Width (Count) HIGH or LOW |  | 7.0 | - | 8.0 | - | 6.0 | - | 7.0 | - | ns |
| tw | $\overline{\text { MR Pulse Width, LOW ('161) }}$ |  | 5.0 | - | 5.0 | - | $4.0{ }^{(3)}$ | - | $4.0^{(3)}$ | - | ns |
| tREM | Recovery Time $\overline{\mathrm{MR}}$ to CP ('161) |  | 6.0 | - | 6.0 | - | 5.0 | - | 5.0 | - | ns |

## NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.

TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2612 tol 08
$\mathrm{CL}=$ Load capacitance: includes jig and probe capacitance.
Rt = Termination resistance: should be equal to Zout of the Pulse
Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2612 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; tf $\leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



## DESCRIPTION:

The IDT54/74FCT182 and IDT54/74FCT182A are highspeed carry lookahead generators built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. The IDT54/ 74FCT182 and IDT54/74FCT182A are carry lookahead generators that accept up to four pairs of active LOW Carry Propagate ( $\overline{\mathrm{P}}_{0}, \overline{\mathrm{P}}_{1}, \overline{\mathrm{P}}_{2}, \overline{\mathrm{P}}_{3}$ ) and Carry Generate ( $\overline{\mathrm{G}}_{0}, \overline{\mathrm{G}}_{1}, \overline{\mathrm{G}}_{2}, \overline{\mathrm{G}}_{3}$ ) signals and an active HIGH carry input ( $\mathrm{C}_{n}$ ) and provides anticipated HIGH carries ( $\mathrm{C}_{n+x}, \mathrm{C}_{n+y}, \mathrm{C}_{n+z}$ ) across four groups of binary adders. These products also have active LOW Carry Propagate $(\overline{\mathrm{P}})$ and Carry Generate $(\overline{\mathrm{G}})$ outputs which may be used for further levels of lookahead.

## FEATURES:

- IDT54/74FCT182 equivalent to FAST™ speed;
- IDT54/74FCT182A 30\% faster than FAST ${ }^{\text {m }}$
- Equivalent to FAST ${ }^{\text {TM }}$ speeds and output drive over full temperature and voltage supply extremes
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels ( 1 mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than FAST™ ( $5 \mu \mathrm{~A}$ max.)
- Carry lookahead generator
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS




LCC
TOP VIEW

PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\mathrm{C}_{n}$ | Carry Input |
| $\overline{\mathrm{G}}_{0}-\overline{\mathrm{G}}_{3}$ | Carry Generate Inputs (Active LOW) |
| $\overline{\mathrm{P}}_{0}-\overline{\mathrm{P}}_{3}$ | Carry Propagate Inputs (Active LOW) |
| $\mathrm{C}_{n+x}-\mathrm{C}_{n+z}$ | Carry Outputs |
| $\overline{\mathrm{G}}$ | Carry Generate Output (Active LOW) |
| $\overline{\mathrm{P}}$ | Carry Propagate Output (Active LOW) |

2560 tbl 05

FUNCTION TABLE ${ }^{(1)}$

| Inputs |  |  |  |  |  |  |  |  | Outputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cn | $\overline{\mathrm{G}}_{0}$ | $\overline{\mathbf{P}}_{0}$ | $\bar{G}_{1}$ | $\overline{\mathbf{P}}_{\mathbf{1}}$ | $\overline{\mathrm{G}} 2$ | $\bar{P}_{2}$ | $\overline{\mathbf{G}}_{3}$ | $\overline{\mathbf{P}}_{3}$ | $C_{n+x}$ | $C_{n+y}$ | $\mathrm{C}_{\mathrm{n}+2}$ | $\overline{\mathbf{G}}$ | $\overline{\mathbf{P}}$ |
| $\begin{aligned} & X \\ & L \\ & X \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ |  |  |  |  |
| $\begin{aligned} & X \\ & X \\ & X \\ & L \\ & X \\ & X \\ & H \end{aligned}$ | $\begin{aligned} & X \\ & H \\ & H \\ & X \\ & L \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & L \\ & X \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ |  |  |  |  |  | $\begin{aligned} & L \\ & L \\ & L \\ & H \\ & H \\ & H \end{aligned}$ |  |  |  |
| $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & H \\ & H \\ & X \\ & X \\ & \text { X } \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \end{aligned}$ | X <br> H <br> H <br> H <br> X <br> L X <br> X | $\begin{aligned} & \mathrm{X} \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & H \\ & L \\ & X \\ & X \\ & X \end{aligned}$ | $\begin{aligned} & \hline H \\ & X \\ & X \\ & X \\ & X \\ & X \\ & L \\ & L \\ & L \end{aligned}$ |  |  |  |  | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ |  |  |
|  | $\begin{aligned} & \hline X \\ & X \\ & X \\ & X \\ & H \\ & X \\ & X \\ & X \\ & \text { X } \end{aligned}$ |  | $\begin{aligned} & X \\ & X \\ & X \\ & H \\ & H \\ & X \\ & X \\ & L \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & X \\ & H \\ & H \\ & H \\ & X \\ & L \\ & X \\ & X \end{aligned}$ | $\begin{aligned} & X \\ & H \\ & X \\ & X \\ & X \\ & X \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & H \\ & L \\ & X \\ & X \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ |  |  |  | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ |  |
|  |  | $\begin{aligned} & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{~L} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & X \\ & H \\ & X \\ & X \end{aligned}$ $\mathrm{L}$ |  | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{~L} \end{aligned}$ |  | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ |  |  |  |  | H H H H L |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

2560 tbl 06 $\mathrm{L}=$ LOW Voltage Level $X=$ Don't Care

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to VCc | -0.5 to VCC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTES:
2560 tbl 01

1. Stresses greater than those listedunder ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2560 แ 02

1. This parameter is guaranteed by characterization data and not tested

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V}$; $\mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL. | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| 1 H | Input HIGH Current | $V C C=M a x$. | $\mathrm{V}_{1}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V C C=M a x .{ }^{(3)}, \mathrm{Vo}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or VHC, $\mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM}{ }^{\prime} \mathrm{L}$. | 2.4 | 4.3 | - |  |
| VOL | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & V C C=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{lOL}=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $\mathrm{IOL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{ILL}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS
$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IcC. | Quiescent Power Supply Current | $\begin{aligned} & V C C=M a x . \\ & V I N \geq V H C ; V I N \leq V L C \end{aligned}$ |  | - | 0.2 - | 1.5 | mA |
| $\triangle \mathrm{l} C \mathrm{C}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | Vcc = Max., Outputs Open One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN} \geq V_{H C} \\ & \mathrm{VIN} \leq \mathrm{VIC} \end{aligned}$ | - | 0.15 | 0.3 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(5)}$ | Vcc = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=10 \mathrm{MHz}, 50 \%$ Duty Cycle One Bit Toggling | VIN $\geq$ VHC <br> $\operatorname{VIN} \leq \operatorname{VLC}$ <br> (FCT) | - | 1.7 | 4.5 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.0 | 5.5 |  |

NOTES:
2560 th 04

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input $(V \operatorname{Vin}=3.4 \mathrm{~V})$; all other inputs at Vcc or $G N D$.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. IC = IQUIESCENT + IINPuTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC} \mathrm{DHNT}^{2}+\mathrm{ICCD}\left(\mathrm{fCP} / 2+\mathrm{fi}_{\mathrm{i}} \mathrm{i}\right)$
ICC = Quiescent Current
$\Delta I C C=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
$\mathrm{DH}=$ Duty Cycle for TTL Inputs High
$\mathrm{NT}=$ Number of TTL inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Conditions ${ }^{(1)}$ | IDT54/74FCT182 |  |  |  | IDT54/74FCT182A |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPL.H <br> tPHL | Propagation Delay $\mathrm{C}_{n}$ to $\mathrm{C}_{n+x}$, $\mathrm{C}_{n+y}, \mathrm{C}_{n+z}$ | $\begin{aligned} & C L=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 10.0 | 2.0 | 16.5 | 2.0 | 7.0 | 2.0 | 10.7 | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\overline{\mathrm{P}}_{0}, \overline{\mathrm{P}}_{1}, \overline{\mathrm{P}}_{2}$ to $\mathrm{C}_{n+x}, \mathrm{C}_{n+y}, \mathrm{C}_{n+z}$ |  | 1.5 | 9.0 | 1.5 | 11.5 | 1.5 | 8.5 | 1.5 | 9.0 | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\overline{\mathrm{G}}_{0}, \overline{\mathrm{G}}_{1}, \overline{\mathrm{G}} 2$ to $C_{n+x}, C_{n+y}, C_{n+z}$ |  | 1.5 | 9.5 | 1.5 | 11.5 | 1.5 | 8.5 | 1.5 | 9.0 | ns |
| $\begin{aligned} & \hline \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay $\bar{P}_{1}, \bar{P}_{2}, \overline{\mathrm{P}}_{3}$ to $\overline{\mathrm{G}}$ |  | 2.0 | 11.0 | 2.0 | 16.5 | 2.0 | 7.2 | 2.0 | 10.7 | ns |
| $\begin{aligned} & \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay $\bar{G}_{n}$ to $\bar{G}$ |  | 2.0 | 11.5 | 2.0 | 16.5 | 2.0 | 7.6 | 2.0 | 10.7 | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\bar{P}_{n}$ to $\bar{P}$ |  | 1.5 | 8.5 | 1.5 | 12.5 | 1.5 | 6.0 | 1.5 | 7.4 | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS


## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

## DEFINITIONS:

$C L=$ Load capacitance: includes jig and probe capacitance
Rt = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2560 drw 04

1. Diagram shown for input Control Enable-LOW and input Control

Disable-HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; Z \mathrm{Zo} \leq 50 \mathrm{~s}$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; $t \mathrm{R} \leq 2.5 \mathrm{~ns}$

## ORDERING INFORMATION



FAST CMOS UP/DOWN BINARY COUNTER

IDT54/74FCT191
IDT54/74FCT191A

## FEATURES:

- IDT54/74FCT191 equivalent to FAST™ speed
- IDT54/74FCT191A $35 \%$ faster than FAST ${ }^{T M}$
- Equivalent to FAST $^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- IOL $=48 \mathrm{~mA}$ (commercial), 32 mA (military)
- CMOS power levels ( 1 mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than FAST ( $5 \mu \mathrm{~A}$ max.)
- JEDEC standard pinout for DIP, LCC and SOIC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT191 and IDT54/74FCT191A are reversible modulo- 16 binary counters, featuring synchronous counting and asynchronous presetting and are built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. The preset feature allows the IDT54/74FCT191 and IDT54/ 74FCT191A to be used in programmable dividers. The count enable input, terminal count output and ripple clock output make possible a variety of methods of implementing multiusage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

FUNCTIONAL BLOCK DIAGRAM


2616 drw 01

[^13]
## PIN CONFIGURATIONS



PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | Count Enable Input (Active LOW) |
| CP | Clock Pulse Input (Active Rising Edge) |
| $\mathrm{Po}-3$ | Parallel Data Inputs |
| $\overline{\mathrm{PL}}$ | Asynchronous Parallel Load Input (Active LOW) |
| $\overline{\mathrm{U}} / \mathrm{D}$ | Up/Down Count Control Input |
| $\mathrm{Qo-3}$ | Flip-Flop Outputs |
| $\overline{\mathrm{RC}}$ | Ripple Clock Output (Active LOW) |
| TC | Terminal Count Output (Active HIGH) |


$\overline{\text { RC }}$ FUNCTION TABLE ${ }^{(2)}$

| Inputs |  | Outputs |  |
| :---: | :---: | :---: | :---: |
| $\overline{\mathbf{C E}}$ | $\mathbf{C P}$ | TC $^{(1)}$ | $\overline{\mathbf{R C}}$ |
| L | $\boxed{ }$ | H | $\square$ |
| H | X | X | H |
| X | X | L | H |

2616 tbl 06
MODE SELECT FUNCTION TABLE ${ }^{(2)}$

| Inputs |  |  |  | Mode |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { PL }}$ | $\overline{C E}$ | $\bar{U} / \mathrm{D}$ | CP |  |
| H | L | L | $f$ | Count Up |
| H | L | H | $f$ | Count Down |
| L | X | X | X | Preset (Asynchronous) |
| H | H | X | X | No Change (Hold) |

NOTES:
$2616: 0107$

1. TC is generated internally.
2. $H=H I G H$ Voltage Level, $L=$ LOW Voltage Level, $X=$ Don't Care, $f=$ LOW - to-HIGH clock transition.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lOUT | DC Output Current | 120 | 120 | mA |

NOTES:
2616 th 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals.
3. Outputs and I/O terminals.

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| Cout | Output Capacitance | Vout $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2616 tol 02

1. This parameter is guaranteed at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{Vcc} \cdot 0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| llH | Input HIGH Current | $V c c=$ Max | $\mathrm{VI}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL | Input LOW Current |  | $\mathrm{VI}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | V = GND | - | - | -5 |  |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{VcC}=\mathrm{Max} .{ }^{(3)}, \mathrm{Vo}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, 1 \mathrm{lOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $1 \mathrm{OH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $1 \mathrm{OH}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| VoL | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{loL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & V C C=M i n . \\ & V I N=V I H \text { or } V I L \end{aligned}$ | $\mathrm{IOL}=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $1 \mathrm{OL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

## NOTES:

$2616+0103$

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS $\mathrm{VLC}=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & \text { VCC = Max. } \\ & \text { VIN } \geq V_{H C} ; V_{I N} \leq V L C \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $V C C=M a x ., V I N=3.4 V^{(3)}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | Vcc = Max., Outputs Open Preset Mode $\overline{\mathrm{PL}}=\overline{\mathrm{CE}}=\overline{\mathrm{U}} / \mathrm{D}=\mathrm{CP}=\mathrm{GND}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & \text { VIN } \leq \operatorname{VLC} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max., Outputs Open Preset Mode $\overline{\mathrm{PL}}=\overline{\mathrm{CE}}=\overline{\mathrm{U}} / \mathrm{D}=\mathrm{CP}=\mathrm{GND}$ One Bit Toggling at $\mathrm{fi}_{\mathrm{i}}=5 \mathrm{MHz}$ 50\% Duty Cycle | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & \text { VIN } \leq \text { VLC } \\ & (F C T) \end{aligned}$ | - | 1.0 | 2.8 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 1.2 | 3.8 |  |
|  |  | Vcc = Max., Outputs Open Preset Mode $\overline{\mathrm{PL}}=\overline{\mathrm{CE}}=\overline{\mathrm{U}} / \mathrm{D}=\mathrm{CP}=\mathrm{GND}$ <br> Four Bits Toggling at $\mathrm{fi}_{\mathrm{i}}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | VIN $\geq$ VHC <br> $\operatorname{VIN} \leq \operatorname{VLC}$ <br> (FCT) | - | 3.2 | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 4.2 | $10.5^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $V / \mathbb{N}=3.4 \mathrm{~V}$ ); all other inputs at VCC or $G N D$.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICCDHNT}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{f} \mathrm{Ni})$
Icc = Quiescent Current
$\Delta I C C=$ Power Supply Current for a TTL High Input (ViN $=3.4 \mathrm{~V}$ )
$\mathrm{DH}=$ Duty Cycle for TTL Inputs High
$\mathrm{N}_{\mathrm{T}}=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HL.H or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at fi
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT191 |  |  |  | IDT54/74FCT191A |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay CP to $Q_{n}$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.5 | 12.0 | 1.5 | 16.0 | 2.5 | 7.8 | 1.5 | 10.5 | ns |
| $\begin{aligned} & \hline \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay CP to TC |  | 3.0 | 14.0 | 2.0 | 16.0 | 3.0 | 11.8 | 2.0 | 12.2 | ns |
| $\begin{aligned} & \hline \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay CP to $\overline{R C}$ |  | 2.5 | 8.5 | 1.5 | 12.5 | 2.5 | 8.5 | 1.5 | 10.0 | ns |
| $\begin{aligned} & \hline \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay $\overline{\mathrm{CE}}$ to $\overline{\mathrm{RC}}$ |  | 2.0 | 8.0 | 2.0 | 8.5 | 2.0 | 7.2 | 2.0 | 8.0 | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\bar{U} / D$ to $\overline{R C}$ |  | 4.0 | 20.0 | 4.0 | 22.5 | 4.0 | 13.0 | 4.0 | 14.7 | ns |
| $\begin{aligned} & \mathrm{tPLH} \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\bar{U} / D$ to TC |  | 3.0 | 11.0 | 3.0 | 13.0 | 3.0 | 7.2 | 3.0 | 8.5 | ns |
| $\begin{aligned} & \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay Pn to Qn |  | 2.0 | 14.0 | 1.5 | 16.0 | 2.0 | 9.1 | 1.5 | 10.4 | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay $\overline{\mathrm{PL}}$ to $\mathrm{Q}_{\mathrm{n}}$ |  | 3.0 | 13.0 | 3.0 | 14.0 | 3.0 | 8.5 | 3.0 | 9.1 | ns |
| tsu | Set-up Time, HIGH or LOW Pn to $\overline{P L}$ |  | 5.0 | - | 6.0 | - | 4.0 | - | 5.0 | - | ns |
| $\mathrm{t}^{\text {H }}$ | Hold Time, HIGH or LOW Pn to $\overline{P L}$ |  | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tsu | Set-up Time LOW CE to CP |  | 10.0 | - | 10.5 | - | 9.0 | - | 9.5 | - | ns |
| t | Hold Time LOW $\overline{\mathrm{CE}}$ to CP |  | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tSU | Set-up Time, HIGH or LOW $\bar{U} / D$ to CP |  | 12.0 | - | 12.0 | - | 10.0 | - | 10.0 | - | ns |
| $t \mathrm{H}$ | Hold Time, HIGH or LOW $\overline{\mathrm{U}} / \mathrm{D}$ to CP |  | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tw | $\overline{\text { PL Puise Width LOW }}$ |  | 6.0 | 二 | 8.5 | - | 5.5 | - | 8.0 | - | ns |
| tw | CP Pulse Width HIGH or LOW |  | 5.0 | - | 7.0 | - | $4.0{ }^{(3)}$ | - | 6.0 | - | ns |
| trem | Recovery Time $\overline{\text { PL }}$ to CP |  | 6.0 | - | 7.5 | - | 5.0 | - | 6.5 | - | ns |

NOTES:

1. See test circuit and waveform.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES



NOTES
2616 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



## FEATURES:

- IDT54/74FCT193 equivalent to FAST $^{\text {rm }}$ speed
- IDT54/74FCT193A 35\% faster than FASTT
- Equivalent to $\mathrm{FAST}^{\mathrm{TM}}$ output drive over full temperature and voltage supply extremes
- $10 \mathrm{~L}=48 \mathrm{~mA}$ (commercial), 32 mA (military)
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than FAST™ ( $5 \mu \mathrm{~A}$ max.)
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT193 and IDT54/74FCT193A are up/ down modulo-16 binary counters built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. Separate count-up and count-down clocks are used and, in either counting mode, the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs. Separate terminal count-up and terminal count-down outputs are provided that are used as the clocks for subsequent stages without extra logic, thus simplifying multiusage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load ( $\overline{\mathrm{PL}}$ ) and the Master Reset (MR) inputs asynchronously override the clocks.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



FUNCTION TABLE ${ }^{(1)}$

| MR | $\overline{\text { PL }}$ | CPu | CPD | Mode |
| :---: | :---: | :---: | :---: | :--- |
| H | X | X | X | Reset (Asyn.) |
| L | L | X | X | Preset (Asyn.) |
| L | $H$ | $H$ | $H$ | No Change |
| L | H | $\uparrow$ | $H$ | Count Up |
| L | $H$ | $H$ | $\uparrow$ | Count Down |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level
$X=$ Don't Care
$\uparrow=$ LOW-to-HIGH Clock Transition.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{t}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | 10 | pF |
| Cout | Output <br> Capacitance | VoUT $=0 \mathrm{~V}$ | 8 | 12 | pF |

1. This parameter is guaranteed by characterization data and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V}$; $\mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military; $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| liH | Input HIGH Current | $\mathrm{Vcc}=$ Max . | $\mathrm{V}_{1}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| ILL | Input LOW Current |  | $\mathrm{VI}=0.5 \mathrm{~V}$ | - | - | -5 ${ }^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| VIK | Clamp Diode Voltage | $\mathrm{Vcc}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{VCC}=$ Max. ${ }^{(3)}, \mathrm{Vo}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| Vol | Output LOW Voltage | $V \mathrm{CCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, 10 \mathrm{~L}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & V C C=M i n . \\ & V I N=V I H \text { or } V I L \end{aligned}$ | $\mathrm{loL}=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $1 \mathrm{LL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM}$ ' . | - | 0.3 | 0.5 |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

VLC $=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$


## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input $(\mathrm{VIN}=3.4 \mathrm{~V})$; all other inputs at Vcc or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + linputs + IOYNAMiC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC} D \mathrm{DNT}+\mathrm{ICCD}\left(\mathrm{fCP} / 2+\mathrm{f}_{\mathrm{i}} \mathrm{Ni}\right)$
Icc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{fCP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{fi}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT193 |  |  |  | IDT54/74FCT193A |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\mathrm{tPLH}$ $\mathrm{tPHL}$ | Propagation Delay CPu or CPD to $\overline{T C u}$ or $\overline{T C D}$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 10.0 | 2.0 | 10.5 | 2.0 | 6.5 | 2.0 | 6.9 | ns |
| tPLH tPHL | Propagation Delay CPu or CPD to Qn |  | 2.0 | 13.5 | 2.0 | 14.0 | 2.0 | 8.8 | 2.0 | 9.1 | ns |
| $\begin{aligned} & \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay Pn to Qn |  | 2.0 | 15.5 | 2.0 | 16.5 | 2.0 | 10.1 | 2.0 | 10.8 | ns |
| $\begin{aligned} & \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay PL to Qn |  | 2.0 | 14.0 | 2.0 | 13.5 | 2.0 | 8.8 | 2.0 | 9.1 | ns |
| tPHL. | Propagation Delay MR to Qn |  | 3.0 | 15.5 | 3.0 | 16.0 | 3.0 | 10.1 | 3.0 | 10.4 | ns |
| tPLH | Propagation Delay MR to TCu |  | 3.0 | 14.5 | 3.0 | 15.0 | 3.0 | 9.4 | 3.0 | 9.8 | ns |
| tPHL | Propagation Delay MR to TCD |  | 3.0 | 15.5 | 3.0 | 16.0 | 3.0 | 10.1 | 3.0 | 10.4 | ns |
| $\begin{aligned} & \hline \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay $\stackrel{\rightharpoonup}{P L}$ to $\overline{T C u}$ or $\overline{T C D}$ |  | 3.0 | 16.5 | 3.0 | 18.5 | 3.0 | 10.8 | 3.0 | 12.0 | ns |
| $\begin{aligned} & \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay <br> Pn to TCu or TCD |  | 3.0 | 15.5 | 3.0 | 16.5 | 3.0 | 10.1 | 3.0 | 10.8 | ns |
| tSU | Set-up Time, HIGH or LOW Pn to $\overline{\mathrm{PL}}$ |  | 5.0 | - | 6.0 | - | 4.0 | - | 5.0 | - | ns |
| th | Hold Time, HIGH or LOW $P_{n}$ to $\overline{P L}$ |  | 2.0 | - | 2.0 | - | 1.5 | - | 1.5 | - | ns |
| tw | PL Pulse Width, LOW |  | 6.0 | - | 7.5 | - | 5.0 | - | 6.5 | - | ns |
| tw | CPu or CPD Pulse Width HIGH or LOW |  | 5.0 | - | 7.0 | - | $4.0{ }^{(3)}$ | - | 6.0 | - | ns |
| tw | CPu or CPD Pulse Width LOW (Change of Direction) |  | 10.0 | - | 12.0 | - | 3.0 | - | 10.0 | - | ns |
| iw | MR Pulse Width HIGH |  | 6.0 | - | 6.0 | - | 5.0 | - | 5.0 | - | ns |
| tREM | Recovery Time $\overline{\text { PL to CPu or CPD }}$ |  | 6.0 | - | 8.0 | - | 5.0 | - | 7.0 | - | ns |
| tREM | Recovery Time MR to CPu or CPD |  | 4.0 | - | 4.5 | - | 3.0 | - | 3.5 | - | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$C L=$ Load capacitance: includes jig and probe capacitance.
$\mathrm{R}_{\mathrm{T}}=$ Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2621 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; t $\mathrm{t} \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



2621 drw 03

| Integrated Device Technology, Inc. | FAST CMOS OCTAL BUFFER/LINE DRIVER | IDT54/74FCT240/A/C IDT54/74FCT241/A/C IDT54/74FCT244/A/C IDT54/74FCT540/A/C IDT54/74FCT541/A/C |
| :---: | :---: | :---: |

## FEATURES:

- IDT54/74FCT240/241/244/540/541 equivalent to FAST™ speed and drive
- IDT54/74FCT240A/241A/244A/540A/541A 25\% faster than FASTim
- IDT54/74FCT240C/241C/244C/540C/541C up to $55 \%$ faster than FAST ${ }^{\text {m }}$
- IOL $=64 \mathrm{~mA}$ (commercial) and 48 mA (military)
- CMOS power levels (1mW typ. static)
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Meets or exceeds JEDEC Standard 18 specifications


## DESCRIPTION:

The IDT octal buffer/line drivers are built using advanced CEMOSim a dual metal CMOS technology. The IDT54/ 74FCT240/A/C, IDT54/74FCT241/A/C and IDT54/74FCT244/ $\mathrm{A} / \mathrm{C}$ are designed to be employed as memory and address drivers, clock drivers and bus-oriented transmitter/receivers which provide improved board density.

The IDT54/74FCT540/A/C and IDT54/74FCT541/A/C are similar in function to the IDT54/74FCT240/A/C and IDT54/ 74FCT244/AC, respectively, except that the inputs and outputs are on opposite sides of the package. This pinout arrangement makes these devices especially useful as output ports for microprocessors and as backplane drivers, allowing ease of layout and greater board density.

## FUNCTIONAL BLOCK DIAGRAMS


*OEB for $241, \overline{O E B}$ for 244

*Logic diagram shown for 'FCT540.
'FCT541 is the non-inverting option.

PIN CONFIGURATIONS
IDT54/74FCT240


IDT54/74FCT241/244

*OEв for 241, סЕв for 244

IDT54/74FCT540/541

"Ox for 540, Ox for 541


## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\overline{\text { OEA }}, \overline{\text { OEB }}$ | 3-State Output Enable Inputs (Active LOW) |
| OEB $^{(1)}$ | 3-State Output Enable Input (Active HIGH) |
| Dxx | Inputs |
| Oxx | Outputs |

NOTE:

1. OEb for 241 only.

2606 tbl 04

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output <br> Current | 120 | 120 | mA |

## NOTES:

2606 wl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

## FUNCTION TABLE

| Inputs ${ }^{(1)}$ |  |  |  | Outputs ${ }^{(1)}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{OE}_{A}$ | OEb | OEB ${ }^{(2)}$ | D | 240 | 241 | 244 | 540 | 541 |
| L | L | H | L | H | L | L | H | L |
| L | L | H | H | L | H | H | L | H |
| H | H | $L$ | X | Z | Z | Z | Z | Z |

NOTE:
2606 tbl 05

1. $\mathrm{H}=$ High Voltage Level

X = Don't Care
L = Low Voltage Level
Z = High Impedance
2. OEb for 241 only.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter (1) | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | Vout $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2606 th 02

1. This parameter is measured at characterization but not tested

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V}$; $\mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCc}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions (1) |  |  | Typ. ${ }^{(2)}$ | Max. | $\frac{\text { Unit }}{V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - |  |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | $\checkmark$ |
| IIH | Input HIGH Current | $\mathrm{Vcc}=$ = Max. | $\mathrm{V}_{1}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | V I $=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=$ GND | - | - | -5 |  |
| 102H | Off State (High Impedance) Output Current | Vcc = Max. | $\mathrm{Vo}=\mathrm{Vcc}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | $10^{(4)}$ |  |
| IOZL |  |  | $\mathrm{VO}=0.5 \mathrm{~V}$ | - | - | $-10^{(4)}$ |  |
|  |  |  | $\mathrm{VO}=\mathrm{GND}$ | - | - | -10 |  |
| VIK | Clamp Diode Voltage | $\mathrm{VcC}=$ Min., $\mathrm{N}=$ |  | - | -0.7 | -1.2 | V |
| Ios | Short Circuit Current | $V C C=M a x .{ }^{(3)}$, V |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VcC}=3 \mathrm{~V}, \mathrm{VN}=$ | $\mathrm{CC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ | VHC | Vcc | - | V |
|  |  | $V c c=$ Min. | $1 \mathrm{OH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  | $\mathrm{VIN}=$ VIHor VIL | $\mathrm{IOH}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| Vol | Output LOW Voltage | $V C C=3 V, V N=$ | C, $10 \mathrm{~L}=300 \mu \mathrm{~A}$ | - | GND | VLC | V |
|  |  | $V C C=M i n$. | $\mathrm{IOL}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{VLC}{ }^{(4)}$ |  |
|  |  | VIN $=$ VIHor VIL | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{IOL}=64 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.55 |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS
$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IcC | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\text { Max. } \\ & \mathrm{VIN} \geq \mathrm{VHC} ; \mathrm{VIN} \leq \mathrm{VLC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{Vcc}=\mathrm{Max} . \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | Vcc = Max. <br> Outputs Open $\begin{aligned} & \overline{O E A}=\overline{O E B}_{\mathrm{B}}^{\mathrm{O}}=\mathrm{GND} \text { or } \\ & \mathrm{OE} A=\mathrm{GND}, \\ & \mathrm{OEB}=\mathrm{VCC} \end{aligned}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & \text { VIN } \leq \text { VLC } \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current (6) | Vcc = Max. <br> Outputs Open $\mathrm{fi}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\begin{aligned} & \overline{O E}_{A}=\overline{O E B}_{\mathrm{O}}=\mathrm{GND} \text { or } \\ & \mathrm{OE}_{\mathrm{A}}=\mathrm{GND}, \\ & \mathrm{OEB}=\mathrm{VCC} \end{aligned}$ <br> One Bit Toggling | VIN $\geq$ VHC <br> VIN $\leq$ VLC <br> (FCT) $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  | Vcc = Max. <br> Outputs Open <br> $f \mathrm{i}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{O E A}_{A}=\overline{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ or <br> $\overline{O E A}=G N D$, <br> $\mathrm{OEB}=\mathrm{Vcc}$ <br> Eight Bits Toggling | Vin $\geq$ VHC <br> Vin $\leq \operatorname{VLC}$ <br> (FCT) $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 3.2 | 6.5 ${ }^{(5)}$ |  |

## NOTES:

2606 th 06

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input (VIN $=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + linputs + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC} D \mathrm{HNT}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fiNi})$
ICC = Quiescent Current
$\Delta \mathrm{lcc}=$ Power Supply Current for a TTL High Input ( $\mathrm{V} \mathbb{N}=3.4 \mathrm{~V}$ )
Dh = Duty Cycle for TTL Inputs High
$\mathrm{NT}=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}_{\mathrm{f}}=$ Input Frequency
$\mathrm{N}_{\mathrm{I}}=$ Number of Inputs at f
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT240 ${ }^{(1,2)}$

| Symbol | Parameter | Condition | 54/74FCT240 |  |  |  | 54/74FCT240A |  |  |  | 54/74FCT240C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tPLH tPHL | Propagation Delay Dn to $\overline{\mathrm{O}} \mathrm{N}$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 8.0 | 1.5 | 9.0 | 1.5 | 4.8 | 1.5 | 5.1 | 1.5 | 4.3 | 1.5 | 4.7 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time |  | 1.5 | 10.0 | 1.5 | 10.5 | 1.5 | 6.2 | 1.5 | 6.5 | 1.5 | 5.0 | 1.5 | 5.7 | ns |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \text { tPLZ } \\ & \hline \end{aligned}$ | Output Disable Time |  | 1.5 | 9.5 | 1.5 | 10.0 | 1.5 | 5.6 | 1.5 | 5.9 | 1.5 | 4.5 | 1.5 | 4.6 | ns |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT241 AND FCT244 ${ }^{(1,2)}$

| Symbol | Parameter | Condition | 54/74FCT241/244 |  |  |  | 54/74FCT241A/244A |  |  |  | 54/74FCT241C/244C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tPLH tPHL | Propagation Delay Dn to ON | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 1.5 | 6.5 | 1.5 | 7.0 | 1.5 | 4.8 | 1.5 | 5.1 | 1.5 | 4.1 | 1.5 | 4.6 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time |  | 1.5 | 8.0 | 1.5 | 8.5 | 1.5 | 6.2 | 1.5 | 6.5 | 1.5 | 5.8 | 1.5 | 6.5 | ns |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \mathrm{tPLZ} \\ & \hline \end{aligned}$ | Output Disable Time |  | 1.5 | 7.0 | 1.5 | 7.5 | 1.5 | 5.6 | 1.5 | 5.9 | 1.5 | 5.2 | 1.5 | 5.7 | ns |

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT540 AND FCT541 ${ }^{(1,2)}$

| Symbol | Parameter | Condition | 54/74FCT540/541 |  |  |  | 54/74FCT540A/541A |  |  |  | 54/74FCT540C/541C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | MII. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay Dn to $\overline{\mathrm{O}} \mathrm{N}$ IDT54/74FCT540 | $\begin{aligned} & C L=50 p F \\ & R_{L}=500 \Omega \end{aligned}$ | 1.5 | 8.5 | 1.5 | 9.5 | 1.5 | 4.8 | 1.5 | 5.1 | 1.5 | 4.3 | 1.5 | 4.7 | ns |
| tPLH tPHL | Propagation Delay Dn to On IDT54/74FCT541 |  | 1.5 | 8.0 | 1.5 | 9.0 | 1.5 | 4.8 | 1.5 | 5.1 | 1.5 | 4.1 | 1.5 | 4.6 | ns |
| $\begin{aligned} & \hline \mathrm{tPZH} \\ & \text { tPZL } \end{aligned}$ | Output Enable Time |  | 1.5 | 10.0 | 1.5 | 10.5 | 1.5 | 6.2 | 1.5 | 6.5 | 1.5 | 5.8 | 1.5 | 6.5 | ns |
| $\begin{aligned} & \mathrm{tPHz} \\ & \mathrm{tPLZ} \\ & \hline \end{aligned}$ | Output Disable Time |  | 1.5 | 9.5 | 1.5 | 10.0 | 1.5 | 5.6 | 1.5 | 5.9 | 1.5 | 5.2 | 1.5 | 5.7 | ns |

## NOTES:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



SET-UP, HOLD AND RELEASE TIMES


## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$C L=$ Load capacitance: includes jig and probe capacitance.
Rt = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2606 drw 10

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; Z o \leq 50 \Omega$; $\mathrm{t} \leq \mathbf{2} .5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



FAST CMOS OCTAL
IDT54/74FCT245/A/C BIDIRECTIONAL TRANSCEIVERS

## FEATURES:

- IDT54/74FCT245/640/645 equivalent to FAST ${ }^{\text {TM }}$ speed and drive
- IDT54/74FCT245A/640A/645A 25\% faster than FASTim
- IDT54/74FCT245C/640C/645C 40\% faster than FAST ${ }^{\text {m }}$
- TTL input and output level compatible
- CMOS output level compatible
- $10 \mathrm{~L}=64 \mathrm{~mA}$ (commercial) and 48mA (military)
- Input current levels only $5 \mu \mathrm{~A}$ max.
- CMOS power levels ( 2.5 mW typical static)
- Direction control and over-riding 3-state control
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B and DESC listed
- Meets or exceeds JEDEC Standard 18 specifications


## DESCRIPTION:

The IDT octal bidirectional transceivers are built using advanced CEMOS ${ }^{\text {M }}$, a dual-metal CMOS technology. The IDT54/74FCT245/A/C, IDT54/74FCT640/A/C and IDT54/ 74FCT645/A/C are designed for asynchronous two-way communication between data buses. The transmit/receive ( $T / \bar{R}$ ) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from $A$ ports to $B$ ports, and receive (active LOW) from B ports to A ports. The output enable ( $\overline{\mathrm{OE})}$ input, when HIGH, disables both $A$ and $B$ ports by placing them in HIGH Z condition.

The IDT54/74FCT245/A/C and IDT54/74FCT645/A/C transceivers have non-inverting outputs. The IDT54/74FCT640/A/C has inverting outputs.

FUNCTIONAL BLOCK DIAGRAM


FCT245, 645 are non-inverting options.
FCT640 is the inverting option.

## PIN CONFIGURATIONS



LCC
TOP VIEW

[^14]
## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\overline{\mathrm{OE}}$ | Output Enable Input (Active LOW) |
| $\mathrm{T} / \overline{\mathrm{R}}$ | Transmit/Receive Input |
| $\mathrm{A} 0-\mathrm{A} 7$ | Side A Inputs or 3-State Outputs |
| $\mathrm{B} 0-\mathrm{B} 7$ | Side B Inputs or 3-State Outputs |

2534 tbl 05

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to VcC | -0.5 to VcC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| louT | DC Output Current | 120 | 120 | mA |

## NOTES:

2534 *) 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals.
3. Outputs and I/O terminals.

FUNCTION TABLE ${ }^{(2)}$

| Inputs |  | Outputs |
| :---: | :---: | :---: |
| $\overline{O E}$ | T/ $/ \bar{R}$ |  |
| L | L | Bus B Data to Bus ${ }^{(1)}$ |
| L | H | Bus A Data to Bus $\mathrm{B}^{(1)}$ |
| H | X | High Z State |

NOTE:
2534 tol 06

1. 640 is inverting from input to output.
2. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level
$L=$ LOW Voltage Level
X = Don't Care
CAPACITANCE ( $T A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=$ OV | 6 | 10 | pF |
| CVO | I/O Capacitance | VouT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2534 tbl 02

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V}$; $\mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | $V$ |
| IIH | Input HIGH Current (Except I/O pins) | $\mathrm{Vcc}=$ Max | $\mathrm{V}_{1}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL | Input LOW Current (Except I/O pins) |  | $\mathrm{VI}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=$ GND | - | - | -5 |  |
| IIH | Input HIGH Current (/O pins only) | $\mathrm{VCC}=\mathrm{Max}$ | V I $=\mathrm{Vcc}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{VI}=2.7 \mathrm{~V}$ | - | - | $15^{(4)}$ |  |
| IIL | Input LOW Current (I/O pins only) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-15^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -15 |  |
| VIK | Clamp Diode Voltage | $\mathrm{Vcc}=$ Min., $1 \mathrm{~N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{VCC}=\mathrm{Max} .{ }^{(3)}, \mathrm{Vo}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \text { VCC }=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ MIL. | 2.4 | 4.3 | - |  |
|  |  |  | $1 \mathrm{OH}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| VoL | Output LOW Voltage (Port A and Port B) | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } V_{I L} \end{aligned}$ | $1 \mathrm{LL}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{VLC}{ }^{(4)}$ |  |
|  |  |  | $1 \mathrm{LL}=48 \mathrm{~mA} \mathrm{MIL}$. | 一 | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{IOL}=64 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.55 |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHc}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & \text { Vcc }=\text { Max. } \\ & \text { VIN } \geq V_{H C} ; V_{I N} \leq V_{L C} \end{aligned}$ |  | - | 0.5 | 1.5 | mA |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{V} \mathbb{N}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V c c=\text { Max. }$ <br> Outputs Open $\overline{O E}=G N D$ <br> $T / \bar{R}=$ GND or Vcc One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \text { VIN } \geq V_{H C} \\ & V_{I N} \leq V L C \end{aligned}$ | - | 0.15 | 0.25 | mA/MHz |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $\mathrm{Vcc}=$ Max. <br> Outputs Open <br> $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $T / \bar{R}=\overline{O E}=G N D$ <br> One Bit Toggling | $\begin{aligned} & \hline V \mathbb{N} \geq V H C \\ & V I N \leq V L C \\ & \text { (FCT) } \\ & \hline \end{aligned}$ | - | 2.0 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{~V} \mathbb{N}=\mathrm{GND} \end{aligned}$ | - | 2.3 | 5.0 |  |
|  |  | Vcc = Max. Outputs Open $\mathrm{fi}=2.5 \mathrm{MHz}$ 50\% Duty Cycle $\mathrm{T} / \overline{\mathrm{R}}=\overline{\mathrm{OE}}=\mathrm{GND}$ Eight Bits Toggling | $\begin{aligned} & \text { VIN } \geq V H C \\ & V I N \leq V L C \\ & \text { (FCT) } \\ & \hline \end{aligned}$ | - | 3.5 | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{V} \mathbb{N}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 5.5 | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input $(\mathrm{V} \operatorname{ViN}=3.4 \mathrm{~V})$; all other inputs at $\mathrm{V} c \mathrm{c}$ or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + linPuTs + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC} D H N T+\mathrm{ICCD}\left(\mathrm{fCP} / 2+\mathrm{fiN}_{\mathrm{i}}\right)$
Icc = Quiescent Current
$\Delta l \mathrm{CC}=$ Power Supply Current for a TTL High Input (ViN $=3.4 \mathrm{~V}$ )
$\mathrm{DH}=$ Duty Cycle for TTL Inputs High
$N T=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f}_{i}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT245/A/C

| Symbol | Parameter | Condition ${ }^{(1)}$ | 54/74FCT245 |  |  |  | 54/74FCT245A |  |  |  | 54/74FCT245C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $A$ to $B, B$ to $A$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 7.0 | 1.5 | 7.5 | 1.5 | 4.6 | 1.5 | 4.9 | 1.5 | 4.1 | 1.5 | 4.5 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $\overline{O E}$ to $A$ or $B$ |  | 1.5 | 9.5 | 1.5 | 10.0 | 1.5 | 6.2 | 1.5 | 6.5 | 1.5 | 5.8 | 1.5 | 6.2 | ns |
| $\begin{aligned} & \mathrm{tPhz} \\ & \mathrm{tPLZ} \end{aligned}$ | Output Disable Time OE to A or B |  | 1.5 | 7.5 | 1.5 | 10.0 | 1.5 | 5.0 | 1.5 | 6.0 | 1.5 | 4.8 | 1.5 | 5.2 | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \text { tPZL } \end{aligned}$ | Output EnableTime $T / \bar{R}$ to $A$ or $B^{(3)}$ |  | 1.5 | 9.5 | 1.5 | 10.0 | 1.5 | 6.2 | 1.5 | 6.5 | 1.5 | 5.8 | 1.5 | 6.2 | ns |
| $\begin{aligned} & \hline \mathrm{tPHZ} \\ & \mathrm{tPLL} \end{aligned}$ | Output Disable Time $T / \bar{R}$ to $A$ or $B^{(3)}$ |  | 1.5 | 7.5 | 1.5 | 10.0 | 1.5 | 5.0 | 1.5 | 6.0 | 1.5 | 4.8 | 1.5 | 5.2 | ns |

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT640/A/C

| Symbol | Parameter | Condition ${ }^{(1)}$ | 54/74FCT640 |  |  |  | 54/74FCT640A |  |  |  | 54/74FCT640C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \mathrm{tPLH} \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $A$ to $B, B$ to $A$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 7.0 | 2.0 | 8.0 | 1.5 | 5.0 | 1.5 | 5.3 | 1.5 | 4.4 | 1.5 | 4.7 | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $\overline{O E}$ to $A$ or $B$ |  | 2.0 | 13.0 | 2.0 | 16.0 | 1.5 | 6.2 | 1.5 | 6.5 | 1.5 | 5.8 | 1.5 | 6.2 | ns |
| $\begin{aligned} & \hline \mathrm{tPHZ} \\ & \mathrm{tPLZ} \end{aligned}$ | Output Disable Time $\overline{O E}$ to $A$ or $B$ |  | 2.0 | 10.0 | 2.0 | 12.0 | 1.5 | 5.0 | 1.5 | 6.0 | 1.5 | 4.8 | 1.5 | 5.2 | ns |
| $\begin{aligned} & \hline \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $T / \bar{R}$ to $A$ or $B^{(3)}$ |  | 2.0 | 13.0 | 2.0 | 16.0 | 1.5 | 6.2 | 1.5 | 6.5 | 1.5 | 5.8 | 1.5 | 6.2 | ns |
| $\begin{aligned} & \hline \mathrm{tPHZ} \\ & \mathrm{tPLZ} \end{aligned}$ | Output Disable Time $T / \bar{R}$ to $A$ or $B^{(3)}$ |  | 2.0 | 10.0 | 2.0 | 12.0 | 1.5 | 5.0 | 1.5 | 6.0 | 1.5 | 4.8 | 1.5 | 5.2 | ns |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT645/A/C

| Symbol | Parameter | Condition ${ }^{(1)}$ | 54/74FCT645 |  |  |  | 54/74FCT645A |  |  |  | 54/74FCT645C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $A$ to $B, B$ to $A$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 9.5 | 1.5 | 11.0 | 1.5 | 4.6 | 1.5 | 4.9 | 1.5 | 4.1 | 1.5 | 4.5 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $\overline{\mathrm{OE}}$ to A or B |  | 1.5 | 11.0 | 1.5 | 12.0 | 1.5 | 6.2 | 1.5 | 6.5 | 1.5 | 5.8 | 1.5 | 6.2 | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time $\overline{\mathrm{OE}}$ to A or B |  | 1.5 | 12.0 | 1.5 | 13.0 | 1.5 | 5.0 | 1.5 | 6.0 | 1.5 | 4.8 | 1.5 | 5.2 | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $T / \bar{R}$ to $A$ or $B^{(3)}$ |  | 1.5 | 11.0 | 1.5 | 12.0 | 1.5 | 6.2 | 1.5 | 6.5 | 1.5 | 5.8 | 1.5 | 6.2 | ns |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time $T / \bar{R}$ to $A$ or $B^{(3)}$ |  | 1.5 | 12.0 | 1.5 | 13.0 | 1.5 | 5.0 | 1.5 | 6.0 | 1.5 | 4.8 | 1.5 | 5.2 | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2534 あ 08
$\mathrm{CL}=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2534 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; Z \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; $t \mathrm{R} \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



FAST CMOS OCTAL FLIP-FLOP WITH MASTER RESET

## IDT54/74FCT273 IDT54/74FCT273A IDT54/74FCT273C

## FEATURES:

- IDT54/74FCT273 equivalent to FAST ${ }^{\text {m }}$ speed;
- IDT54/74FCT273A 45\%faster than FAST ${ }^{\text {M }}$
- IDT54/74FCT273C 55\% faster than FASTm
- Equivalent to $\mathrm{FAST}^{\text {m }}$ output drive over full temperature and voltage supply extremes
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than FASTim ( $5 \mu \mathrm{~A}$ max.)
- Octal D flip-flop with Master Reset
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT273/ANC are octal D flip-flops built using advanced CEMOS ${ }^{\text {M }}$, a dual metal CMOS technology. The IDT54/74FCT273/A/C have eight edge-triggered D-type flipflops with individual $D$ inputs and $O$ outputs. The common buffered Clock (CP) and Master Reset ( $\overline{\mathrm{MR}}$ ) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the $\overline{M R}$ input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



[^15]
## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| DN | Data Input |
| $\bar{M} \bar{R}$ | Master Reset (Active LOW) |
| CP | Clock Pulse Input (Active Rising Edge) |
| ON | Data Outputs |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to Vcc | -0.5 to VcC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

## FUNCTION TABLE

| Operating Mode | Inputs |  |  | Outputs |
| :--- | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{MR}}$ | CP | DN | ON |
|  | L | X | X | L |
| Load "1" | H | $\uparrow$ | h | H |
| Load "0" | H | $\uparrow$ | 1 | L |

NOTES:
2558 t 06
$H=H I G H$ voltage level steady-state
$h=$ HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition
$L=L O W$ voltage level steady state
I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition
$X=$ Don't care
$\uparrow=$ LOW-to-HiGH clock transition

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :--- | ---: | ---: | ---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | 10 | pF |
| Cout | Output Capacitance | Vout $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2558 t| 02

1. This parameter is guaranteed by characterization data and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Leve! | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | VCC = Max. | $\mathrm{Vi}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL | Input LOW Current |  | $\mathrm{VI}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | V = GND | - | - | -5 |  |
| VIK | Clamp Diode Voltage | $\mathrm{Vcc}=$ Min., $\mathrm{IN}=-$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{Vcc}=$ Max. ${ }^{(3)}, \mathrm{Vo}$ |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}^{2}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $1 \mathrm{OH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM}{ }^{\prime} \mathrm{L}$. | 2.4 | 4.3 | - |  |
| Vol | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & \text { Vcc }=\text { Min. } \\ & \text { VIN }=\text { VIH or } V \text { II } \end{aligned}$ | $\mathrm{IOL}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{VLC}^{(4)}$ |  |
|  |  |  | $1 \mathrm{OL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $1 \mathrm{OL}=48 \mathrm{~mA} \mathrm{COM'L}$. | 二 | 0.3 | 0.5 |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS
$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}_{\mathrm{HC}}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\text { Max } \\ & \mathrm{VIN} \geq \mathrm{VHC} ; \mathrm{VIN} \leq \mathrm{VLC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V C C=M a x \\ & V I N=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Open <br> $\overline{M R}=\mathrm{Vcc}$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V I N \geq V_{H C} \\ & V I N \leq V L C \end{aligned}$ | - | 0.15 | 0.25 | $\mathrm{mA} / \mathrm{MHz}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $\mathrm{Vcc}=\mathrm{Max}$. Outputs Open $\mathrm{fCP}=10 \mathrm{MHz}$ 50\% Duty Cycle $\overline{M R}=V c c$ One Bit Toggling at $\mathrm{fi}_{\mathrm{i}}=5 \mathrm{MHz}$ 50\% Duty Cycle | $\begin{aligned} & V I N \geq V H C \\ & V I N \leq V L C \\ & (F C T) \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V I N=3.4 V \\ & V I N=G N D \end{aligned}$ | - | 2.2 | 6.0 |  |
|  |  | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Open <br> $\mathrm{fCP}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{MR}}=\mathrm{Vcc}$ <br> Eight Bits Toggling $\mathrm{fi}^{\mathrm{i}}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & \text { VIN } \geq V_{H C} \\ & V I N \leq V L C \\ & \text { (FCT) } \end{aligned}$ | - | 4.0 | $7.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V \mathbb{N}=G N D \end{aligned}$ | - | 6.2 | $16.8{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per $T T L$ driven input $(V I N=3.4 V)$; all other inputs at Vcc or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. ic = IQUIESCENT + IINPUTS + IDYNAMIC
$I C=I C C+\Delta I C C D H N T+I C C D(f C P / 2+f i N i)$
lcc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
$\mathrm{fcP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT273 |  |  |  | IDT54/74FCT273A |  |  |  | IDT54/74FCT273C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{array}{\|l\|} \hline \text { tPLH } \\ \text { tPHL } \end{array}$ | Propagation Delay Clock to Output | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 13.0 | 2.0 | 15.0 | 2.0 | 7.2 | 2.0 | 8.3 | 2.0 | 5.8 | 2.0 | 6.5 | ns |
| tPHL | Propagation Delay $\overline{\mathrm{MR}}$ to Output |  | 2.0 | 13.0 | 2.0 | 15.0 | 2.0 | 7.2 | 2.0 | 8.3 | 2.0 | 6.1 | 2.0 | 6.8 | ns |
| tsu | Set-up Time HIGH or LOW Data to CP |  | 3.0 | - | 3.5 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| th | Hold Time HIGH or LOW Data to CP |  | 2.0 | - | 2.0 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tw | Clock Pulse Width HIGH or LOW |  | 7.0 | - | 7.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | ns |
| tw | $\overline{\text { MR }}$ Pulse Width LOW |  | 7.0 | - | 7.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | ns |
| tREM | Recovery Time $\overline{\mathrm{MR}}$ to CP |  | 4.0 | - | 5.0 | - | 2.0 | - | 2.5 | - | 2.0 | - | 2.5 | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS


## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2558 to8
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2558 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; Z 0 \leq 50 \Omega$; tf $\leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



FAST CMOS
IDT54/74/FCT299
8-INPUT UNIVERSAL
IDT54/74/FCT299A SHIFT REGISTER

## FEATURES:

- IDT54/74FCT299 equivalent to FAST ${ }^{\text {TM }}$ speed
- IDT54/74FCT299A 25\% faster than FAST ${ }^{\text {¹ }}$
- Equivalent to $\mathrm{FAST}^{\text {TM }}$ output drive over full temperature and voltage supply extremes
- $1 \mathrm{OL}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than FAST ${ }^{\text {m }}$ ( $5 \mu \mathrm{~A}$ max.)
- 8-input universal shift register
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-86862 is listed on this function. Refer to section 2


## DESCRIPTION:

The IDT54/74FCT299 and IDT54/74FCT299A are built using advanced CEMOS ${ }^{\text {M }}$, a dual-metal CMOS technology. The IDT54/74FCT299 and IDT54/74FCT299A are 8-input universal shitt/storage registers with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops Qo and Q7 to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.

## FUNCTIONAL BLOCK DIAGRAM



[^16]
## PIN CONFIGURATIONS



## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| CP | Clock Pulse Input (Active Edge Rising) |
| $\mathrm{DS}_{0}$ | Serial Data Input for Right Shitt |
| $\mathrm{DS}_{7}$ | Serial Data Input for Left Shift |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | Mode Select Inputs |
| $\overline{\mathrm{MR}}$ | Asynchronous Master Reset Input (Active LOW) |
| $\overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}$ | 3-State Output Enable Inputs (Active LOW) |
| $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ | Parallel Data Inputs or 3-State Parallel Outputs |
| $\mathrm{Q}_{0}, \mathrm{Q}_{7}$ | Serial Outputs |

2561 tbl 05

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to VCC | -0.5 to VCC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| louT | DC Output Current | 120 | 120 | mA |

## NOTES:

2561 bl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and I/O terminals only.


## FUNCTION TABLE ${ }^{(1)}$

| Inputs |  |  |  | Response |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { MR }}$ | S1 | So | CP |  |
| L | X | X | X | Asynchronous Reset Q0-Q7 = LOW |
| H | H | H | \% | Parallel Load; $\mathrm{I} / \mathrm{On}_{\mathrm{n}} \rightarrow \mathrm{Qn}_{n}$ |
| H | L | H | $f$ | Shift Right; DSo $\rightarrow$ Q0, Q $\rightarrow$ Q1, etc. |
| H | H | L | $f$ | Shift Left; DS7 $\rightarrow$ Q7, Q7 $\rightarrow$ Q6, etc. |
| H | L | L | X | Hold |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level
$\mathrm{L}=$ LOW Voltage Level
X = Don't Care
$\boldsymbol{f}=$ LOW-to-HIGH clock transition

CAPACITANCE ( $T A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| CVO | I/O Capacitance | VOUT $=0 \mathrm{~V}$ | 8 | 12 | pF |

## NOTE:

2561 tol 02

1. This parameter is guaranteed by characterization data and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| liH | Input HIGH Current (Except I/O Pins) | $V C C=M a x$. | $\mathrm{V}_{1}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL | Input LOW Current (Except I/O Pins) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{VI}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| IIH | Input HIGH Current (I/O Pins Only) | $V C C=$ Max. | $\mathrm{V}_{1}=\mathrm{VCC}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $15^{(4)}$ |  |
| IIL | Input LOW Current (I/O Pins Only) |  | $\mathrm{V}_{\mathrm{I}}=0.5 \mathrm{~V}$ | - | - | $-15^{(4)}$ |  |
|  |  |  | $V C c=M i n ., 1 \mathrm{~N}=-18 \mathrm{~mA}$ | - | - | -15 |  |
| VIK | Clamp Diode Voltage | Vcc $=$ M Max. ${ }^{(3)}$, ${ }^{(3)}$ Vo $=$ GND |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current |  |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{Vcc}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, 10 \mathrm{H}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & V C C=M i n . \\ & V I N=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{OH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| VOL | Output LOW Voltage | $V C C=3 V, V I N=V L C$ or $V H C, I O L=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{loL}=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $\mathrm{IOL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{lOL}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

## NOTES:

2561 tol 05

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS
$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}_{\mathrm{H}}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V \mathrm{CC}=\mathrm{Max} . \\ & \mathrm{VIN} \geq V_{H C} ; V_{I N} \leq V_{L C} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V c c=M a x \\ & V I N=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V c c=$ Max. <br> Outputs Open $\begin{aligned} & \mathrm{OE}_{1}=\mathrm{OE}_{2}=\mathrm{GND} \\ & \mathrm{MR}_{1}=\mathrm{VCC} \\ & \mathrm{~S}_{0}=\mathrm{S}_{1}=\mathrm{VCC} \\ & \mathrm{DS}_{0}=\mathrm{DS}_{1}=\mathrm{GND} \end{aligned}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\mathrm{mA} / \mathrm{MHz}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Open $\mathrm{fCP}=10 \mathrm{MHz}$ 50\% Duty Cycle $\begin{aligned} & \overline{\mathrm{OE}}_{1}=\overline{\mathrm{OE}} 2=\mathrm{GND} \\ & \overline{\mathrm{MR}}=\mathrm{VCC} \\ & \mathrm{~S}_{0}=\mathrm{S}_{1}=\mathrm{VCc} \\ & \mathrm{DS}_{0}=\mathrm{DS} 7=\mathrm{GND} \end{aligned}$ <br> One Bit Toggling at $\mathrm{f}_{\mathrm{i}}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\mathrm{VIN}_{\mathrm{I}} \geq \mathrm{V}_{\mathrm{HC}}$ <br> VIN $\leq \operatorname{VLC}$ <br> (FCT) $\begin{aligned} & V \mathbb{N}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 1.7 | $\begin{array}{r}4.0 \\ \\ \hline\end{array}$ | mA |
|  |  | Vcc $=$ Max. <br> Outputs Open <br> $\mathrm{fCP}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{\mathrm{OE}}_{1}=\overline{\mathrm{OE}}_{2}=\mathrm{GND}$ <br> $\overline{\mathrm{MR}}=\mathrm{VCC}$ <br> $\mathrm{So}_{0}=\mathrm{S}_{1}=\mathrm{VCc}$ <br> DS0 = DS7 = GND <br> Eight Bits Toggling <br> at $\mathrm{fi}_{\mathrm{i}}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{HC}}$ VIN $\leq V_{L C}$ (FCT) $\begin{aligned} & V \mathbb{N}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - <br>  | 4.0 | $7.8^{(5)}$ $16.8^{(5)}$ |  |

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
. Per TTL driven input (VIN $=3.4 \mathrm{~V}$ ): all other inputs at Vcc or GND.
3. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
4. Ic = IQUESCENT + IINPuTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\triangle \mathrm{ICC} D \mathrm{DHNT}+\mathrm{ICCD}\left(\mathrm{fCP} / 2+\mathrm{fiN}_{\mathrm{N}}\right)$
IcC = Quiescent Current
$\Delta \mathrm{IcC}=$ Power Supply Current for a TTL High Input ( $\mathrm{VIN}=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{N}_{\mathrm{T}}=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT299 |  |  |  | IDT54/74FCT299A |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay CP to Qo or Q7 | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 10.0 | 2.0 | 14.0 | 2.0 | 7.2 | 2.0 | 9.5 | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay CP to I/On |  | 2.0 | 12.0 | 2.0 | 12.0 | 2.0 | 7.2 | 2.0 | 9.5 | ns |
| tPHL | Propagation Delay $\overline{M R}$ to Qo or Q7 |  | 2.0 | 10.0 | 2.0 | 10.5 | 2.0 | 7.2 | 2.0 | 9.5 | ns |
| tPHL | Propagation Delay $\overline{\mathrm{MR}}$ to $\mathrm{I} / \mathrm{On}$ |  | 2.0 | 15.0 | 2.0 | 15.0 | 2.0 | 8.7 | 2.0 | 11.5 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time OEn to $1 / O_{n}$ |  | 1.5 | 11.0 | 1.5 | 15.0 | 1.5 | 6.5 | 1.5 | 7.5 | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \\ & \hline \end{aligned}$ | Output Disable Time $\overline{O E}_{n}$ to $/ / O_{n}$ |  | 1.5 | 7.0 | 1.5 | 9.0 | 1.5 | 5.5 | 1.5 | 6.5 | ns |
| tsu | Set-up Time HIGH or LOW So or $\mathrm{S}_{1}$ to CP |  | 7.5 | - | 7.5 | - | 3.5 | - | 4.0 | - | ns |
| th | Hold Time HIGH or LOW So or S1 to CP |  | 1.0 | - | 1.0 | - | 1.0 | - | 1.0 | - | ns |
| tSU | Set-up Time HIGH or LOW I/On, DSo or DS7 to CP |  | 5.5 | - | 5.5 | - | 4.0 | - | 4.5 | - | ns |
| $t \mathrm{H}$ | Hold Time HIGH or LOW I/On, DSo or DS7 to CP |  | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tw | CP Pulse Width HIGH or LOW |  | 7.0 | - | 7.0 | - | 5.0 | - | 6.0 | - | ns |
| tw | $\overline{M R}$ Pulse Width LOW |  | 7.0 | - | 7.0 | - | 5.0 | - | 6.0 | - | ns |
| tREM | Recovery Time $\overline{\mathrm{MR}}$ to CP |  | 7.0 | - | 7.0 | - | 5.0 | - | 6.0 | - | ns |

## NOTES:

2561 tbl 07

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS


## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$C_{L}=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES



NOTES
2561 dw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; tF $\leq 2.5 \mathrm{~ns}$; t $\mathrm{f} \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



## FEATURES

- IDT54/74FCT373/533/573 equivalent to FAST $^{\text {TM }}$ speed and drive
- IDT54/74FCT373A/533A/573A up to $30 \%$ faster than FAST ${ }^{\text {m }}$
- Equivalent to $\mathrm{FAST}^{\text {™ }}$ output drive over full temperature and voltage supply extremes
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels (1mW typ. static)
- Octal transparent latch with 3-state output control
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## FUNCTIONAL BLOCK DIAGRAMS

IDT54/74FCT373 AND IDT54/74FCT573


IDT54/74FCT533


## PIN CONFIGURATIONS

IDT54/74FCT373


IDT54/74FCT573


IDT54/74FCT533



FUNCTION TABLE (FCT533) ${ }^{(1)}$

| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| DN | LE | $\overline{O E}$ | $\overline{O N}$ |
| H | H | L | L |
| L | H | L | $H$ |
| X | X | H | Z |

## NOTE:

 2602 t 051. $H=H I G H$ Voltage Level

L = LOW Voltage Level
$X=$ Don't Care
$Z=$ HIGH Impedance

## PIN DESCRIPTION

| Pin Names | Description |
| :---: | :--- |
| DN | Data Inputs |
| LE | Latch Enable Input (Active HIGH) |
| $\overline{\text { OE }}$ | Output Enable Input (Active LOW) |
| $\overline{O N}$ | 3-State Outputs |
| $\bar{O} N$ | Complementary 3-State Outputs |

2602 t1 07

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM |  | Terminal Voltage <br> with Respect to <br> GND | -0.5 to Vcc | -0.5 to VCc |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lOUT | DC Output <br> Current | 120 | 120 | mA |

## NOTES:

2602 twl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

FUNCTION TABLE (FCT373 and FCT573) ${ }^{(1)}$

| Inputs |  |  |  |
| :---: | :---: | :---: | :---: |
| DN | LE | $\overline{\text { OE }}$ | Outputs |
| H | H | L | H |
| L | H | L | L |
| X | X | H | Z |

NOTE:
2602 06

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level
$L=$ LOW Voltage Level
$X=$ Don't Care
$Z=$ HIGH Impedance

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| CoUT | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2602 til 02

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | $V$ |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $V C C=$ Max . | $\mathrm{V}_{1}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5{ }^{(4)}$ |  |
| IIL | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| lozh | Off State (High Impedance) Output Current | $V C C=M a x$. | $\mathrm{Vo}=\mathrm{Vcc}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 10 ${ }^{(4)}$ |  |
| IozL |  |  | $\mathrm{VO}=0.5 \mathrm{~V}$ | - | - | $-10^{(4)}$ |  |
|  |  |  | $\mathrm{VO}=\mathrm{GND}$ | - | - | -10 |  |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | VcC = Max. ${ }^{(3)}, \mathrm{VO}=$ GND |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | 一 |  |
| VOL | Output L.OW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{lOL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\mathrm{IOL}=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $1 \mathrm{OL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM'L}$. | 二 | 0.3 | 0.5 |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS
$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IcC | Quiescent Power Supply Current | $\begin{aligned} & \text { VCC }=M a x . \\ & V I N \geq V H C ; V_{I N} \leq V L C \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Open $\overline{O E}=\mathrm{GND}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & V_{I N} \leq V L C \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc $=$ Max. <br> Outputs Open $\mathrm{fi}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ $L E=V c c$ <br> One Bit Toggling | $\begin{aligned} & \mathrm{VIN} \geq \mathrm{VHC} \\ & \mathrm{VIN} \leq \mathrm{VLC} \\ & \text { (FCT) } \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \text { VIN }=3.4 V \\ & V \operatorname{VIN}=G N D \end{aligned}$ | - | 2.0 | 5.0 |  |
|  |  | Vcc = Max. <br> Outputs Open $\mathrm{f} i=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> $L E=V C c$ <br> Eight Bits Toggling | $\begin{aligned} & \mathrm{VIN} \geq V_{H C} \\ & \mathrm{VIN} \leq \mathrm{VLC} \\ & \text { (FCT) } \\ & \hline \end{aligned}$ | - | 3.2 | $6.5^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 5.2 | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $V \mathbb{N}=3.4 \mathrm{~V}$ ); all other inputs at $V c c$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
6. IC = IQuiescent + linputs + Idynamic
$\mathrm{IC}=\mathrm{ICC}+\triangle \mathrm{ICC} D \mathrm{DNT}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fiNi})$
Icc = Quiescent Current
$\Delta I C C=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT373/A/C/FCT573/A/C

| Symbol | Parameter | Conditions ${ }^{(1)}$ | FCT373/573 |  |  |  | FCT373A/573A |  |  |  | FCT373C/573C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay Dn to On | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | 1.5 | 8.0 | 1.5 | 8.5 | 1.5 | 5.2 | 1.5 | 5.6 | 1.5 | 4.2 | 1.5 | 5.1 | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay LE to On |  | 2.0 | 13.0 | 2.0 | 15.0 | 2.0 | 8.5 | 2.0 | 9.8 | 2.0 | 5.5 | 2.0 | 8.0 | ns |
| $\begin{aligned} & \hline \mathrm{tPZH} \\ & \mathrm{tPZL} \end{aligned}$ | Output Enable Time |  | 1.5 | 12.0 | 1.5 | 13.5 | 1.5 | 6.5 | 1.5 | 7.5 | 1.5 | 5.5 | 1.5 | 6.3 | ns |
| $\begin{aligned} & \hline \text { tPHZ } \\ & \text { tPLZ } \\ & \hline \end{aligned}$ | Output Disable Time | . | 1.5 | 7.5 | 1.5 | 10.0 | 1.5 | 5.5 | 1.5 | 6.5 | 1.5 | 5.0 | 1.5 | 5.9 | ns |
| tsu | Set-up Time HIGH or LOW, DN to LE |  | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| th | Hold Time HIGH or LOW, Dn to LE |  | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tw | LE Pulse Width HIGH |  | 6.0 | - | 6.0 | - | 5.0 | - | 6.0 | - | 5.0 | - | 6.0 | - | ns |

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT533/A/C

| Symbol | Parameter | Conditions ${ }^{(1)}$ | FCT533 |  |  |  | FCT533A |  |  |  | FCT533C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay Dn to ON | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | 1.5 | 10.0 | 1.5 | 12.0 | 1.5 | 5.2 | 1.5 | 5.6 | 1.5 | 4.7 | 1.5 | 5.1 | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay LE to $\bar{O} N$ |  | 2.0 | 13.0 | 2.0 | 14.0 | 2.0 | 8.5 | 2.0 | 9.8 | 2.0 | 6.9 | 2.0 | 8.0 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time |  | 1.5 | 11.0 | 1.5 | 12.5 | 1.5 | 6.5 | 1.5 | 7.5 | 1.5 | 5.5 | 1.5 | 6.3 | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \\ & \hline \end{aligned}$ | Output Disable Time |  | 1.5 | 7.0 | 1.5 | 8.5 | 1.5 | 5.5 | 1.5 | 6.5 | 1.5 | 5.0 | 1.5 | 5.9 | ns |
| tSU | Set-up Time HIGH or LOW, DN to LE |  | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| th | Hold Time HIGH or LOW, Dn to LE |  | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tw | LE Pulse Width HIGH |  | 6.0 | - | 6.0 | - | 5.0 | - | 6.0 | - | 5.0 | - | 6.0 | - | ns |

## NOTES:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



SET-UP, HOLD AND RELEASE TIMES


## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2537 tbl 08
$C L=$ Load capacitance: includes jig and probe capacitance.
$\mathrm{Rt}=$ Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES

NOTES
2537 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; $t \mathrm{t} \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



| $\left(\begin{array}{l}\text { FAST CMOS OCTAL D } \\ \text { Integrated Device Technology, inc. }\end{array}\right.$ |
| :--- | :--- |

## FEATURES:

- IDT54/74FCT374/534/574 equivalent to FAST $^{\text {™ }}$ speed and drive
- IDT54/74FCT374A/534A/574A up to 30\% faster than FAST $^{\text {m }}$
- IDT54/74FCT374C/534C/574C up to 50\% faster than FAST ${ }^{\text {rm }}$
- $10 \mathrm{~L}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels (1mW typ. static)
- Edge triggered master/slave, D-type flip-flops
- Buffered common clock and buffered common threestate control
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Meets or exceeds JEDEC Standard 18 specifications


## DESCRIPTION:

The IDT54/74FCT374/A/C, IDT54/74FCT534/A/C and IDT54/74FCT574/A/C are 8 -bit registers built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology. These registers consist of eight D-type flip-flops with a buffered common clock and buffered 3 -state output control. When the output enable $(\overline{\mathrm{OE}})$ is LOW, the eight outputs are enabled. When the $\overline{\mathrm{OE}}$ input is HIGH , the outputs are in the high-impedance state.

Input data meeting the set-up and hold time requirements of the D inputs is transferred to the O outputs on the LOW-toHIGH transition of the clock input.

The IDT54/74FCT374/ANC and IDT54/74FCT574/A/C have non-inverting outputs with respect to the data at the $D$ inputs. The IDT54/74FCT534/A/C have inverting outputs.

FUNCTIONAL BLOCK DIAGRAM IDT54/74FCT374 AND IDT54/74FCT574


FUNCTIONAL BLOCK DIAGRAM IDT54/74FCT534


2603 cnv 02

[^17]
## PIN CONFIGURATIONS

IDT54/74FCT374

$2603 \mathrm{cnv}^{*} 03$

IDT54/74FCT574

$2603 \mathrm{cnv}^{*} 06$
$2603 \mathrm{cnv}^{\circ} 06$


2603 cnv 08

## PIN DESCRIPTION

| Pin Names | Description |
| :---: | :--- |
| DN | D flip-flop data inputs. |
| CP | Clock Pulse for the register. Enters data on <br> LOW-to-HIGH transition. |
| ON | 3-state outputs, (true). |
| $\overline{\mathrm{O} N}$ | 3-state outputs, (inverted). |
| $\overline{\mathrm{OE}}$ | Active LOW 3-state Output Enable input. |

## FUNCTION TABLE ${ }^{(1)}$

| Function |  |  |  | FCT534 |  | FCT374/574 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Inputs |  |  | $\frac{\text { Outputs }}{\bar{O} N}$ | $\begin{gathered} \hline \text { Internal } \\ \hline \text { QN } \end{gathered}$ | $\begin{gathered} \hline \text { Outputs } \\ \hline \text { ON } \end{gathered}$ | $\begin{gathered} \hline \text { Internal } \\ \hline \overline{\mathbf{Q}} \mathrm{N} \\ \hline \end{gathered}$ |
|  | $\overline{O E}$ | CP | DN |  |  |  |  |
| Hi-Z | H | L | X | Z | NC | Z | NC |
|  | H | H | X | Z | NC | Z | NC |
| Load Register | L | $f$ | L | H | L | L | H |
|  | L | $f$ | H | L | H | H | L |
|  | H | $F$ | L | Z | L | Z | H |
|  | H | $f$ | H | Z | H | Z | L |

NOTE:

1. $H=$ HIGH Voltage Level

L = LOW Voltage Level
X = Don't Care

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {term }}{ }^{(2)}$ | Terminal Voltage with Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| $V_{\text {term }}{ }^{(3)}$ | Terminal Voltage with Respect to GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Tbias | Temperature Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output Current | 120 | 120 | mA |

## NOTES:

 2603 tol 011. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

Z = HIGH Impedance
NC = No Change
$f=$ LOW-to-HIGH transition

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{t}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter(1) | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 8 | 12 | pF |

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V}$; $\mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $V C C=$ Max . | $\mathrm{V}_{1}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | -5 ${ }^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=$ GND | - | - | -5 |  |
| lozh | Off State (High Impedance) Output Current | $V C C=$ Max | $\mathrm{VO}=\mathrm{Vcc}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | $10^{(4)}$ |  |
| Iozl |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | $-10^{(4)}$ |  |
|  |  |  | $\mathrm{Vo}=\mathrm{GND}$ | - | - | -10 |  |
| VIK | Clamp Diode Voltage | $\mathrm{VcC}=$ Min., $1 \mathrm{~N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V C C=M a x .{ }^{(3)}, V O=G N D$ |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{lOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \text { VCC }=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $1 \mathrm{OH}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| VoL | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & \text { VCC }=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | IOL $=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $1 \mathrm{LL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{lOL}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

NOTES:
2603 tbl 03

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V c c=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & V C C=M a x . \\ & V I N \geq V H C ; V_{I N} \leq V L C \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V C C=\operatorname{Max} . \\ & V I N=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V C C=$ Max. <br> Outputs Open $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V I N \geq V H C \\ & V I N \leq V L C \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max. <br> Outputs Open <br> $\mathrm{fCP}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ $\mathrm{fi}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> One Bit Toggling <br> VCC = Max. <br> Outputs Open <br> $\mathrm{fCP}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> Eight Bits Toggling $\mathrm{fi}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle | Vin $\geq$ VHC <br> VIN $\leq$ VLC <br> (FCT) <br> $\mathrm{VIN}=3.4 \mathrm{~V}$ <br> VIN $=$ GND <br> VIN $\geq$ VHC <br> VIN $\leq \operatorname{VLC}$ <br> (FCT) $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - <br> - <br> - | 1.7 <br> 2.2 <br> 4.0 <br> 6.2 | 4.0 <br> 6.0 <br> $7.8^{(5)}$ <br> $16.88^{(5)}$ | mA |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $\mathrm{V} \mathbb{1}=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{Ic}=\mathrm{ICC}+\Delta \mathrm{Icc} \mathrm{DHNT}^{2}+\mathrm{ICCD}(\mathrm{fcP} / 2+\mathrm{fiNi})$
ICC = Quiescent Current
$\Delta \mathrm{Cc}=$ = Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$N_{T}=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at fi
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Conditions ${ }^{(1)}$ | FCT374/534/574 |  |  |  | FCT374A/534A/574A |  |  |  | FCT374C/534C/574C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH tPHL | Propagation Delay CP to $\mathrm{ON}^{(3)}$ | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | 2.0 | 10.0 | 2.0 | 11.0 | 2.0 | 6.5 | 2.0 | 7.2 | 2.0 | 5.2 | 2.0 | 6.2 | ns |
| $\begin{aligned} & \hline \mathrm{tPZH} \\ & \mathrm{tPZL} \end{aligned}$ | Output Enable Time |  | 1.5 | 12.5 | 1.5 | 14.0 | 1.5 | 6.5 | 1.5 | 7.5 | 1.5 | 5.5 | 1.5 | 6.2 | ns |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \mathrm{tPLZ} \\ & \hline \end{aligned}$ | Output Disable Time |  | 1.5 | 8.0 | 1.5 | 8.0 | 1.5 | 5.5 | 1.5 | 6.5 | 1.5 | 5.0 | 1.5 | 5.7 | ns |
| tsu | Set-up Time HIGH or LOW, DN to CP |  | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| th | Hold Time HIGH or LOW, DN to CP |  | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tw | CP Pulse Width HIGH or LOW |  | 7.0 | - | 7.0 | - | 5.0 | - | 6.0 | - | 5.0 | - | 6.0 | - | ns |

## NOTES:

1. See test circuit and wave forms
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. On for FCT374 and FCT574, ON for FCT534.

## TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS


## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$\mathrm{C}_{\mathrm{L}}=$ Load capacitance: includes jig and probe capacitance.
RT $=$ Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES



NOTES
2603 drw 15

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{ZO} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION

| IDT | Temp. Range | FCT | $\frac{\text { XXXX }}{\text { Device Type }}$ | $\frac{x}{\text { Package }}$ | $\frac{x}{\text { Proces }}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | $f^{\text {Blank }} \text { B }$ | Commercial MIL-STD-883, Class B |
|  |  |  |  |  |  | $\left.\right\|_{\mathrm{P}} ^{\mathrm{D}} \mathrm{SO}$ | Plastic DIP <br> CERDIP <br> Small Outline IC <br> Leadless Chip Carrier <br> CERPACK |
|  |  |  |  |  |  | $\left\lvert\, \begin{aligned} & 374 \\ & 574 \\ & 534 \\ & 374 \mathrm{~A} \\ & 574 \mathrm{~A} \\ & 534 \mathrm{~A} \\ & 374 \mathrm{C} \\ & 574 \mathrm{C} \\ & 534 \mathrm{C} \end{aligned}\right.$ | Non-Inverting Octal D Register <br> Non-Inverting Octal D Register <br> Inverting Octal D Register <br> Fast Non-Inverting Octal D Register <br> Fast Non-Inverting Octal D Register <br> Fast Inverting Octal D Register <br> Super Fast Non-Inverting Octal D Register <br> Super Fast Non-Inverting Octal D Register <br> Super Fast Inverting Octal D Register |
|  |  |  |  |  |  | $\left\{\begin{array}{l} 54 \\ 74 \end{array}\right.$ | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ |



Integrated Device Technology, Inc.

FAST CMOS
OCTAL D FLIP-FLOP WITH CLOCK ENABLE

IDT54/74FCT377 IDT54/74FCT377A IDT54/74FCT377C

## FEATURES:

- IDT54/74FCT377 equivalent to FAST ${ }^{\text {™ }}$ speed
- IDT54/74FCT377A 25\% faster than FAST ${ }^{\text {TM }}$
- IDT54/74FCT377C 40\% faster than FAST ${ }^{\text {™ }}$
- Equivalent to $\mathrm{FAST}^{\mathrm{rm}}$ output drive over full temperature and voltage supply extremes
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- IIH and IIL only $5 \mu \mathrm{~A}$ max.
- CMOS power levels (1mW typ. static)
- CMOS output level compatible
- Meets or exceeds JEDEC Standard 18 specifications
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT377/ANC is an octal D flip-flop built using advanced CEMOS ${ }^{\text {m }}$, a dual metal CMOS technology. The IDT54/74FCT377/A/C have eight edge-triggered, D-type flip-flops with individual $D$ inputs and $O$ outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable ( $\overline{\mathrm{CE}}$ ) is LOW. The register is fully edge-triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output. The $\overline{\mathrm{CE}}$ input must be stable only one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

FUNCTIONAL BLOCK DIAGRAM


[^18]
## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $D_{0}-D_{7}$ | Data Inputs |
| $\overline{\mathrm{CE}}$ | Clock Enable (Active LOW) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Data Outputs |
| CP | Clock Pulse Input |

2535 tbl 05

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to VCC | -0.5 to VCC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output Current | 120 | 120 | mA |
| NOTE: | 2535 to 01 |  |  |  |

1. Stresses greater than those listedunder ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

## FUNCTION TABLE ${ }^{(1)}$

| Operating Mode | Inputs |  |  | Outputs |
| :--- | :---: | :---: | :---: | :---: |
|  | $\mathbf{C P}$ | $\overline{\mathrm{CE}}$ | D | O |
| Load "1" | $\uparrow$ | l | h | H |
| Load "0" | $\uparrow$ | I | I | L |
| Hold (Do Nothing) | $\uparrow$ | h | X | No Change |
|  | H | H | X | No Change |

NOTE:
2535 tol 06

1. $H=H I G H$ voltage level
$h=$ HIGH voltage level one set-up time prior to the LOW-to-HIGH Clock Transition
$L=L O W$ voltage level
I = LOW voltage level one set-up time prior to the LOW-to-HIGH Clock transition
$X=$ Immaterial
$\uparrow=$ LOW-to-HIGH clock transition
CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VouT = OV | 8 | 12 | pF |

## NOTE:

2535 tol 02

1. This parameter is guaranteed but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V}$; $\mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| liH | Input HIGH Current | $\mathrm{Vcc}=$ Max . | $\mathrm{V}_{1}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{VI}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL | Input LOW Current |  | $\mathrm{VI}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | Vi $=$ GND | - | - | -5 |  |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IN}^{\text {a }}$ - 18 mA |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{VCC}=\mathrm{Max} .{ }^{(3)}, \mathrm{Vo}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, 1 \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \text { VCC }=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $1 \mathrm{OH}=-12 \mathrm{~mA}$ MIL. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM}$ '. | 2.4 | 4.3 | - |  |
| VoL | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\mathrm{lOL}=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $10 \mathrm{~L}=32 \mathrm{~mA}$ MIL. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{VLc}=0.2 \mathrm{~V} ; \mathrm{VHc}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN} \geq \mathrm{VHC} ; \mathrm{VIN} \leq \mathrm{VLC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V c c=\operatorname{Max} \\ & V I \mathbb{N}=3.4 V^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V c c=$ Max. <br> Outputs Open <br> $\overline{\mathrm{CE}}=\mathrm{GND}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $\mathrm{Vcc}=$ Max. <br> Outputs Open $\mathrm{fCP}=10 \mathrm{MHz}$ 50\% Duty Cycle $\overline{C E}=\mathrm{GND}$ <br> One Bit Toggling at $\mathrm{fi}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | VIN $\geq$ VHC <br> VIN $\leq$ VLC <br> (FCT) | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V \operatorname{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.2 | 6.0 |  |
|  |  | Vcc = Max. <br> Outputs Open <br> $\mathrm{fCP}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{\mathrm{CE}}=\mathrm{GND}$ <br> Eight Bits Toggling <br> at $\mathrm{fi}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & \text { VIN } \leq V L C \\ & \text { (FCT) } \end{aligned}$ | - | 4.0 | $7.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V I N=3.4 V \\ & V I N=G N D \end{aligned}$ | - | 6.2 | $16.8{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input (VIN $=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. Ic = IQUIESCENT + linputs + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC} D \mathrm{DHNT}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fiN})$
lcc = Quiescent Current
$\Delta \mathrm{lCC}=$ Power Supply Current for a TTL. High Input ( $\mathrm{VIN}=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$N T=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
$\mathrm{fCP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{fi}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT377 |  |  |  | IDT54/74FCT377A |  |  |  | IDT54/74FCT377C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | MIn. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH $\mathrm{tPHL}$ | Propagation Delay CP to On | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 13.0 | 2.0 | 15.0 | 2.0 | 7.2 | 2.0 | 8.3 | 2.0 | 5.2 | 2.0 | 5.5 | ns |
| tsu | Set-up Time HIGH or LOW Dn to CP |  | 2.5 | - | 3.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| th | Hold Time HIGH or LOW Dn to CP |  | 2.0 | - | 2.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tsu | Set-up Time HIGH or LOW $\overline{\mathrm{CE}}$ to CP |  | 4.0 | - | 4.0 | - | 3.5 | - | 3.5 | - | 3.5 | - | 3.5 | - | ns |
| th | Hold Time HIGH or LOW $\overline{\mathrm{CE}}$ to CP |  | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tw | Clock Pulse Width, HIGH or LOW |  | 7.0 | - | 7.0 | - | 6.0 | - | 7.0 | - | 6.0 | - | 7.0 | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

TEST CIRCUITS AND WAVEFORMS
TEST CIRCUITS FOR ALL OUTPUTS


## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2535 tbl 08
$C L=$ Load capacitance: includes jig and probe capacitance.
Rt = Termination resistance: should be equal to ZOUT of the Pulse Generator.

PULSE WIDTH


ENABLE AND DISABLE TIMES


NOTES
25 Bं3 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega ; \mathrm{tF} \leq 2.5 \mathrm{~ns}$; tR $\leq 2.5$ ns.

## ORDERING INFORMATION



FAST CMOS QUAD
IDT54/74FCT399 DUAL-PORT REGISTER

## FEATURES:

- IDT54/74FCT399 equivalent to FASTrm speed
- IDT54/74FCT399A 30\% faster than FAST ${ }^{\text {™ }}$
- Equivalent to FAST™ pinout/function and output drive over full temperature and voltage supply extremes
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- Available in 16-pin DIP and SOIC, and 20-pin LCC
- Product avilable in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT399/A is a high-speed quad dual-port register. The register selects four bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit D-type output register is fully edgetriggered. The Data inputs (lox, I1X) and Select input (S) must be stable only one set-up time prior to, and hold time after, the LOW-to-HIGH transition of the Clock input for predictable operation.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $S$ | Common Select Input |
| CP | Clock Pulse Input (Active Rising Edge) |
| $10 A-10 D$ | Data Inputs from Source 0 |
| IIA - IID | Data Inputs from Source 1 |
| QA - QD | Register True Outputs |

## LOGIC SYMBOL




FUNCTION TABLE ${ }^{(1)}$

| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{1 0}$ | $\mathbf{I}$ | $\mathbf{Q}$ |
| I | I | X | L |
| I | h | X | H |
| h | X | l | L |
| h | X | h | H |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level
$L=$ LOW Voltage Level
$h=$ HIGH Voltage Level one set-up time prior to the LOW-to-HIGH clock transition
I = LOW Voltage Level one set-up time prior to the LOW-to-HIGH clock transition
$X=$ Immaterial

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to VCC | -0.5 to VCC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lOUT | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2559 tol 02

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| liH | Input HIGH Current | $V C C=M a x$. | $V_{1}=V_{c c}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $V_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{VI}=\mathrm{GND}$ | - | - | -5 |  |
| VIK | Clamp Diode Voltage | Vcc $=$ Min., $\mathrm{IN}^{\text {a }}$ - -18 mA |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{Vcc}=\mathrm{Max} .{ }^{(3)}, \mathrm{VO}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & V_{C C}=\mathrm{Min} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $1 \mathrm{OH}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| Vol | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & \text { VCC }=\text { Min } . \\ & \text { VIN }^{2}=\text { VIH or } V_{I I} . \end{aligned}$ | $\mathrm{lOL}=300 \mu \mathrm{~A}$ | - | GND | VLc ${ }^{(4)}$ |  |
|  |  |  | $\mathrm{lOL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{loL}=48 \mathrm{~mA} \mathrm{COM}{ }^{\text {L }}$. | - | 0.3 | 0.5 |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V C C=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS
$\mathrm{VLC}=0.2 \mathrm{~V}$; $\mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IcC | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN} \geq \mathrm{VHC} ; \mathrm{VIN} \leq \mathrm{VLC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{~V}\left(\mathbb{N}=3.4 \mathrm{~V}^{(3)}\right. \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\mathrm{Vcc}=$ Max. <br> Outputs Open One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \text { VIN } \geq V_{H C} \\ & V_{I N} \leq V L C \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max. <br> Outputs Open <br> $\mathrm{fCP}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> One Bit Toggling <br> at $\mathrm{fi}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> S = Steady State | $\begin{aligned} & V I N \geq V H C \\ & V I N \leq V L C \\ & \text { (FCT) } \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} \mathrm{VIN} & =3.4 \mathrm{~V} \\ \mathrm{VIN} & =\mathrm{GND} \end{aligned}$ | - | 2.2 | 6.0 |  |
|  |  | Vcc = Max. <br> Outputs Open $\mathrm{fCP}=10 \mathrm{MHz}$ 50\% Duty Cycle Four Bits Toggling at $\mathrm{fi}=5 \mathrm{MHz}$ 50\% Duty Cycle S = Steady State | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V L C \\ & (F C T) \end{aligned}$ | - | 4.0 | $7.8^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 5.2 | $12.8{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V C C=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input $(V \mathbb{N}=3.4 \mathrm{~V})$; all other inputs at $V c c$ or $G N D$.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{Ic}=\mathrm{ICC}+\Delta \mathrm{ICC} D H N T+\operatorname{ICCD}(\mathrm{fCP} / 2+\mathrm{fiNi})$
Icc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input (Vin $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at fi
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT399 |  |  |  | IDT54/74FCT399A |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay CP to Qn | $\begin{aligned} & C \mathrm{~L}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 3.0 | 10.0 | 3.0 | 11.5 | 2.5 | 7.0 | 2.5 | 7.5 | ns |
| tsu | Set-up Time HIGH or LOW In to CP |  | 4.0 | - | 4.5 | - | 3.5 | - | 4.0 | - | ns |
| th | Hold Time HIGH or LOW In to CP |  | 1.0 | - | 1.5 | - | 1.0 | - | 1.0 | - | ns |
| tsu | Set-up Time HIGH or LOW $S$ to CP |  | 9.0 | - | 9.5 | - | 8.5 | - | 9.0 | - | ns |
| th | Hold Time HIGH or LOW $S$ to CP |  | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tw | CP Pulse Width HIGH or LOW |  | 5.0 | - | 7.0 | - | 5.0 | - | 6.0 | - | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$C_{L}=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

PULSE WIDTH


ENABLE AND DISABLE TIMES


NOTES
2559 drw 05

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega ; \mathrm{tF} \leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION

| IDT | XX | FCT | XXXX | X | X |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Temperature Range |  | Device Type | Package | Process |  |  |
|  |  |  |  |  |  | $\left\lvert\, \begin{aligned} & \text { Blank } \\ & \text { B } \end{aligned}\right.$ | Commercial MIL-STD-883, Class B |
|  |  |  |  |  |  | $\begin{aligned} & P \\ & D \\ & L \\ & \text { SO } \\ & \text { E } \end{aligned}$ | Plastic DIP CERDIP Leadless Chip Carrier Small Outline IC CERPACK |
|  |  |  |  |  |  | $\begin{aligned} & 399 \\ & 399 \mathrm{~A} \end{aligned}$ | Quad Dual-Port Register FAST Quad Dual-Port Register |
|  |  |  |  |  |  | $\begin{aligned} & 54 \\ & 75 \end{aligned}$ | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ |



## FEATURES:

- IDT54/74FCT521 equivalent to $\mathrm{FAST}^{T M}$ speed
- IDT54/74FCT521A 35\% faster than FAST ${ }^{\text {TM }}$
- IDT54/74FCT521B 50\% faster than FAST ${ }^{\text {M }}$
- IDT54/74FCT521C $60 \%$ faster than FAST ${ }^{\text {m }}$
- Equivalent to $\mathrm{FAST}^{\top M}$ output drive over full temperature and voltage supply extremes
- $10 \mathrm{~L}=48 \mathrm{~mA}$ (commercial), and 32mA (military)
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than FAST $^{\text {m }}$ (5 $\mu \mathrm{A}$ max.)
- Product available in Radiation Tolerant and Radiation Enhanced versions
- JEDEC standard pinout for DIP and LCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT521/A/B/C are 8-bit identity comparators built using advanced CEMOST, a dual metal CMOS technology. These devices compare two words of up to eight bits each and provide a LOW output when the two words match bit for bit. The expansion input $\mathrm{I}_{\mathrm{A}}=\mathrm{B}$ also serves as an active LOW enable input.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS



## PIN DESCRIPTION

| Pin Names | Description |
| :---: | :--- |
| $A_{0}-A_{7}$ | Word $A$ Inputs |
| $B_{0}-B_{7}$ | Word $B$ Inputs |
| $I_{A}=B$ | Expansion or Enable Input (Active LOW) |
| $O_{A}=B$ | Identity Output (Active LOW) |

2604 tbl* 05

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power <br> Dissipation | 0.5 | 0.5 | W |
| lout | DC Output <br> Current | 120 | 120 | mA |

NOTES:
2604 \#1•01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed VCC by +0.5 V unless otherwise noted.
2. Input and VCC terminals only.
3. Outputs and $I / O$ terminals only.

## FUNCTION TABLE ${ }^{(1)}$

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{\mathrm{I}} \mathbf{A}=\mathbf{B}$ | $\mathbf{A}, \mathbf{B}$ | $\overline{\mathbf{O}} \mathbf{A}=\mathbf{B}$ |
| L | $\mathrm{A}=\mathrm{B}^{*}$ | L |
| L | $\mathrm{~A} \neq \mathrm{B}$ | $H$ |
| $H$ | $A=B^{*}$ | $H$ |
| $H$ | $A \neq B$ | $H$ |

NOTE:
2604 tbl $^{1 / 06}$

1. $H=$ HIGH Voltage Level

L = LOW Voltage Level
${ }^{*} A_{0}=B 0, A_{1}=B_{1}, A_{2}=B 2$ etc.

## CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | Vin $=0 \mathrm{~V}$ | 6 | 10 | pF |
| CovT | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| liH | Input HIGH Current | $\mathrm{VcC}=$ Max. | $V_{1}=V_{c c}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{VI}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL | Input LOW Current |  | $V_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| VIK | Clamp Diode Voltage | $\mathrm{VcC}=$ Min., $\mathrm{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{Vcc}=\mathrm{Max} .{ }^{(3)}, \mathrm{VO}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{BH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIHor} \mathrm{VL} \end{aligned}$ | $1 \mathrm{OH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $\mathrm{OH}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $1 \mathrm{OH}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| VoL | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{BL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIHor} \mathrm{VIL}^{2} \end{aligned}$ | $\mathrm{OL}=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $\mathrm{KL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $1 \mathrm{LL}=48 \mathrm{~mA} \mathrm{COM'L}$. | 二 | 0.3 | 0.5 |  |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device typo.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS $\mathrm{VLC}=0.2 \mathrm{~V}$; $\mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IcC | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN} \geq \mathrm{VHC} ; \mathrm{VIN} \leq \mathrm{VLC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\triangle \mathrm{lCC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{~V} \mathbb{N}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{4}$ | $V c c=M a x .$ <br> Outputs Open One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(5)}$ | Vcc = Max. <br> Outputs Open $\mathrm{fi}_{\mathrm{i}}=10 \mathrm{MHz}$ <br> One Bit Toggling <br> 50\% Duty Cycle | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & \text { VIN } \leq \mathrm{VLC}(F C T) \\ & \hline V \operatorname{IN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 1.7 2.0 | 4.0 <br> 5.0 | mA |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $\mathrm{V} / \mathrm{N}=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. IC $=$ IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{Ic}=\mathrm{ICC}+\triangle \mathrm{Icc} \mathrm{DHNT}+\mathrm{ICCO}(\mathrm{fcP} / 2+\mathrm{fiNi})$
Icc $=$ Quiescent Current
$\Delta I C C=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$N T=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{fcp}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at fi
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT521 |  |  |  | IDT54/74FCT521A |  |  |  | IDT54/74FCT521B |  |  |  | IDT54/74FCT521C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com't. |  | Mil. |  | Com'l. |  | Mil. |  | Com't. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay An or Bn to $\overline{\mathrm{O}} \mathrm{A}=\mathrm{B}$ | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{RL}_{\mathrm{L}} & =500 \Omega \end{aligned}$ | 1.5 | 11.0 | 1.5 | 15.0 | 1.5 | 7.2 | 1.5 | 9.5 | 1.5 | 5.5 | 1.5 | 7.3 | 1.5 | 4.5 | 1.5 | 5.1 | ns |
| $\begin{aligned} & \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation <br> Delay $\begin{aligned} & \bar{T}_{A}=B \text { to } \\ & \bar{O}_{A}=B \end{aligned}$ |  | 1.5 | 10.0 | 1.5 | 9.0 | 1.5 | 6.0 | 1.5 | 7.8 | 1.5 | 4.6 | 1.5 | 6.0 | 1.5 | 4.1 | 1.5 | 4.5 | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2604 tbl 08
$C L=$ Load capacitance: includes jig and probe capacitance.
Rt = Termination resistance: should be equal to ZOUT of the Pulse Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES



NOTES
2604 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; $\mathrm{t} \mathrm{f} \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



## FEATURES:

- IDT54/74FCT543 equivalent to FAST™ speed
- IDT54/74FCT543A 25\% faster than FASTт
- Equivalent to $\mathrm{FAST}^{\mathrm{TM}}$ output drive over full temperature and voltage supply extremes
- $\mathrm{IOL}=64 \mathrm{~mA}$ (commercial), 48 mA (military)
- 8-bit octal latched transceiver
- Separate controls for data flow in each direction
- Back-to-back latches for storage
- CMOS power levels (1mW typ. static)
- Substantially lower input current levels than FAST ${ }^{\text {TM }}$ ( $5 \mu \mathrm{~A}$ max.)
- TTL input and output level compatible
- CMOS output level compatible
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT543/A is a non-inverting octal transceiver built using advanced CEMOS ${ }^{\text {™ }}$, a dual metal CMOS technology. These devices contain two sets of eight D-type latches with separate input and output controls for each set. For data flow from $A$ to $B$, for example, the A-to-B Enable ( $\overline{C E A B}$ ) input must be LOW in order to enter data from $A 0-A 7$ or to take data from $\mathrm{Bo}-\mathrm{B} 7$, as indicated in the Function Table. With CEAB LOW, a LOW signal on the A-to-B Latch Enable ( $\overline{\mathrm{LEAB}}$ ) input makes the A -to- B latches transparent; a subsequent LOW-to-HIGH transition of the $\overline{\text { LEAB }}$ signal puts the $A$ latches in the storage mode and their outputs no longer change with the $A$ inputs. With $\overline{C E A B}$ and $\overline{O E A B}$ both LOW, the 3-state $B$ output buffers are active and reflect the data present at the output of the $A$ latches. Control of data from $B$ to $A$ is similar, but uses the $\overline{C E B A}, \overline{L E B A}$ and $\overline{O E B A}$ inputs.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS



PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\overline{\mathrm{OEAB}}$ | A-to-B Output Enable Input (Active LOW) |
| $\overline{\mathrm{OEBA}}$ | B-to-A Output Enable Input (Active LOW) |
| $\overline{\mathrm{CEAB}}$ | A-to-B Enable Input (Active LOW) |
| $\overline{\mathrm{CEBA}}$ | B-to-A Enable Input (Active LOW) |
| $\overline{\mathrm{LEAB}} \overline{\bar{A}}$ | A-to-B Latch Enable Input (Active LOW) |
| $\overline{\mathrm{LEBA}}$ | B-to-A Latch Enable Input (Active LOW) |
| $\mathrm{A}-\mathrm{A} 7$ | A-to-B Data Inputs or B-to-A 3-State Outputs |
| $\mathrm{Bo}-\mathrm{B} 7$ | B-to-A Data Inputs or A-to-B 3-State Outputs |

## LOGIC SYMBOL




FUNCTION TABLE ${ }^{(1,2)}$
For A-to-B (Symmetric with B-to-A)

| Inputs |  |  | Latch <br> Status | Output <br> Buffers |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CEAB }}$ | $\overline{\text { LEAB }}$ | $\overline{\text { OEAB }}$ | A-to-B | Bo-B7 |
| H | - | - | Storing | High Z |
| - | H | - | Storing | - |
| - | - | H | - | High Z |
| L | L | L | Transparent | Current A Inputs |
| L | H | L | Storing | Previous* A Inputs |

NOTES:
2614 th 01

1. Before $\overline{L E A B}$ LOW-to-HIGH Transition
$H=H I G H$ Voltage Level
L = LOW Voltage Level

- = Don't Care or Irrelevant

2. A-to-B data flow shown; B-to-A flow control is the same, except using $\overline{C E B A}$, LEBA and $\overline{O E B A}$.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to VcC | -0.5 to VcC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lOUT | DC Output Current | 120 | 120 | mA |

NOTES:
2614 か 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and VCC terminals only.
3. Outputs and $1 / O$ terminals only.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | 10 | pF |
| C/OO | I/O Capacitance | V OUT $=0 \mathrm{~V}$ | 8 | 12 | pF |

## NOTE:

2614 tol 04

1. This parameter is guaranteed by characterization data and not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current (Except I/O pins) | $\mathrm{VCC}=$ Max. | $\mathrm{V}_{1}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IL | Input LOW Current (Except I/O pins) |  | $\mathrm{VI}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -5 |  |
| 1 H | Input HIGH Current (I/O pins Only) | $V C C=$ Max | V i $=\mathrm{Vcc}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $15^{(4)}$ |  |
| IIL. | Input LOW Current (I/O pins Only) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-15^{(4)}$ | $\mu \mathrm{A}$ |
|  |  |  | V = GND | - | - | -15 |  |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{VCC}=\mathrm{Max} .^{(3)}$, Vo = GND |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & V C C=M i n . \\ & V I N=V I H \text { or } V I L \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA}$ COM'L. | 2.4 | 4.3 | - |  |
| VoL | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, 1 \mathrm{loL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & \text { VCC }=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V I L \end{aligned}$ | $1 \mathrm{OL}=300 \mu \mathrm{~A}$ | - | GND | $\mathrm{VLC}{ }^{(4)}$ |  |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{MIL}.{ }^{(5)}$ | - | 0.3 | 0.55 |  |
|  |  |  | $1 \mathrm{LL}=64 \mathrm{~mA} \mathrm{COML}.{ }^{(5)}$ | - | 0.3 | 0.55 |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V}+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not excedd one second.
4. This parameter is guaranteed but not tested.
5. These are maximum lol values per output, for 8 outputs turned on simultaneously. Total maximum loL (all outputs) is 512 mA for commercial and 384 mA for military. Derate loL for number of outputs exceeding 8 turned on simultaneously.

POWER SUPPLY CHARACTERISTICS $\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN} \geq \mathrm{VHC} ; \mathrm{VIN} \leq \mathrm{VLC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\mathrm{VCC}=$ Max., V IN $=3.4 \mathrm{~V}^{(3)}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V C C=$ Max., Outputs Open $\overline{\mathrm{CEAB}}$ and $\overline{\mathrm{OEAB}}=\mathrm{GND}$ $\overline{C E B A}=V c c$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \text { VIN } \geq V_{H C} \\ & V_{I N} \leq V_{L C} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | ```VcC = Max., Outputs Open \(\mathrm{fCP}=10 \mathrm{MHz}\) ( \(\overline{\mathrm{LEAB}}\) ) 50\% Duty Cycle \(\overline{\mathrm{CEAB}}\) and \(\overline{\mathrm{OEAB}}=\mathrm{GND}\) \(\overline{C E B A}=V C C\) One Bit Toggling at \(\mathrm{fi}_{\mathrm{i}}=5 \mathrm{MHz}\) 50\% Duty Cycle``` | $\begin{aligned} & \mathrm{VIN} \geq \mathrm{VHC} \\ & \mathrm{VIN} \leq \mathrm{VLC} \\ & \text { (FCT) } \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V \operatorname{IN}=G N D \end{aligned}$ | - | 2.2 | 6.0 |  |
|  |  | $\begin{aligned} & \text { Vcc = Max., Outputs Open } \\ & \text { fCP = } 10 \mathrm{MHz}(\overline{\text { LEAB }}) \\ & 50 \% \text { Duty Cycle } \\ & \overline{\text { CEAB }} \text { and } \overline{\text { OEAB }}=\text { GND } \\ & \overline{\text { CEBA }}=\text { VCC } \\ & \text { Eight Bits Toggling } \\ & \text { at } f_{i}=5 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \end{aligned}$ | $\begin{aligned} & \mathrm{VIN} \geq \mathrm{VHC} \\ & \mathrm{VIN} \leq \mathrm{VLC} \\ & (\mathrm{FCT}) \end{aligned}$ | - | 7.0 | $12.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V \mathbb{N}=G N D \end{aligned}$ | - | 9.2 | $21.8{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input $(V / N=3.4 \mathrm{~V})$; all other inputs at VCC or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + INPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{Icc}+\Delta \mathrm{Icc} \mathrm{DHNT}^{2}+\mathrm{IccD}(\mathrm{fcP} / 2+\mathrm{f} \mathrm{Ni})$
IcC = Quiescent Current
$\Delta I C C=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FCT543 |  |  |  | IDT54/74FCT543A |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH tPHL | Propagation Delay Transparent Mode $\mathrm{An}_{n}$ to Bn or $\mathrm{Bn}_{n}$ to $\mathrm{An}_{n}$ | $\begin{aligned} & C \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.5 | 8.5 | 2.5 | 10.0 | 2.5 | 6.5 | 2.5 | 7.5 | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\overline{\text { LEBA }}$ to $A n, \overline{L E A B}$ to $B n$ |  | 2.5 | 12.5 | 2.5 | 14.0 | 2.5 | 8.0 | 2.5 | 9.0 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $\overline{\text { OEBA }}$ or $\overline{O E A B}$ to $\mathrm{An}_{n}$ or Bn $\overline{\mathrm{CEBA}}$ or $\overline{\mathrm{CEAB}}$ to $\mathrm{An}_{\mathrm{n}}$ or Bn |  | 2.0 | 12.0 | 2.0 | 14.0 | 2.0 | 9.0 | 2.0 | 10.0 | ns |
| $\begin{aligned} & \mathrm{tPhz} \\ & \mathrm{tPLZ} \end{aligned}$ | Output Disable Time $\overline{O E B A}$ or $\overline{O E A B}$ to $A_{n}$ or $B n$ $\overline{C E B A}$ or $\overline{C E A B}$ to $A_{n}$ or $B_{n}$ |  | 2.0 | 9.0 | 2.0 | 13.0 | 2.0 | 7.5 | 2.0 | 8.5 | ns |
| tsu | Set-up Time, HIGH or LOW $A_{n}$ or $B_{n}$ to $\overline{L E B A}$ or LEAB |  | 3.0 | - | 3.0 | - | 2.0 | - | 2.0 | - | ns |
| t H | Hold Time, HIGH or LOW An or $\mathrm{B}_{\mathrm{n}}$ to $\overline{\text { LEBA }}$ or $\overline{\mathrm{LEAB}}$ |  | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| tw | $\overline{\text { LEBA }}$ or $\overline{\text { LEAB }}$ Pulse Width LOW |  | 5.0 | - | 5.0 | - | 5.0 | - | 5.0 | - | ns |

NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


SWITCH POSITION

| Test | Switch. |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2614 tol 08
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

PULSE WIDTH


ENABLE AND DISABLE TIMES


NOTES
2614 drw 05

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega ; \mathrm{tF} \leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



IDT54/74FCT646
IDT54/74FCT646A
IDT54/74FCT646C

## FEATURES:

- IDT54/74FCT646 equivalent to FAST ${ }^{\text {Tm }}$ speed;
- IDT54/74FCT646A 30\% faster than FAST ${ }^{\text {м }}$
- IDT54/74FCT646C 40\% faster than FAST ${ }^{\text {m }}$
- Independent registers for A and B buses
- Multiplexed real-time and stored data
- $\mathrm{IOL}=64 \mathrm{~mA}$ (commercial) and 48 mA (military)
- CMOS power levels (1mW typical static)
- TTL input and output level compatible
- CMOS output level compatible
- Available in 24-pin ( 300 mil ) CERDIP, plastic DIP, SOIC, CERPACK, 28-pin LCC and PLCC
- Product available in Radiation Tolerant and Radiation Enhanced Versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT646/AVC consists of a bus transceiver with 3-state D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

The IDT54/74FCT646/A/C utilizes the enable control ( $\overline{\mathrm{G}}$ ) and direction (DIR) pins to control the transceiver functions.

SAB and SBA control pins are provided to select either real time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and realtime data. A LOW input level selects real-time data and a HIGH selects stored data.

Data on the $A$ or $B$ data bus or both can be stored in the internal D flip flops by LOW-to-HIGH transitions at the appropriate clock pins (CPAB or CPBA) regardless of the select or enable control pins.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\mathrm{A}_{1}-\mathrm{A} 8$ | Data Register A Inputs <br> Data Register B Outputs |
| $\mathrm{B} 1-\mathrm{B} 8^{\text {CPAB, CPBA }}$ | Data Register B Inputs <br> Data Register A Outputs |
| Clock Pulse Inputs |  |
| DIR, $\overline{\mathrm{G}}$ | Output Data Source Select Inputs |

2536 tbl 01


LOGIC SYMBOL


FUNCTION TABLE ${ }^{(2)}$

| Inputs |  |  |  |  |  | Data $1 / \mathrm{O}^{(1)}$ |  | Operation or Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{G}}$ | DIR | CPAB | CPBA | SAB | SBA | A1-A8 | B1-B8 | IDT54/74FCT646 |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{H} \text { or } \mathrm{L} \\ \uparrow \end{gathered}$ | $\underset{\uparrow}{\mathrm{H} \text { or } \mathrm{L}}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | Input | Input | Isolation <br> Store A and B Data |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \hline X \\ & X \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{X} \\ \mathrm{H} \text { or } \mathrm{L} \end{gathered}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Output | Input | Real Time B Data to A Bus Stored B Data to A Bus |
| L | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | X Hor L | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & x \\ & x \\ & \hline \end{aligned}$ | Input | Output | Real Time A Data to B Bus Stored A Data to B Bus |

[^19]

REAL-TIME TRANSFER BUS B TO BUS A


NOTE:

1. Cannot transfer data to $A$ bus and $B$ bus simultaneously.


## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to VCC | -0.5 to VCC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lout | DC Output Current | 120 | 120 | mA |

NOTES:
2536 tol 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted
2. Inputs and Vcc terminals only.
3. Outputs and l/O terminals only.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=O \mathrm{~V}$ | 6 | 10 | pF |
| C/O | I/O Capacitance | VouT $=\mathrm{OV}$ | 8 | 12 | pF |

NOTE:
2536 tbl 04

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | Vcc = Max | $\mathrm{V}_{1}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  | (Except I/O pins) |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL. | Input LOW Current (Except l/O pins) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | V = GND | - | - | -5 |  |
| IIH | Input HIGH Current (I/O pins only) | $\mathrm{VCC}=$ Max. | $\mathrm{V}_{1}=\mathrm{VCC}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $15^{(4)}$ |  |
| ILL | Input LOW Current (I/O pins only) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-15^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=$ GND | - | - | -15 |  |
| VIK | Clamp Diode Voltage | $\mathrm{Vcc}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| Ios | Short Circuit Current | $\mathrm{VCC}=\mathrm{Max} .{ }^{(3)}$, Vo = GND |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \text { VCC }=\operatorname{Min} . \\ & V I N=V I H \text { or } V I L \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ MIL. | 2.4 | 4.0 | - |  |
|  |  |  | $1 \mathrm{OH}=-15 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.0 | 二 |  |
| VoL | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, 1 \mathrm{OL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & \text { VCC }=M i n . \\ & \text { VIN }=\text { VIH or } V I L . \end{aligned}$ | $10 \mathrm{~L}=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 |  |
|  |  |  | $\mathrm{IOL}=64 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.55 |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$


## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( V in $=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IOYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\triangle \mathrm{ICC} D H N T+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fiNi})$
lcc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input ( $\mathrm{V} \mathbb{N}=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$\mathrm{Ni}_{\mathrm{i}}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milfiamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | 54/74FCT646 |  |  |  | 54/74FCT646A |  |  |  | 54/74FCT646C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH tPHL | Propagation Delay <br> Bus to Bus | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 2.0 | 9.0 | 2.0 | 11.0 | 2.0 | 6.3 | 2.0 | 7.7 | 1.5 | 5.4 | 1.5 | 6.0 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $\bar{G}$, DIR to Bus |  | 2.0 | 14.0 | 2.0 | 15.0 | 2.0 | 9.8 | 2.0 | 10.5 | 1.5 | 7.8 | 1.5 | 8.9 | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time $\bar{G}$, DIR to Bus |  | 2.0 | 9.0 | 2.0 | 11.0 | 2.0 | 6.3 | 2.0 | 7.7 | 1.5 | 6.3 | 1.5 | 7.7 | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay Clock to Bus |  | 2.0 | 9.0 | 2.0 | 10.0 | 2.0 | 6.3 | 2.0 | 7.0 | 1.5 | 5.7 | 1.5 | 6.3 | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay SBA or SAB to Bus |  | 2.0 | 11.0 | 2.0 | 12.0 | 2.0 | 7.7 | 2.0 | 8.4 | 1.5 | 6.2 | 1.5 | 7.0 | ns |
| tsu | Set-up Time HIGH or LOW Bus to Clock |  | 4.0 | - | 4.5 | - | 2.0 | - | 2.0 | - | 2.0 | - | 2.0 | - | ns |
| th | Hold Time HIGH or LOW Bus to Clock |  | 2.0 | - | 2.0 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tw | Clock Pulse Width HIGH or LOW |  | 6.0 | - | 6.0 | - | 5.0 | - | 5.0 | - | 5.0 | - | 5.0 | - | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2536 tbl 08
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES



NOTES
2536 drw 07

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; Z O \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION




Integrated Device Technology, Inc.

HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS

IDT54/74FCT821A/B/C
IDT54/74FCT823A/B/C
IDT54/74FCT824A/B/C IDT54/74FCT825A/B/C

## FEATURES:

- Equivalent to AMD's Am29821-25 bipolar registers in pinout/function, speed and output drive over full temperature and voltage supply extremes
- IDT54/74FCT821A/823A/824A/825A equivalent to FAST ${ }^{\text {M }}$ speed
- IDT54/74FCT821B/823B/824B/825B 25\% faster than FAST ${ }^{\text {TM }}$
- IDT54/74FCT821C/823C/824C/825C $40 \%$ faster than FAST ${ }^{\text {m }}$
- Buffered common Clock Enable ( $\overline{\mathrm{EN}}$ ) and asynchronous Clear input ( $\overline{\mathrm{CLR}}$ )
- IOL $=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels ( 1 mW typ. static)
- TTL input and output compatibility
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 series ( $5 \mu \mathrm{~A}$ max.)
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT800 series is built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology.

The IDT54/74FCT820 series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The IDT54/ 74FCT821 are buffered, 10 -bit wide versions of the popular '374 function. The IDT54/74FCT823 and IDT54/74FCT824 are 9 -bit wide buffered registers with Clock Enable (EN) and Clear ( $\overline{\mathrm{CLR}}$ ) - ideal for parity bus interfacing in high-performance microprogrammed systems. The IDT54/74FCT825 are 8 -bit buffered registers with all the ' 823 controls plus multiple enables ( $\overline{O E} 1, \overline{O E} 2, \overline{O E} 3$ ) to allow multiuser control of the interface, e.g., $\overline{C S}, ~ D M A ~ a n d ~ R D / \overline{W R}$. They are ideal for use as an output port requiring high IOLIOH .

All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance loaddrive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in high impedance state.

## IDT54/74FCT824



PIN CONFIGURATIONS

## IDT54/74FCT821 10-BIT REGISTER

## LOGIC SYMBOLS


$2608 \mathrm{cnv}^{*} 03$

IDT54/74FCT823/824 9-BIT REGISTERS


DIP/SOIC/CERPACK TOP VIEW

INDEX


IDT54/74FCT825 8-BIT REGISTER


DIP/SOIC/CERPACK TOP VIEW


LCC TOP VIEW


## PRODUCT SELECTOR GUIDE

|  | Device |  |  |
| :--- | :---: | :---: | :---: |
|  | 10-Bit | 9-Bit | 8-Bit |
| Non-inverting | $54 / 74 \mathrm{FCT} 821 \mathrm{AB} / \mathrm{C}$ | $54 / 74 \mathrm{FCT} 823 \mathrm{AB} / \mathrm{C}$ | $54 / 74 \mathrm{FCT} 725 \mathrm{AB} / \mathrm{C}$ |
| Inverting |  | $54 / 74 \mathrm{FCT} 824 \mathrm{AB} / \mathrm{C}$ |  |

2608 tol 01

PIN DESCRIPTION

| Name | I/O | Description |
| :---: | :---: | :---: |
| Di | 1 | The D flip-flop data inputs. |
| $\overline{\text { CLR }}$ | 1 | For both inverting and non-inverting registers, when the clear input is LOW and $\overline{\mathrm{OE}}$ is LOW, the Ql outputs are LOW. When the clear input is HIGH, data can be entered into the register. |
| CP | 1 | Clock Pulse for the Register; enters data into the register on the LOW-toHIGH transition. |
| $\mathrm{Y}_{1}, \overline{Y_{1}}$ | 0 | The register three-state outputs. |
| EN | 1 | Clock Enable. When the clock enable is LOW, data on the $D_{1}$ input is transferred to the Ql output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the $\mathrm{Q}_{1}$ outputs do not change state, regardless of the data or clock input transitions. |
| $\overline{\mathrm{OE}}$ | 1 | Output Control. When the $\overline{\mathrm{OE}}$ input is HIGH , the Y outputs are in the high impedance state. When the $\overline{\mathrm{OE}}$ input is LOW, the TRUE register data is present at the Y I outputs. |

2608 tol 01

FUNCTION TABLE ${ }^{(1)}$
IDT54/74FCT821/823/825

\left.|  |  |  |  |  |  | Inputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ounction |  |  |  |  |  |  |  |
| Outputs |  |  |  |  |  |  |  |$\right]$

NOTE:
2608 tol 02

1. $H=$ HIGH, $L=$ LOW, $X=$ Don't Care, $N C=$ No Change, $\uparrow=$ LOW-to-HIGH Transition, $Z=$ HIGH-impedance

FUNCTION TABLE ${ }^{(1)}$ IDT54/74FCT824

| Inputs |  |  |  |  |  | Internal/ <br> Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ( $\overline{\text { OE }}$ | CLR | EN | DI | CP | QI | YI | Function |
| H | H | L | L | $\uparrow$ | H | Z | High Z |
| H | H | L | H | $\uparrow$ | L | Z |  |
| H | L | X | X | X | L | Z | Clear |
| L | L | X | X | X | L | L |  |
| H | H | H | X | X | NC | Z | Hold |
| L | H | H | X | X | NC | NC |  |
| H | H | L | L | $\uparrow$ | H | Z | Load |
| H | H | L | H | $\uparrow$ | L | Z |  |
| L | H | L | L | $\uparrow$ | H | H |  |
| L | H | L | H | $\uparrow$ | L | L |  |

NOTE:

1. $H=$ HIGH, $L=$ LOW, $X=$ Don't Care, $N C=$ No Change, $\uparrow=$ LOW-toHIGH Transition, $\mathrm{Z}=\mathrm{HIGH}$-impedance

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output <br> Current | 120 | 120 | mA |

NOTES:
2608 tol 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and $1 / O$ terminals only.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2608 \$105

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V}$; $\mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions (1) |  | Min. | Typ. (2) | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $\mathrm{Vcc}=$ Max. | $\mathrm{VI}=\mathrm{VCC}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ | - | - | -5 |  |
| IOZH | Off State (High Impedance) Output Current | $\mathrm{VCC}=$ Max. | $\mathrm{Vo}=\mathrm{Vcc}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 10(4) |  |
| 10zL |  |  | $\mathrm{VO}=0.5 \mathrm{~V}$ | - | - | $-10^{(4)}$ |  |
|  |  |  | $\mathrm{VO}=\mathrm{GND}$ | - | - | -10 |  |
| VIK | Clamp Diode Voltage | $V C C=M i n ., 1 \begin{aligned} & \text { N }\end{aligned}$ |  | - | -0.7 | -1.2 | V |
| Ios | Short Circuit Current | $\mathrm{Vcc}=\mathrm{Max} .{ }^{(3)}, \mathrm{Vo}=$ GND |  | -75 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & V C C=M i n . \\ & V I N=V I H \text { or } V I L \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}=-24 \mathrm{~mA} \mathrm{COM}{ }^{\prime}$. | 2.4 | 4.3 | - |  |
| Vol | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{V} \mathbb{H} \text { or } \mathrm{VIL} \end{aligned}$ | IOL $=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $\mathrm{IOL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $1 \mathrm{OL}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN} \geq \mathrm{VHC} ; \mathrm{VIN} \leq \mathrm{VLC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{~V} I \mathrm{~N}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V c c=$ Max. <br> Outputs Open $\overline{O E}=\overline{E N}=G N D$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V_{I N} \geq V_{H C} \\ & V_{I N} \leq V L C \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $V C C=$ Max. <br> Outputs Open <br> $\mathrm{fCP}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{\mathrm{OE}}=\overline{\mathrm{EN}}=\mathrm{GND}$ <br> One Bit Toggling <br> at $\mathrm{f} \mathrm{i}=5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN} \geq V H C \\ & \mathrm{VIN} \leq V \mathrm{VLC} \\ & (F C T) \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.2 | 6.0 |  |
|  |  | $\mathrm{VCC}=\mathrm{Max} .$ <br> Outputs Open $\mathrm{fCP}=10 \mathrm{MHz}$ <br> $50 \%$ Duty Cycle <br> $\overline{\mathrm{OE}}=\overline{\mathrm{EN}}=\mathrm{GND}$ <br> Eight Bits Toggling at $\mathrm{f}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & V I N \leq V L C \\ & \text { (FCT) } \end{aligned}$ | - | 4.0 | $7.8^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 6.2 | $16.8{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $V / \mathbb{N}=3.4 \mathrm{~V}$ ); all other inputs at Vcc or $G N D$.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. Ic = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC} \mathrm{DHNT}^{2}+\mathrm{ICCD}\left(\mathrm{fcP} / 2+\mathrm{fiNi}^{2}\right)$
IcC = Quiescent Current
$\Delta \mathrm{lcc}=$ Power Supply Current for a TTL High Input (VIN =3.4V)
DH = Duty Cycle for TTL Inputs High
$N T=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}_{\mathrm{i}}=$ Input Frequency
$\mathrm{N}_{\mathrm{i}}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Parameter | Description | Test <br> Conditions ${ }^{(1)}$ | IDT54/74FCT821A/ 823A/824A/825A |  |  |  | $\begin{gathered} \text { IDT54/74FCT821B/ } \\ 823 \mathrm{~B} / 824 \mathrm{~B} / 825 \mathrm{~B} \\ \hline \end{gathered}$ |  |  |  | IDT54/74FCT821C/ 823C/824C/825C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH <br> tPHL | Propagation Delay $C P$ to $Y,(\overline{O E}=L O W)$ | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | - | 10.0 | - | 11.5 | - | 7.5 | - | 8.5 | - | 6.0 | - | 7.0 | ns |
|  |  | $\begin{gathered} \mathrm{CL}=300 \mathrm{pF}^{(3)} \\ \mathrm{RL}=500 \Omega \end{gathered}$ | - | 20.0 | - | 20.0 | - | 15.0 | - | 16.0 | - | 12.5 | - | 13.5 |  |
| tsu | Set-up Time HIGH or LOW Dito CP | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | 4.0 | - | 4.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | ns |
| th | Hold Time HIGH or LOW Dito CP |  | 2.0 | - | 2.0 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| tsu | Set-up Time HIGH or LOW EN to CP |  | 4.0 | - | 4.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | 3.0 | - | ns |
| th | Hold Time HIGH or LOW EN to CP |  | 2.0 | - | 2.0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPHL | Propagation Delay, $\overline{\mathrm{CLR}}$ to Yı |  | - | 14.0 | - | 15.0 | - | 9.0 | - | 9.5 | - | 8.0 | - | 8.5 | ns |
| tREM | Recovery Time $\overline{C L R}$ to CP |  | 6.0 | - | 7.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | ns |
| tw | CP Pulse Width HIGH or LOW |  | 7.0 | - | 7.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | ns |
| tw | CLR Pulse Width LOW |  | 6.0 | - | 7.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | 6.0 | - | ns |
| $\begin{aligned} & \hline \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $\overline{\mathrm{OE}}$ to Y, | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \\ & \hline \end{aligned}$ | - | 12.0 | - | 13.0 | - | 8.0 | - | 9.0 | - | 7.0 | - | 8.0 | ns |
|  |  | $\begin{gathered} \mathrm{CL}=300 \mathrm{pF}^{(3)} \\ \mathrm{RL}=500 \Omega \end{gathered}$ | - | 23.0 | - | 25.0 | - | 15.0 | - | 16.0 | - | 12.5 | - | 13.5 |  |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \mathrm{tPLZ} \end{aligned}$ | Output Disable Time $\overline{O E}$ to YI | $\begin{aligned} & \mathrm{CL}=5 \mathrm{pF} \mathrm{~F}^{(3)} \\ & \mathrm{RL}=500 \Omega \\ & \hline \end{aligned}$ | - | 7.0 | - | 8.0 | - | 6.5 | - | 7.0 | - | 6.2 | - | 6.2 | ns |
|  |  | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | - | 8.0 | - | 9.0 | - | 7.5 | - | 8.0 | - | 6.5 | - | 6.5 |  |

## NOTES:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2608 drw 01

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{ZO} \leq 50 \Omega$; tF $\leq 2.5 \mathrm{~ns}$; tR $\leq 2.5$ ns.

## ORDERING INFORMATION



## HIGH-PERFOMANCE CMOS BUFFERS

## FEATURES:

- Faster than AMD's Am29827 series
- Equivalent to AMD's Am29827 bipolar buffers in pinout/ function, speed and output drive over full temperature and voltage supply extremes
- IDT54/74FCT827A equivalent to FAST ${ }^{\text {TM }}$
- IDT54/74FCT827B 35\% faster than FAST ${ }^{\text {m }}$
- IDT54/74FCT827C 45\% faster than FAST ${ }^{\text {м }}$
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial), and 32 mA (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 series (5 $\mu \mathrm{A}$ max.)
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The 1DT54/74FCT800 series is built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology.

The IDT54/74FCT827A/B/C 10-bit bus drivers provide high-performance bus interface buffering for wide data/ address paths or buses carrying parity. The 10-bit buffers have NAND-ed output enables for maximum control flexibility.

All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in high impedance state.

## FUNCTIONAL BLOCK DIAGRAM



## PRODUCT SELECTOR GUIDE

|  | 10-Bit Buffer |
| :--- | :---: |
| Non-inverting | IDT54/74FCT827A/B/C |

## PIN CONFIGURATIONS

| $\mathrm{OE}_{1} \square 1$ | 24 | $\square \mathrm{Vcc}$ |
| :---: | :---: | :---: |
| D $\square^{2}$ | 23 | $\mathrm{Y}_{0}$ |
| D1 $\square^{3}$ | 22 | $\mathrm{Y}_{1}$ |
| D2 $\square_{4}$ | P24-1 21 | $\square Y_{2}$ |
| D3 $\square_{5}$ | D24-1 20 | $\square \mathrm{Y}_{3}$ |
| D4 $\square^{6}$ | E24-1 19 | $\square \mathrm{Y}_{4}$ |
| Ds $\square_{7}$ | \& 18 | $\square \mathrm{Y}_{5}$ |
| D6 8 | SO24-2 17 | $\mathrm{Y}_{6}$ |
| D7 $\square^{9}$ | 16 | $\square \mathrm{Y}_{7}$ |
| D8 10 | 15 | $\square^{\mathrm{Y8}}$ |
| D9 $\square_{11}$ | 14 | $\square \mathrm{Y} 9$ |
| GND 12 | 13 | $\square \mathrm{JE}_{2}$ |

DIP/CERPACK/SOIC TOP VIEW 2609 dmw 02

LOGIC SYMBOL


2609 drw 04

PIN DESCRIPTION

| Name | I/O | Description |
| :---: | :---: | :--- |
| $\overline{\mathrm{OEI}}$ | 1 | When both are LOW, the outputs are <br> enabled. When either one or both are <br> HIGH, the outputs are High Z. |
| $\mathrm{Di}_{1}$ | 1 | 10-bit data input. |
| $\mathrm{Y}_{1}$ | O | 10-bit data output. |

2609 to 02

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output <br> Current | 120 | 120 | mA |

NOTE:
2609 ゅ104

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and VCC terminals only.
3. Outputs and I/O terminals only.

FUNCTION TABLE ${ }^{(1)}$

| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathbf{1}}$ | $\overline{\mathrm{OE}}_{\mathbf{2}}$ | D I | $\mathrm{Y}_{\mathbf{I}}$ |  |
| L | L | L | L | Transparent |
| L | L | H | H |  |
| H | X | X | Z | Three-State |
| X | H | X | Z |  |

NOTE:
2609 tb 03

1. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=$ LOW, $\mathrm{X}=$ Don't Care, $\mathrm{Z}=$ High-Impedance

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter(1) | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | Vin $=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VouT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2609 tol 05

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: $\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| 1 IH | Input HIGH Current | $\mathrm{VCC}=$ Max . | $\mathrm{VI}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| 1 ll | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=$ GND | - | - | $-5^{(4)}$ |  |
| IOZH | Off State (High Impedance) Output Current | $\mathrm{Vcc}=$ Max. | $\mathrm{Vo}=\mathrm{Vcc}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | $10^{(4)}$ |  |
| IozL |  |  | $\mathrm{VO}=0.5 \mathrm{~V}$ | - | - | $-10^{(4)}$ |  |
|  |  |  | $\mathrm{VO}=\mathrm{GND}$ | - | - | -10 |  |
| VIK | Clamp Diode Voltage | $V C C=M i n ., 1 \mathrm{~N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V C C=M a x .{ }^{(3)}, \mathrm{VO}=$ GND |  | -75 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VL} \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}=-24 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| Vol | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{loL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | IOL $=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $1 \mathrm{LL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS $\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Quiescent Power Supply Current |  |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{~V} \mid \mathbb{N}=3.4 \mathrm{~V}(3) \\ & \hline \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current(4) | $V C c=\text { Max. }$ <br> Outputs Open $\overline{\mathrm{OE}}_{1}^{\prime}=\overline{\mathrm{OE}}_{2}=\mathrm{GND}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V I N \geq V H C \\ & V I N \leq V L C \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $V C C=\text { Max. }$ <br> Outputs Open $\mathrm{f} \mathrm{i}=10 \mathrm{MHz}$ <br> 50\% Duty Cycle $\overline{\mathrm{OE}}_{1}=\overline{\mathrm{OE}}_{2}=\mathrm{GND}$ <br> One Bit Toggling | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & \text { VIN } \leq V L C \\ & \text { (FCT) } \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & V I N=3.4 V \\ & V I N=G N D \end{aligned}$ | - | 2.0 | 5.0 |  |
|  |  | $V C C=$ Max. <br> Outputs Open $\mathrm{f} i=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle $\mathrm{OE}_{1}=\mathrm{OE}_{2}=\mathrm{GND}$ <br> Eight Bits Toggling | $\begin{aligned} & \mathrm{VIN} \geq \mathrm{VHC} \\ & \mathrm{VIN} \leq \mathrm{VLC} \\ & \text { (FCT) } \end{aligned}$ | - | 3.2 | $6.5^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 5.2 | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable dovico typo.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $\mathrm{V} \mathbb{N}=3.4 \mathrm{~V}$ ); all other inputs at $\mathrm{V} C \mathrm{C}$ or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\triangle \mathrm{ICCD} \mathrm{DHNT}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fiNi})$
Icc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input ( $V \mathbb{I N}=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
IcCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}_{\mathrm{i}}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Parameter | Description | Conditions ${ }^{(1)}$ | IDT54/74FCT827A |  |  |  | IDT54/74FCT827B |  |  |  | IDT54/74FCT827C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH tPHL | Propagation Delay Di to Y | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 8.0 | - | 9.0 | - | 5.0 | - | 6.5 | - | 4.4 | - | 5.0 | ns |
|  |  | $\begin{aligned} & \mathrm{CL}=300 \mathrm{pF}^{(3)} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 15.0 | - | 17.0 | - | 13.0 | - | 14.0 | - | 10.0 | - | 11.0 |  |
| $\begin{aligned} & \hline \mathrm{tPZH} \\ & \mathrm{tPZL} \end{aligned}$ | Output Enable Time $\overline{O E I}$ to YI | $\begin{aligned} & C L=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 12.0 | - | 13.0 | - | 8.0 | - | 9.0 | - | 7.0 | - | 8.0 | ns |
|  |  | $\begin{aligned} & \mathrm{CL}=300 \mathrm{pF}^{(3)} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 23.0 | - | 25.0 | - | 15.0 | - | 16.0 | - | 14.0 | - | 15.0 |  |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time $\overline{\mathrm{OE}}$ to YI | $\begin{aligned} & C \mathrm{~L}=5 \mathrm{pF}{ }^{(3)} \\ & \mathrm{RL}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | 9.0 | - | 9.0 | - | 6.0 | - | 7.0 | - | 5.7 | - | 6.7 | ns |
|  |  | $\begin{aligned} & C L=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 10.0 | - | 10.0 | - | 7.0 | - | 8.0 | - | 6.0 | - | 7.0 |  |

## NOTES:

1. See test circuit and waveforms
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. These parameters are guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS <br> TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2609 tbl 09
$C L=$ Load capacitance: includes jig and probe capacitance.
Rt $=$ Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2609 drw 11

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Puise Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz}$ Zo $\leq 50 \Omega$; $t \mathrm{~F} \leq 2.5 \mathrm{~ns}$; $\mathrm{tR} \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



> FAST CMOS PARITY BUS TRANSCEIVER

## FEATURES:

- Equivalent to AMD's Am29833 bipolar parity bus transceiver in pinout/function, speed and output drive over full temperature and voltage supply extremes
- High-speed bidirectional bus transceiver for processororganized devices
- IDT54/74FCT833A equivalent to Am29833A speed and output drive
- IDT54/74FCT833B 30\% faster than Am29833A
- Buffered direction and three-state controls
- Error flag with open-drain output
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 series ( $5 \mu$ A max.)
- Available in plastic DIP, CERDIP, LCC, PLCC and SOIC
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT833s are high-performance bus transceivers designed for two-way communications. They each contain an 8-bit data path from the $R$ (port) to the $T$ (port), an 8-bit data path from the $T$ (port) to the $R$ (port), and a 9-bit parity checker/generator. The error flag can be clocked and stored in a register and read at the $\overline{E R R}$ output. The clear ( $\overline{\mathrm{CLR}}$ ) input is used to clear the error flag register.
The output enables $\overline{O E T}^{0}$ and $\overline{O E}_{R}$ are used to force the port outputs to the high-impedance state so that the device can drive bus lines directly. In addition, $\overline{\mathrm{OE}}_{\mathrm{R}}$ and $\overline{\mathrm{OE}}_{T}$ can be used to force a parity error by enabling both lines simultaneously. This transmission of inverted parity gives the designer more system diagnostic capability. The devices are specified at 48 mA and 32 mA output sink current over the commercial and military temperature ranges, respectively.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS



## PIN DESCRIPTION

| Pin Name | I/O | Description |
| :--- | :---: | :--- |
| $\overline{\text { OER }}$ | I | RECEIVE enable input. |
| RI | I/O | 8-bit RECEIVE data input/output. |
| $\overline{\mathrm{ERR}}$ | O | Output from fault registers. Register <br> detection of odd parity fault on rising clock <br> edge (CLK). A registered ERR output <br> remains low until cleared. Open drain <br> output, requires pull up resistor. |
| $\overline{\mathrm{CLR}}$ | I | Clears the fault register output. |
| TI | I/O | 8-bit TRANSMIT data input/output. |
| PARITY | I/O | 1-bit PARITY output. |
| $\overline{\mathrm{OET}}$ | I | TRANSMIT enable input. |
| CLK | 1 | External clock pulse input for fault register <br> flag. |



ERROR FLAG OUTPUT FUNCTION TABLE ${ }^{(1,2)}$

| Inputs |  | Internal <br> To Device | Output <br> Pre-State | Output |  |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\overline{\text { CLR }}$ | CLK | Point "P" | $\overline{\text { ERRn-1 }}^{\prime}$ | $\overline{\text { ERR }}$ | Function |
| H | $\uparrow$ | H | H | H | Sample |
| H | $\uparrow$ | - | L | L | (1's |
| H | $\uparrow$ | L | - | L | Capture) |
| L | - | - | - | H | Clear |

NOTE:
2557 © 02

1. $\overline{O E} T$ is HIGH and $\overline{O E R}$ is LOW.
2. $H=H I G H$
$L=L O W$
$\uparrow=$ LOW to HIGH transition of clock

- = Dont Care or Irrelevant

FUNCTION TABLE ${ }^{(2)}$

| Inputs |  |  |  |  |  | Outputs |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OET}}$ | $\overline{\text { OER }}$ | $\overline{\text { CLR }}$ | CLK | Ri( $\sum$ or $\mathrm{H}^{\prime} \mathrm{s}$ ) | Ti Incl Parity ( $\Sigma$ of H's) | Ri | TI | Parity | $\overline{\mathrm{ERR}}{ }^{(1)}$ |  |
| $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \uparrow \\ & \uparrow \\ & \uparrow \\ & \uparrow \end{aligned}$ | H (Odd) <br> H (Even) <br> L(Odd) <br> L (Even) | NA <br> NA <br> NA <br> NA | NA <br> NA <br> NA <br> NA | H H L L | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | Transmit data from R Port to T Port with parity; receiving path is disabled. |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \uparrow \\ & \uparrow \\ & \uparrow \\ & \uparrow \end{aligned}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \end{aligned}$ | H (Odd) <br> H (Even) <br> L (Odd) <br> L (Even) | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{array}{\|l\|} \text { NA } \\ \text { NA } \\ \text { NA } \\ \text { NA } \end{array}$ | $\begin{aligned} & \text { NA } \\ & \text { NA } \\ & \text { NA } \\ & \text { NA } \end{aligned}$ | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \\ \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | Receive data from T Port to R Port with parity test resulting in flag: transmitting path is disabled. |
| - | - | L | - | - | - | NA | NA | NA | H | Clear the state of error flag register. |
| $\begin{aligned} & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{gathered} \mathrm{H} \text { or } \mathrm{L} \\ \bar{\uparrow} \\ \uparrow \\ \hline \end{gathered}$ | $\begin{gathered} \text { - } \\ H \text { or } L \text { (Odd) } \\ H \text { or } L \text { (Even) } \end{gathered}$ | - | $\begin{aligned} & \mathrm{Z} \\ & \mathrm{Z} \\ & \mathrm{Z} \\ & \mathrm{Z} \end{aligned}$ | $\begin{aligned} & Z \\ & Z \\ & Z \\ & Z \end{aligned}$ | $\begin{aligned} & \mathrm{Z} \\ & \mathrm{Z} \\ & \mathrm{Z} \\ & \mathrm{Z} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \hline \end{aligned}$ | Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode. |
| L L L L | L L L | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\uparrow$ $\uparrow$ $\uparrow$ $\uparrow$ | H (Odd) <br> H (Even) <br> L (Odd) <br> L (Even) | NA <br> NA <br> NA NA | NA <br> NA <br> NA <br> NA | $\begin{aligned} & H \\ & H \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & H \\ & L \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | Forced-error checking. |

NOTES:

1. Output state assumes HIGH output pre-state.


## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |  |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to VCC | -0.5 to VCC | V |  |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |  |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |  |
| PT | Power Dissipation | 0.5 | 0.5 | W |  |
| IOUT | DC Output Current | 120 | 120 | mA |  |
| NOTE: |  |  |  |  |  |

1. Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals.
3. Outputs and $I / O$ terminals.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| CloO | I/O <br> Capacitance | VouT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
2557 tbl 05

1. This parameter is guaranteed by characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V}$; $\mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| l H | Input HIGH Current (Except I/O Pins) | $\mathrm{Vcc}=$ = Max. | $\mathrm{V}_{1}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{VI}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IL | Input LOW Current (Except I/O Pins) |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | V I $=$ GND | - | - | -5 |  |
| IIH | Input HIGH Current (l/O Pins Only) | $\mathrm{VcC}=$ Max. | $\mathrm{VI}=\mathrm{VCC}$ | - | - | 15 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{VI}=2.7 \mathrm{~V}$ | - | - | $15^{(4)}$ |  |
| ILL | Input LOW Current (I/O Pins Only) |  | $\mathrm{VI}=0.5 \mathrm{~V}$ | - | - | $-15^{(4)}$ |  |
|  |  |  | $\mathrm{VI}=\mathrm{GND}$ | - | - | -15 |  |
| VIK | Clamp Diode Voltage | $\mathrm{Vcc}=$ Min., $\mathrm{IN}^{\text {a }}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{Vcc}=\mathrm{Max} .{ }^{(3)}, \mathrm{Vo}=\mathrm{GND}$ |  | -60 | -120 | - | mA |
| VOH | Output HIGH Voltage (Except $\overline{\mathrm{ERR}}$ ) | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \mathrm{Vcc}=\mathrm{Min} . \\ & \mathrm{V} \mathbb{N}=\mathrm{V} \mathbb{H} \text { or } \mathrm{VIL}^{2} \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA}$ MIL. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}=-24 \mathrm{~mA}$ COM'L. | 2.4 | 4.3 | - |  |
| VOL | Output LOW Voltage | $\mathrm{Vcc}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{VOL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | v |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{V} \mathbb{H} \end{aligned}$ <br> or VIL | $\mathrm{IOL}=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $\mathrm{IOL}=32 \mathrm{~mA}$ MIL. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{ILL}=48 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA}$ | - | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS $\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Symbol \& Parameter \& \multicolumn{2}{|l|}{Test Conditions \({ }^{(1)}\)} \& Min. \& Typ. \({ }^{(2)}\) \& Max. \& Unit \\
\hline ICC \& Quiescent Power Supply Current \& \multicolumn{2}{|l|}{Vcc = Max.; VIN \(\geq\) VHC, VIN \(\leq\) VLC} \& - \& 0.2 \& 1.5 \& mA \\
\hline \(\Delta \mathrm{lcC}\) \& Quiescent Power Supply Current TTL Inputs HIGH \& \multicolumn{2}{|l|}{\[
\begin{aligned}
\& \mathrm{Vcc}=\mathrm{Max} \\
\& \mathrm{~V} I \mathrm{~N}=3.4 \mathrm{~V}^{(3)}
\end{aligned}
\]} \& - \& 0.5 \& 2.0 \& mA \\
\hline 1 CCD \& Dynamic Power Supply Current \({ }^{(4)}\) \& \begin{tabular}{l}
\(V c c=\) Max. \\
Outputs Open \(\overline{\mathrm{OE}} \mathrm{T}=\overline{\mathrm{OE}}_{\mathrm{R}}=\mathrm{GND}\) \\
One Input Toggling 50\% Duty Cycle
\end{tabular} \& \[
\begin{aligned}
\& \mathrm{VIN} \geq \mathrm{VHC}^{\prime} \\
\& \mathrm{VIN} \leq \mathrm{VLC}
\end{aligned}
\] \& - \& 0.15 \& 0.25 \& \[
\begin{aligned}
\& \mathrm{mA} / \\
\& \mathrm{MHz}
\end{aligned}
\] \\
\hline \multirow[t]{3}{*}{Ic} \& \multirow[t]{3}{*}{Total Power Supply Current \({ }^{(6)}\)} \& \begin{tabular}{l}
\(\mathrm{Vcc}=\mathrm{Max}\). Outputs Open \(\mathrm{fCP}=10 \mathrm{MHz}\) 50\% Duty Cycle
\[
\overline{\mathrm{OE} T}=\mathrm{GND}
\] \\
\(\overline{\mathrm{OE}}=\mathrm{Vcc}\)
\[
\mathrm{f}_{\mathrm{i}}=2.5 \mathrm{MHz}
\] \\
One Bit Toggling
\end{tabular} \& \[
\begin{aligned}
\& \mathrm{VIN} \geq \mathrm{VHC} \\
\& \mathrm{VIN} \leq \mathrm{VLC} \\
\& (F C T)
\end{aligned}
\] \& - \& 1.4 \& 3.4

5.4 \& mA <br>

\hline \& \& \multirow[t]{2}{*}{$$
\begin{aligned}
& \text { Vcc = Max. } \\
& \text { Outputs Open } \\
& \text { fcP }=10 \mathrm{MHz} \\
& 50 \% \text { Duty Cycle } \\
& \overline{\mathrm{OET}}=\mathrm{GND} \\
& \mathrm{fi}=2.5 \mathrm{MHz} \\
& \overline{\mathrm{OER}}=\mathrm{Vcc} \\
& \text { Eight Bits Toggling } \\
& \hline
\end{aligned}
$$} \& \[

$$
\begin{aligned}
& \mathrm{VIN} \geq \mathrm{VHC} \\
& \mathrm{VIN} \leq \mathrm{VLC} \\
& (\mathrm{FCT})
\end{aligned}
$$
\] \& - \& 4.0 \& $7.8{ }^{(5)}$ \& <br>

\hline \& \& \& $$
\begin{aligned}
& \mathrm{VIN}=3.4 \mathrm{~V} \\
& \mathrm{VIN}=\mathrm{GND}
\end{aligned}
$$ \& - \& 6.2 \& $16.8{ }^{(5)}$ \& <br>

\hline
\end{tabular}

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
. Per TTL driven input $(\mathrm{VIN}=3.4 \mathrm{~V})$; all other inputs at Vcc or GND.
3. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
4. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC} D \mathrm{DNT}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fiNi})$
Icc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL. High Input (Vin $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{NT}=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
$\mathrm{fcP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Conditions ${ }^{(1)}$ | IDT54/74FCT833A |  |  |  | IDT54/74FCT833B |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay <br> Rito Ti, Ti to Ri | $\mathrm{CL}=50 \mathrm{pF}$ | - | 10.0 | - | 14.0 | - | 7.0 | - | 10.0 | ns |
|  |  | $\mathrm{CL}=300 \mathrm{pF}{ }^{(3)}$ | - | 17.5 | - | 21.5 | - | 14.5 | - | 17.5 |  |
| $\begin{aligned} & \mathrm{tPLH} \\ & \mathrm{tPHL} \\ & \hline \end{aligned}$ | Propagation Delay Ri to PARITY | $\mathrm{CL}_{2}=50 \mathrm{pF}$ | - | 15.0 | - | 20.0 | - | 10.5 | - | 14.0 | ns |
|  |  | $C \mathrm{~L}=300 \mathrm{pF}^{(3)}$ | - | 22.5 | - | 27.5 | - | 18.0 | - | 21.5 |  |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time OER, $\overline{O E T}$ to RI, TI | $\mathrm{CL}=50 \mathrm{pF}$ | - | 12.0 | - | 16.0 | - | 8.5 | - | 11.0 | ns |
|  |  | $\mathrm{CL}=300 \mathrm{pF}^{(3)}$ | - | 19.5 | - | 23.5 | - | 16.0 | - | 18.5 |  |
| $\begin{aligned} & \mathrm{tPhZ} \\ & \mathrm{tPLZ} \end{aligned}$ | Output Disable Time $\overline{O E}, \overline{O E}_{T}$ to $\mathrm{RI}, \mathrm{T}$ | $\mathrm{CL}=5 \mathrm{pF}^{(3)}$ | - | 10.7 | - | 14.7 | - | 7.2 | - | 9.8 | ns |
|  |  | $C L=50 \mathrm{pF}$ | - | 12.0 | - | 16.0 | - | 8.5 | - | 11.0 |  |
| tsu | TI, PARITY to CLK Set-up Time | $C \mathrm{~L}=50 \mathrm{pF}$ | 12.0 | - | 16.0 | - | 8.5 | - | 11.0 | - | ns |
| $t \mathrm{H}$ | TI, PARITY to CLK Hold Time |  | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tREM | Clear Recovery Time CLR to CLK |  | 15.0 | - | 20.0 | - | 10.5 | - | 14.0 | - | ns |
| tw | Clock Pulse Width HIGH or LOW |  | 7.0 | - | 9.5 | - | 5.5 | - | 7.0 | - | ns |
| tw | Clear Pulse Width LOW |  | 7.0 | - | 9.5 | - | 5.5 | - | 7.0 | - | ns |
| tPHL | Propagation Delay CLK to ERR |  | - | 12.0 | - | 16.0 | - | 8.5 | - | 11.0 | ns |
| tPLH | Propagation Delay $\overline{\text { CLR to }}$ ERR |  | - | 16.0 | - | 20.0 | - | 15.0 | - | 18.0 | ns |
| tPLH | Propagation Delay | $\mathrm{CL}=50 \mathrm{pF}$ | - | 15.0 | - | 20.0 | - | 10.5 | - | 14.0 | ns |
| tPHL | OER to PARITY | $C \mathrm{~L}=300 \mathrm{pF}{ }^{(3)}$ | - | 22.5 | - | 27.5 | - | 18.0 | - | 21.5 |  |

## NOTES:

1. See test circuit and waveforms
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. These parameters are guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

PULSE WIDTH


ENABLE AND DISABLE TIMES


NOTES
2557 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega ; \mathrm{tF} \leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



## HIGH-PERFORMANCE CMOS BUS INTERFACE LATCHES

## FEATURES:

- Equivalent to AMD's Am29841-46 bipolar registers in pinout/function, speed and output drive over full temperature and voltage supply extremes
- IDT54/74FCT841A/843A/844A/845A equivalent to FAST ${ }^{\text {TM }}$ speed
- IDT54/74FCT841B/843B/844B/845B 25\% faster than FAST ${ }^{\text {m }}$
- IDT54/74FCT841C/843C/844C/845C 40\% faster than FAST ${ }^{\text {m }}$
- Buffered common latch enable, clear and preset inputs
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 series ( $5 \mu \mathrm{~A}$ max.)
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT800 series is built using advanced CEMOS ${ }^{\text {TM }}$, a dual metal CMOS technology.

The IDT54/74FCT840 series bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extradatawidthforwider address/ data paths or buses carrying parity. The IDT54/74FCT841 is a buffered, 10 -bit wide version of the popular ' 373 function. The IDT54/74FCT843 and IDT54/74FCT844 are 9-bit wide buffered latches with Preset ( $\overline{\text { PRE }}$ ) and Clear ( $\overline{\mathrm{CLR}}$ )—ideal for parity bus interfacing in high-performance systems. The IDT54/ 74 FCT845 is an 8 -bit buffered latch with all the ' $843 / 4$ controls, plus multiple enables ( $\overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}, \overline{\mathrm{OE}}_{3}$ ) to allow multiuser control of the interface, e.g., $\overline{\mathrm{CS}}, \mathrm{DMA}$ and $\mathrm{RD} / \overline{\mathrm{WR}}$. It is ideal for use as an output port requiring high IOL $/ \mathrm{IOH}$.

All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high impedance state.

## IDT54/74FCT844



PRODUCT SELECTOR GUIDE

|  | Device |  |  |
| :--- | :---: | :---: | :---: |
|  | 10-Bit | 9-Bit | 8-Bit |
| Non- <br> inverting | IDT54/74FCT841 | IDT54/74FCT843 | IDT54/74FCT845 |
|  | AB/C | A/B/C | A/B/C |
|  |  | IDT54/74FCT844 |  |
| Inverting |  | A/B/C |  |

[^20] FAST is a trademark of National Semiconductor Co.

## FUNCTIONAL BLOCK DIAGRAM IDT54/74FCT841/843/845



2607 cnv* 01

## PIN CONFIGURATIONS

## IDT54/74FCT841 10-BIT LATCH

| $\overline{\mathrm{OE}}$ |  | Vcc |
| :---: | :---: | :---: |
| D0 $\square^{2}$ |  | $\square \mathrm{Yo}^{0}$ |
| $\mathrm{D}_{1} \square^{3}$ |  | $\square \mathrm{Y}_{1}$ |
| $\mathrm{D}_{2} \square_{4}$ | P24-1 | $\square \mathrm{Y}_{2}$ |
| D $\square_{5}$ | D24-1 | $\square \mathrm{Y}_{3}$ |
| $\mathrm{D}_{4} \square^{6}$ | E24-1 | $\square \mathrm{Y}_{4}$ |
| D5 $\square_{7}$ | \& | $\square \mathrm{Y}_{5}$ |
| $\mathrm{D}_{6} \square_{8}$ | SO24-2 | $\square \mathrm{Y}_{6}$ |
| D7 $\square^{9}$ |  | $\square \mathrm{Y}_{7}$ |
| D8 ${ }^{10}$ |  | $\square \mathrm{Y}_{8}$ |
| D9 $\square_{11}$ |  | $\square \mathrm{Y} 9$ |
| GND $\square^{12}$ |  | صLE |

DIP/CERPACK/SOIC TOP VIEW

INDEX


LCC
TOP VIEW

$2607 \mathrm{cnv}{ }^{*} 03,04,05$

IDT54/74FCT843/844 9-BIT LATCHES


DIP/CERPACK/SOIC TOP VIEW

INDEX


OP VIEW

$2607 \mathrm{cnv}^{*} 06,07,08$

IDT54/74FCT845 8-BIT LATCH


DIP/CERPACK/SOIC TOP VIEW

INDEX


$2607 \mathrm{cnv}^{*} 09,10.11$

## PIN DESCRIPTION

| Name | 1/0 | Description |
| :---: | :---: | :---: |
| IDT54/74FCT841/843/845 (Non-inverting) |  |  |
| $\overline{C L R}$ | I | When $\overline{\text { CLR }}$ is low, the outputs are LOW if $\overline{O E}$ is LOW. When CLR is HIGH, data can be entered into the latch. |
| DI | 1 | The latch data inputs. |
| LE | 1 | The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition. |
| Yi | O | The 3-state latch outputs. |
| $\overline{O E}$ | 1 | The output enable control. When $\overline{\mathrm{OE}}$ is LOW, the outputs are enabled. When $\overline{\mathrm{OE}}$ is HIGH, the outputs ( YI ) are in the high-impedance (off) state. |
| $\overline{\text { PRE }}$ | I | Preset line. When $\overline{\mathrm{PRE}}$ is LOW, the outputs are HIGH if $\overline{\mathrm{OE}}$ is LOW. Preset overrides $\overline{\mathrm{CLR}}$ |
| IDT54/74FCT844 (Inverting) |  |  |
| $\overline{\text { CLR }}$ | 1 | When $\overline{\text { CLR }}$ is low, the outputs are LOW if $\overline{\mathrm{OE}}$ is LOW. When $\overline{\mathrm{CLR}}$ is HIGH, data can be entered into the latch. |
| DI | 1 | The latch inverting data inputs. |
| LE | 1 | The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition. |
| Yı | 0 | The 3-state latch outputs. |
| $\overline{\mathrm{OE}}$ | 1 | The output enable control. When $\overline{\mathrm{OE}}$ is LOW, the outputs are enabled. When $\overline{\mathrm{OE}}$ is HIGH, the outputs ( YI ) are in the high-impedance (off) state. |
| PRE | 1 | Preset line. When $\overline{\text { PRE }}$ is LOW, the outputs are HIGH if $\overline{\mathrm{OE}}$ is LOW. Preset overrides CLR |

## FUNCTION TABLE ${ }^{(1)}$

IDT54/74FCT841/843/845

| Inputs |  |  |  |  | Inter nal | Out puts | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | OE | LE | DI | Qı | Yı |  |
| H | H | H | X | X | X | Z | High Z |
| H | H | H | H | L | L | Z | High Z |
| H | H | H | H | H | H | Z | High Z |
| H | H | H | L | X | NC | Z | Latched (High Z) |
| H | H | L | H | L | L | L | Transparent |
| H | H | L | H | H | H | H | Transparent |
| H | H | L | L | X | NC | NC | Latched |
| H | L | L | X | X | H | H | Preset |
| L | H | L | X | X | L | L | Clear |
| L | L | L | X | X | H | H | Preset |
| L | H | H | L | x | L | Z | Latched (High Z) |
| H | L | H | L | X | H | Z | Latched (High Z) |

NOTE:
2607 ומו 26

1. $H=H I G H, L=L O W, X=$ Don't Care, NC = No Charge,
$Z$ = High-Impedance

## FUNCTION TABLE ${ }^{(1)}$

IDT54/74FCT844

| Inputs |  |  |  |  | Inter - <br> nal | Out puts | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | OE | LE | D1 | Q1 | Y1 |  |
| H | H | H | X | X | X | Z | High Z |
| H | H | H | H | H | L | Z | High Z |
| H | H | H | H | L | H | Z | High Z |
| H | H | H | L | X | NC | Z | Latched (High Z) |
| H | H | L | H | H | L | L | Transparent |
| H | H | L | H | L | H | H | Transparent |
| H | H | L | L | X | NC | NC | Latched |
| H | L | L | X | X | H | H | Preset |
| L | H | L | X | X | L | L | Clear |
| L | L | L | X | X | H | H | Preset |
| L | H | H | L | X | L | Z | Latched (High Z) |
| H | L | H | L | X | H | Z | Latched (High Z) |

## NOTE:

2607 tol 04

1. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=\mathrm{LOW}, \mathrm{X}=$ Don't Care, NC = No Charge ,
$Z=$ High-Impedance

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output <br> Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter (1) | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input <br> Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | 10 | pF |
| COUT | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions (1) |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ViH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $V C C=$ Max | $\mathrm{VI}_{1}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| IIL | Input LOW Current |  | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ |  |
|  |  |  | $\mathrm{VI}=\mathrm{GND}$ | - | - | -5 |  |
| 1 OZH | Off State (High Impedance) Output Current | $V C C=$ Max | $\mathrm{VO}=\mathrm{Vcc}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | $10^{(4)}$ |  |
| Iozl |  |  | $\mathrm{VO}=0.5 \mathrm{~V}$ | - | - | $-10^{(4)}$ |  |
|  |  |  | $\mathrm{Vo}=\mathrm{GND}$ | - | - | -10 |  |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathbb{N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| Ios | Short Circuit Current | $\mathrm{VCC}=\mathrm{Max} .{ }^{(3)}, \mathrm{VO}=\mathrm{GND}$ |  | -75 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $1 \mathrm{OH}=-15 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 4.3 | - |  |
|  |  |  | $1 \mathrm{OH}=-24 \mathrm{~mA}$ COM'L. | 2.4 | 4.3 | - |  |
| Vol. | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & V C C=M i n . \\ & V I N=V I H \text { or } V I L \end{aligned}$ | loL $=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $\mathrm{IOL}=32 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM'L}$. | 二 | 0.3 | 0.5 |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS
$\mathrm{VLC}=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$


NOTES:

1. For conditions shown as Max. or Mn., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VCc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $\mathrm{V} I N=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. Ic = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC} D H N T+\operatorname{lCCD}(\mathrm{fCP} / 2+\mathrm{fiNi})$
Icc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input ( $\mathrm{V}: \mathbb{N}=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{NT}=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{fCP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Parameter | Description |  | Test <br> Conditions (1) | IDT54/74FCT841A/ <br> 843A/844A/845A |  |  |  | IDT54/74FCT841B/843B/844B/845B |  |  |  | IDT54/74FCT841C/ 843C/844C/845C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Mn. ${ }^{(2)}$ | Max. | Min. ${ }^{\text {(2) }}$ | Max. | min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{\text {(2) }}$ | Max. |  |
| (FCT841, 843, 845) | Propagation Delay Dito Y I |  |  | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | - | 9.0 | - | 10.0 | - | 6.5 | - | 7.5 | - | 5.5 | - | 6.3 | ns |
| tPLH $\mathrm{tPHL}$ | ( $\mathrm{LE}=\mathrm{HIGH}$ ) |  |  | $\begin{gathered} \mathrm{CL}=300 \mathrm{pF}^{3)} \\ \mathrm{RL}=500 \Omega \end{gathered}$ | - | 13.0 | - | 15.0 | - | 13.0 | - | 15.0 | - | 13.0 | - | 15.0 |  |
| (FCT844) | Propagation Delay <br> Dito Y I $(L E=H I G H)$ |  | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | - | 10.0 | - | 12.0 | - | 8.0 | - | 9.0 | - | 7.0 | - | 8.0 | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ |  |  | $\begin{gathered} C L=300 \mathrm{pF}^{3)} \\ R \mathrm{LL}=500 \Omega \end{gathered}$ | - | 13.0 | - | 15.0 | - | 13.0 | - | 15.0 | - | 13.0 | - | 15.0 |  |
| tSU | Data to LE Set-up Time |  | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | ns |
| th | Data to LE Hold Time |  |  | 2.5 | - | 3.0 | - | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | ns |
| $\begin{aligned} & \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay LE to Y |  | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | - | 12.0 | - | 13.0 | - | 8.0 | - | 10.5 | - | 6.4 | - | 6.8 | ns |
|  |  |  | $\begin{gathered} C L=300 \mathrm{pR}^{3)} \\ \mathrm{RL}=500 \Omega \end{gathered}$ | - | 16.0 | - | 20.0 | - | 15.5 | - | 18.0 | - | 15.0 | - | 16.0 |  |
| tPLH | Propagation Delay, $\overline{\text { PRE }}$ to YI |  | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | - | 12.0 | - | 14.0 | - | 8.0 | - | 10.0 | - | 7.0 | - | 9.0 | ns |
| tREM | Recovery Time $\overline{\text { PRE }}$ to YI |  |  | - | 14.0 | - | 17.0 | - | 10.0 | - | 13.0 | - | 9.0 | - | 12.0 | ns |
| tPHL | Propagation Delay, $\overline{\mathrm{CLR}}$ to YI |  |  | - | 13.0 | - | 14.0 | - | 10.0 | - | 11.0 | - | 9.0 | - | 10.0 | ns |
| tREM | Recovery Time $\overline{\text { CLR }}$ to YI |  |  | - | 14.0 | - | 17.0 | - | 10.0 | - | 10.0 | - | 9.0 | - | 9.0 | ns |
| tw | LE Pulse Width ${ }^{(3)}$ | HIGH | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | 4.0 | - | 5.0 | - | 4.0 | - | 4.0 | - | 4.0 | - | 4.0 | - | ns |
| tw | $\overline{\text { PRE Pulse Width }}{ }^{3}$ | LOW |  | 5.0 | - | 7.0 | - | 4.0 | - | 4.0 | - | 4.0 | - | 4.0 | - | ns |
| tw | $\overline{\mathrm{CLR}}$ Pulse Width ${ }^{(3)}$ | LOW |  | 4.0 | - | 5.0 | - | 4.0 | - | 4.0 | - | 4.0 | - | 4.0 | - | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \mathrm{tPZL} \end{aligned}$ | Output Enable Time $\overline{\mathrm{OE}}$ to $\mathrm{Y}_{1}$ |  | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | - | 11.5 | - | 13.0 | - | 8.0 | - | 8.5 | - | 6.5 | - | 7.3 | ns |
|  |  |  | $\begin{gathered} \mathrm{CL}=300 \mathrm{pF}^{3)} \\ \mathrm{RL}=500 \Omega \end{gathered}$ | - | 23.0 | - | 25.0 | - | 14.0 | - | 15.0 | - | 12.0 | - | 13.0 |  |
| $\begin{aligned} & \text { tPhz } \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time $\overline{\mathrm{OE}}$ to YI |  | $\begin{aligned} & C L=5 p F^{3)} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 7.0 | - | 9.0 | - | 6.0 | - | 6.5 | - | 5.7 | - | 6.0 | ns |
|  |  |  | $\begin{aligned} \mathrm{CL} & =50 \mathrm{pF} \\ \mathrm{RL} & =500 \Omega \end{aligned}$ | - | 8.0 | - | 10.0 | - | 7.0 | - | 7.5 | - | 6.0 | - | 6.3 |  |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. These parameters are guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

## DEFINITIONS:

2607 tbl 07
$C_{L}=$ Load capacitance: includes jig and probe capacitance.
$R_{T}=$ Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2607 drw 12

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; tf $\leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



## HIGH-PERFORMANCE CMOS BUS TRANSCEIVERS

## FEATURES:

- Equivalent to AMD's Am29861-64 bipolar registers in pinout/function, speed and output drive over full temperature and voltage supply extremes
- IDT54/74FCT861A/863A/864A equivalent to FASTrim speed
- IDT54/74FCT861B/863B/864B 25\% faster than FAST ${ }^{\text {M }}$
- High-speed symmetrical bidirectional transceivers
- $\mathrm{IOL}=48 \mathrm{~mA}$ (commercial) and 32 mA (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 Series (5 4 A max.)
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT54/74FCT800 series is built using advanced CEMOS™, a dual metal CMOS technology.

The IDT54/74FCT860 series bus transceivers provide high-performance bus interface buffering for wide data/address paths or buses carrying parity. The IDT54/74FCT863/864 9-bit transceivers have NAND-ed output enables for maximum control flexibility.

All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance load drive capability while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the highimpedance state.

## FUNCTIONAL BLOCK DIAGRAMS

IDT54/74FCT861


PRODUCT SELECTOR GUIDE

|  | Device |  |
| :--- | :---: | :---: |
|  | 10-Bit | 9-Bit |
| Non-inverting | IDT54/74FCT861 | IDT54/74FCT863 |
| Inventing |  | IDT54/74FCT864 |

2610 tbl 01

IDT54/74FCT863/864


## PIN CONFIGURATIONS

## IDT54/74FCT861 10-BIT TRANSCEIVER



IDT54/74FCT863/864 9-BIT TRANSCEIVERS



LCC/PLCC
TOP VIEW

## PIN DESCRIPTION

| Name | I/O | Description |
| :---: | :---: | :--- |
| IDT54/74FCT861 |  |  |
| $\overline{\text { OER }}$ | 1 | When LOW in conjunction with $\overline{\text { OET HIGH }}$ <br> activates the RECEIVE mode. |
| $\overline{\text { OET }}$ | 1 | When LOW in conjunction with $\overline{\text { OER HIGH }}$ <br> activates the TRANSMIT mode. |
| RI | $1 / \mathrm{O}$ | 10-bit RECEIVE input/output. |
| TI | I/O | 10-bit TRANSMIT input/output. |
| IDT54/74FCT863/864 |  |  |
| $\overline{\mathrm{OERI}}$ | 1 | When LOW in conjunction with $\overline{\text { OETI }}$ HIGH <br> activates the RECEIVE mode. |
| $\overline{\mathrm{OETI}}$ | 1 | When LOW in conjunction with $\overline{\text { OERI HIGH }}$ <br> activates the TRANSMIT mode. |
| RI | I/O | 9-bit RECEIVE input/output. |
| TI | I/O | 9-bit TRANSMIT input/output. |

## LOGIC SYMBOLS

IDT54/74FCT861


| Inputs |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Function |  |  |  |  |  |  |
|  | OER | RI | Ti | RI | TI | F |
| L | H | L | N/A | N/A | H | Transmitting |
| L | H | H | N/A | N/A | L | Transmitting |
| H | L | N/A | L | H | N/A | Receiving |
| H | L | N/A | H | L | N/A | Receiving |
| H | H | X | X | Z | Z | High Z |

NOTE:

1. $H=H I G H, L=L O W, Z=$ High Impedance, $X=$ Don't Care, $N / A=$ Not Applicable.

## FUNCTION TABLE ${ }^{(1)}$

IDT54/74FCT861/863 (Non-inverting)

| Inputs |  |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| OET | $\overline{\text { OER }}$ | RI | TI | RI | TI |  |
| L | H | L | N/A | N/A | L | Trang |
| L | H | H | N/A | N/A | H | Transmitting |
| H | L | N/A | L | L | N/A | Receiving |
| H | L | N/A | H | H | N/A | Receiving |
| H | H | X | X | Z | Z | High Z |

NOTE:
$2610: 0103$

1. $H=H I G H, L=L O W, Z=$ High Impedance, $X=$ Don't Care, N/A $=$ Not Applicable.

FUNCTION TABLE ${ }^{(1)}$
IDT54/74FCT864 (Inverting)

## IDT54/74FCT863/864



## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to Vcc | -0.5 to VCC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lOUT | DC Output Current | 120 | 120 | mA |

NOTES:
2610 tbl 05

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{CIN}^{(N}$ | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | 10 | pF |
| $\mathrm{C}_{/ \mathrm{O}}$ | I/O Capacitance | VouT $=0 \mathrm{~V}$ | 8 | 12 | pF |

NOTE:
$2610: 06$

1. This parameter is guaranteed by characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC $=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current (Except I/O pins) | $V C C=M a x$. | $\mathrm{V}_{1}=\mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | - | - | $5^{(4)}$ |  |
| ItL | Input LOW Current (Except I/O pins) |  | $\mathrm{V}_{\mathrm{I}}=0.5 \mathrm{~V}$ | - | - | $-5^{(4)}$ | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=$ GND | - | - | -5 |  |
| IIH | Input HIGH Current (I/O pins Only) | $\mathrm{VCC}=$ Max. | $\mathrm{V}_{1}=\mathrm{Vcc}$ | - | - | 15 |  |
|  |  |  | $\mathrm{VI}=2.7 \mathrm{~V}$ | - | - | $15^{(4)}$ |  |
| IIL | Input LOW Current (I/O pins Only) |  | $\mathrm{V}_{\mathrm{I}}=0.5 \mathrm{~V}$ | - | - | $-15^{(4)}$ |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{GND}$ | - | - | -15 |  |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{VCC}=$ Max. ${ }^{(3)}, \mathrm{VO}=\mathrm{GND}$ |  | -75 | -120 | - | mA |
| VOH | Output HIGH Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{OH}=-32 \mu \mathrm{~A}$ |  | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & V C C=M i n . \\ & V I N=V I H \text { or } V I L \end{aligned}$ | $\mathrm{lOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | $1 \mathrm{OH}=-15 \mathrm{~mA}$ MIL. | 2.4 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}=-24 \mathrm{~mA} \mathrm{COM'L}$. | 2.4 | 4.3 | - |  |
| Vol | Output LOW Voltage | $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or $\mathrm{VHC}, \mathrm{IOL}=300 \mu \mathrm{~A}$ |  | - | GND | VLC | V |
|  |  | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $1 \mathrm{~L}=300 \mu \mathrm{~A}$ | - | GND | VLC ${ }^{(4)}$ |  |
|  |  |  | $1 \mathrm{LL}=32 \mathrm{~mA} \mathrm{MIL}.{ }^{(5)}$ | - | 0.3 | 0.5 |  |
|  |  |  | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{COML}.{ }^{(5)}$ | - | 0.3 | 0.5 |  |

## NOTES:

2610 tbl 07

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.
5. These are maximum lot values per output, for 10 outputs turned on simultaneously. Total maximum loL (all outputs) is 480 mA for commercial and 320 mA for military. Derate loL for number of outputs exceeding 10 turned on simultaneously.

## POWER SUPPLY CHARACTERISTICS

$V L C=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\operatorname{Max} . \\ & \mathrm{VIN} \geq \mathrm{VHC} ; \mathrm{V}_{\mathrm{N}} \leq \mathrm{VLC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{~V}\left(\mathbb{N}=3.4 \mathrm{~V}^{(3)}\right. \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\mathrm{VcC}=$ Max., Outputs Open <br> $\overline{\mathrm{OER}}$ or $\overline{\mathrm{OET}}=\mathrm{GND}$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & \text { VIN } \leq \text { VLC }^{2} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $\begin{aligned} & \text { Vcc = Max., Outputs Open } \\ & \mathrm{fi}_{\mathrm{i}}=10 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \\ & \overline{\mathrm{OER} \text { or } \overline{\mathrm{OET}}=\mathrm{GND}} \\ & \text { One Bit Toggling } \end{aligned}$ | VIN $\geq$ VHC <br> VIN $\leq$ VLC <br> (FCT) | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.0 | 5.0 |  |
|  |  | Vcc = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=2.5 \mathrm{MHz}$ <br> 50\% Duty Cycle <br> $\overline{\mathrm{OER}}$ or $\overline{\mathrm{OET}}=\mathrm{GND}$ <br> Eight Bits Toggling | $\begin{aligned} & \text { VIN } \geq \text { VHC } \\ & \text { VIN } \leq \mathrm{VLC} \\ & \text { (FCT) } \\ & \hline \end{aligned}$ | - | 3.2 | $6.5^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 5.2 | $14.5{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input $(\mathrm{VIN}=3.4 \mathrm{~V})$; all other inputs at VCC or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{Ic}=\mathrm{ICC}+\Delta \mathrm{ICCDHNT}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{f} \mathrm{Ni})$
Icc = Quiescent Current
$\Delta \mathrm{lCC}=$ Power Supply Current for a TTL. High Input ( $\mathrm{V} \mathbb{N}=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$N T=$ Number of $T L$ Inputs at $D H$
$1 \mathrm{ICCD}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{fi}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | FCT861A/863A/864A |  |  |  | FCT861B/863B/864B |  |  |  | FCT861C/863C/864C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay Rit to Tior Ti to Ri FCT861/863 | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 8.0 | - | 9.0 | - | 6.0 | - | 6.5 | - | - | - | - | ns |
|  |  | $\begin{aligned} & \mathrm{CL}=300 \mathrm{p} \mathrm{~F}^{(3)} \\ & \mathrm{RL}=50 \Omega \end{aligned}$ | - | 15.0 | - | 17.0 | - | 13.0 | - | 14.0 | - | - | - | - | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay Rito Tior Ti to Ri FCT864 | $\begin{aligned} & C L=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \\ & \hline \end{aligned}$ | - | 7.5 | - | 9.0 | - | 5.5 | - | 6.5 | - | - | - | - | ns |
|  |  | $\begin{aligned} & \mathrm{CL}=300 \mathrm{pF}^{(3)} \\ & \mathrm{RL}=50 \Omega \end{aligned}$ | - | 14.0 | - | 16.0 | - | 13.0 | - | 14.0 | - | - | - | - | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \text { tPZL } \end{aligned}$ | Output Enable Time OET to Ti or OER to RI | $\begin{aligned} & C \mathrm{~L}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 12.0 | - | 13.0 | - | 8.0 | - | 9.0 | - | - | - | - | ns |
|  |  | $\begin{aligned} & C L=300 \mathrm{p} F^{(3)} \\ & R \mathrm{~L}=50 \Omega \end{aligned}$ | - | 20.0 | - | 22.0 | - | 15.0 | - | 16.0 | - | - | - | - | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time $\overline{O E T}$ to Ti or $\overline{O E R}$ to RI | $\begin{aligned} & C L=5 \mathrm{pF}^{(3)} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 9.0 | - | 9.0 | - | 6.0 | - | 7.0 | - | - | - | - | ns |
|  |  | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 10.0 | - | 10.0 | - | 7.0 | - | 8.0 | - | - | - | - | ns |

## NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



ENABLE AND DISABLE TIMES

## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2610 10 اهt
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



NOTES
2610 drw 05

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; $t R \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION




## FEATURES:

- IDT54/74FBT240 equivalent to 54/74BCT240
- IDT54/74FBT240A 25\% faster than the 240
- IDT54/74FBT240C 10\% faster than the 240A
- Significant reduction in ground bounce from standard CMOS devices
- TL compatible input and output levels
- $\pm 10 \%$ power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The FBT series of BiCMOS Octal Buffers and Line Drivers are built using advanced $\mathrm{BiCEMOS}^{\mathrm{TM}}$, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.
The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200 mV typical input hysteresis for improved noise rejection.

## PIN CONFIGURATIONS



## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\overline{\mathrm{OE}}_{A}, \overline{\mathrm{OE}}_{\mathrm{B}}$ | 3-State Output Enable Inputs (Active LOW) |
| Dxx | Inputs |
| $\overline{\mathrm{O} x x}$ | Outputs |

2644 bl 01

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |  |
| TA | Operating <br> Temperature <br> Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |  |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |  |
| PT | Power Dissipation | 0.5 | 0.5 | W |  |
| IOUT | DC Output Current | 120 | 120 | mA |  |
| NOTE: | 2644404 |  |  |  |  |

1. Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.

FUNCTION TABLE ${ }^{(1)}$

| Inputs |  |  |
| :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathrm{A}}, \overline{\mathrm{OE}} \mathrm{B}$ | D |  |
| L | L | H |
| L | H | L |
| H | X | Z |

NOTE:
2644 bl 02

1. $\mathbf{H}=$ HIGH Voltage Level
$\mathrm{L}=$ LOW Voltage Level
$\mathrm{X}=$ Don't Care
$Z=$ High Impedance
CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| Cin | Input Capacitance | ViN $=0 \mathrm{~V}$ | 6 | pF |
| COUT | Output <br> Capacitance | Vout $=0 \mathrm{~V}$ | 8 | pF |

NOTE:
2644 tol 05

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VIH}^{\text {l }}$ | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| Vil | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| liH | Input HIGH Current | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{V}=2.7 \mathrm{~V}$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| IL | Input LOW Current | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{VI}=0.5 \mathrm{~V}$ |  | - | - | -10 | $\mu \mathrm{A}$ |
| lozH | High Impedance Output Current | $V C c=$ Max | $\mathrm{VO}=2.7 \mathrm{~V}$ | - | - | 50 | $\mu \mathrm{A}$ |
| lozl |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -50 |  |
| ! | Input HIGH Current | $V C C=M a x ., V_{1}=5.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $1 \mathrm{~N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| 105 | Short Circuit Current | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{Vo}=\mathrm{GND}^{(3)}$ |  | -75 | - | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COML. } \end{aligned}$ | 2.4 | 3.3 | - | V |
| Vol | Output LOW Voltage |  | $\begin{aligned} & \mathrm{IOH}=-18 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-24 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.0 | 3.0 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOL}=48 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{IOL}=64 \mathrm{~mA} \mathrm{COM} \end{aligned}$ | - | 0.3 | 0.55 | V |
| VH | Input Hysteresis | $\mathrm{VcC}=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| loff | Bus Leakage Current | $\mathrm{Vcc}=0 \mathrm{~V}, \mathrm{~V}_{0}=4.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=\mathrm{GND} \text { or } \mathrm{VCC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current (Inputs TTL HIGH) | $\begin{aligned} & V C C=M a x \\ & V I N=3.4 V^{(3)} \end{aligned}$ |  | - | - | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\begin{aligned} & \text { VcC = Max., Outputs Open } \\ & \hline \mathrm{OEA}=\overline{\mathrm{OE}}=\mathrm{GND} \\ & \text { One Input Toggling } \\ & 50 \% \text { Duty Cycle } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { VIN }=V C C \\ & V I N=G N D \end{aligned}$ | - | - | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=10 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}_{\mathrm{A}}=\overline{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ <br> One Bit Toggling | $\begin{aligned} & V \operatorname{IN}=V C C \\ & V \mathbb{N}=G N D \end{aligned}$ | - | - | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | 5.0 |  |
|  |  | Vcc = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=2.5 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}_{\mathrm{A}}=\overline{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ Eight Bits Toggling | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | - | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | $14.5{ }^{(5)}$ |  |

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient, and maximum loading.
3. Per TTL driven input $(\mathrm{VIN}=3.4 \mathrm{~V})$; all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. Ic = IQUIESCENT + linputs + IDYNAMIC
$\mathrm{Ic}=\mathrm{ICC}+\Delta \mathrm{ICC} \mathrm{DHNT}^{2}+\mathrm{ICCO}(\mathrm{fcP} / 2+\mathrm{fi} \mathrm{Ni})$
IcC = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL HIgh Input (Vin $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL inputs at DH
IcCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FBT240 |  |  |  | IDT54/74FBT240A |  |  |  | IDT54/74FBT240C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH <br> tPHL | Propagation Delay Dn to Ōn | $\begin{aligned} & C \mathrm{~L}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 5.6 | - | - | 1.5 | 4.8 | - | - | 1.5 | 4.3 | - | - | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time |  | 1.5 | 8.8 | - | - | 1.5 | 6.2 | - | - | 1.5 | 5.0 | - | - | ns |
| $\mathrm{tPHZ}$ tPLZ | Output Disable Time |  | 1.5 | 8.1 | - | - | 1.5 | 5.6 | - | - | 1.5 | 4.5 | - | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

## DEFINITIONS:

2644 tos
$C L=$ Load capacitance: includes jig and probe capacitance.
Rt = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2644 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION




## FEATURES:

- IDT54/74FBT241 is equivalent to the 54/74BCT241
- IDT54/74FBT241A is $25 \%$ faster than the 241
- IDT54/74FBT241C is 10\% faster than the 241A
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- $\pm 10 \%$ power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The FBT series of BiCMOS Octal Buffers and Line Drivers are built using advanced BiCEMOS ${ }^{\text {TM }}$, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.

The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads, with low static (DC) current loading. All data inputs have a 200 mV typical input hysteresis for improved noise rejection.

## PIN CONFIGURATIONS



## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\overline{\mathrm{OE}}_{A}, \mathrm{OE}_{8}$ | 3-State Output Enable Inputs |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Inputs |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Outputs |

2639 tbl

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTE:
2639 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.

FUNCTION TABLE ${ }^{(1)}$

| Inputs |  |  |  |
| :---: | :---: | :---: | :---: |
| $\overline{\text { OEA}}_{\mathbf{A}}$ | OEB | D | Output |
| L | $H$ | L | L |
| L | $H$ | $H$ | $H$ |
| $H$ | L | $X$ | Z |

NOTE:
2639 ها 02

1. $\mathrm{H}=\mathrm{HIGH}$

L = LOW
X = Don't Care
$Z=$ High Impedance

CAPACITANCE ( $T A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Typ. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | pF |
| COUT | Output <br> Capacitance | Vout $=0 \mathrm{~V}$ | 8 | pF |

## NOTE:

2639 tol 04

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Commercial: $T A=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$; Military: $T A=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL. | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | $V$ |
| IIH | Input HIGH Current | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{V}$ I $=2.7 \mathrm{~V}$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{Vcc}=$ Max., $\mathrm{V} \mathrm{I}=0.5 \mathrm{~V}$ |  | - | - | -10 | $\mu \mathrm{A}$ |
| lozh | High Impedance Output Current | $\mathrm{VCC}=$ Max . | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 50 | $\mu \mathrm{A}$ |
| lozl |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -50 |  |
| 11 | Input HIGH Current | $\mathrm{VCC}=$ Max., $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $V C C=M i n ., 1 \mathrm{l}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V C C=M a x ., V O=G N D{ }^{(3)}$ |  | . 75 | -150 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \text { VCC }=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $1 \mathrm{OH}=-12 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 3.3 | - | V |
|  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COM'L}$. |  |  |  |  |
|  |  |  | $\mathrm{IOH}=-18 \mathrm{~mA}$ MIL. | 2.0 | 3.0 | - | V |
|  |  |  | $\mathrm{IOH}=-24 \mathrm{~mA} \mathrm{COML}$. |  |  |  |  |
| Vol | Output LOW Voltage |  | $\mathrm{IOL}=48 \mathrm{~mA} \mathrm{MIL}$. | - | 0.3 | 0.55 | V |
|  |  |  | $\mathrm{IOL}=64 \mathrm{~mA} \mathrm{COM'L}$. |  |  |  |  |
| VH | Input Hysteresis | $\mathrm{VCC}=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| IOFF | Bus Leakage Current | $\mathrm{Vcc}=0 \mathrm{~V}, \mathrm{VO}_{0}=4.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=\mathrm{GND} \text { or } \mathrm{VCC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:
2639 tol 105

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current (Inputs TTL HIGH) | $\begin{aligned} & \mathrm{VCC}=\operatorname{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | - | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\begin{aligned} & \text { Vcc = Max., Outputs Open } \\ & \overline{O E}_{A}=\mathrm{OEB}=\mathrm{GND}, \\ & \text { One Input Toggling } \\ & 50 \% \text { Duty Cycle } \end{aligned}$ | $\begin{aligned} & V \mathbb{N}=V C C \\ & V I N=G N D \end{aligned}$ | - | - | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max., Outputs Open $\mathrm{fi}=10 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}=\mathrm{OEB}=\mathrm{GND}$ One Bit Toggling | $\begin{aligned} & V \mathbb{N}=V C C \\ & V \mathbb{N}=G N D \end{aligned}$ | - | - | 4.0 | mA |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V I N=G N D \end{aligned}$ | - | - | 5.0 |  |
|  |  | Vcc = Max., Outputs Open $f_{i}=2.5 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}_{\mathrm{A}}=\mathrm{GND}, \mathrm{OEB}=\mathrm{VCC}$ All Bits Toggling | $\begin{aligned} & V \mathbb{N}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V \mathbb{N}=G N D \end{aligned}$ | - | - | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient, and maximum loading.
3. Per TTL driven input $(\mathrm{VIN}=3.4 \mathrm{~V})$; all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{lc}=\mathrm{Icc}+\triangle \mathrm{Icc} \mathrm{DHNT}+\mathrm{ICCD}(\mathrm{fcP} / 2+\mathrm{fi} \mathrm{Ni})$
IcC = Quiescent Current
$\Delta I c c=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{fi}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.
SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FBT241 |  |  |  | IDT54/74FBT241A |  |  |  | IDT54/74FBT241C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH <br> tPhL | Propagation Delay Dn to On | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 5.9 | - | - | 1.5 | 4.8 | - | - | 1.5 | 4.1 | - | - | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time |  | 1.5 | 8.7 | - | - | 1.5 | 6.2 | - | - | 1.5 | 5.8 | - | - | ns |
| $\begin{aligned} & \mathrm{tPHz} \\ & \mathrm{tPLZ} \\ & \hline \end{aligned}$ | Output Disable Time |  | 1.5 | 8.1 | - | - | 1.5 | 5.6 | - | - | 1.5 | 5.2 | - | - | ns |

NOTES:
2639 to 07

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2639 © 08
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

PULSE WIDTH


ENABLE AND DISABLE TIMES


NOTES
2639 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; Z 0 \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; $\mathrm{t} R \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION




## FEATURES:

- IDT54/74FBT244 is equivalent to the 54/74BCT244
- IDT54/74FBT244A is $25 \%$ faster than the 244
- IDT54/74FBT244C is $10 \%$ faster than the 244A
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- $\pm 10 \%$ power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The FBT series of BiCMOS Octal Buffers and Line Drivers are built using advanced BiCEMOS ${ }^{\text {¹ }}$, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.

The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200 mV typical input hysteresis for improved noise rejection.

## FUNCTIONAL BLOCK DIAGRAM



2645 drw 01

PIN CONFIGURATIONS


2645 drw 02

LCC TOP VIEW

## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\overline{\mathrm{OEA}}_{\mathrm{A}}, \overline{\mathrm{OE}}_{\mathrm{B}}$ | 3-State Output Enable Inputs |
| Dxx | Inputs |
| Oxx | Outputs |

2645 tbl 01

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |  |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |  |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |  |
| PT | Power Dissipation | 0.5 | 0.5 | W |  |
| IOUT | DC Output Current | 120 | 120 | mA |  |
| NOTE: | 2 |  |  |  |  |

NOTE:
2646 tb 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.

## FUNCTION TABLE

| Inputs |  | Output |
| :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathrm{A}}, \overline{\mathrm{OE}}_{\mathbf{B}}$ | D |  |
| L | L | H |
| L | H | Z |
| H | X |  |

NOTE:
2645 tol 02

1. $H=$ HIGH Voltage Level

L = LOW Voltage Level
$\mathrm{X}=$ Don't Care
$Z=$ High Impedance

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | pF |
| COUT | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 8 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $\mathrm{Vcc}=$ Max., $\mathrm{VI}=2.7 \mathrm{~V}$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| IIL. | Input LOW Current | $\mathrm{VcC}=$ Max., V I $=0.5 \mathrm{~V}$ |  | - | - | -10 | $\mu \mathrm{A}$ |
| IOZH | High Impedance Output Current | $V C c=$ Max . | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 50 | $\mu \mathrm{A}$ |
| Iozl. |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -50 |  |
| 11 | Input HIGH Current | $\mathrm{VcC}=$ Max., $\mathrm{VI}=5.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VcC}=\mathrm{Min}$., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{Vo}=\mathrm{GND}^{(3)}$ |  | -75 | - | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-18 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-24 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage |  | $\begin{aligned} \mathrm{lOL} & =48 \mathrm{~mA} \text { MIL. } \\ \mathrm{lOL} & =64 \mathrm{~mA} \text { COM' } . \end{aligned}$ | - | 0.3 | 0.55 | V |
| VH | Input Hysteresis | $\mathrm{Vcc}=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| loff | Bus Leakage Current | $\mathrm{Vcc}=0 \mathrm{~V}, \mathrm{VO}=4.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=\mathrm{GND} \text { or } \mathrm{VCC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current (Inputs TTL HIGH) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{~V} I \mathrm{~N}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | - | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | Vcc = Max., Outputs Open $\overline{O E}_{A}=\overline{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | - | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max., Outputs Open fi $=10 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}_{\mathrm{A}}=\overline{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ <br> One Bit Toggling | $\begin{aligned} & V \mathbb{N}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | 4.0 | mA |
|  |  |  | $\begin{aligned} & V I N=3.4 V \\ & V I N=G N D \end{aligned}$ | - | - | 5.0 |  |
|  |  | Vcc = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=2.5 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{O E}_{A}=\overline{O E}_{B}=\mathrm{GND}$ <br> Eight Bits Toggling | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{~V} \mathbb{N}=\mathrm{GND} \end{aligned}$ | - | - | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 \mathrm{~V} \\ & \mathrm{~V} \mathbb{N}=\mathrm{GND} \end{aligned}$ | - | - | $14.5{ }^{(5)}$ |  |

NOTES:
2645 tol 06

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient, and maximum loading.
2. Per TTL driven input $(V I N=3.4 V)$; all other inputs at $V c c$ or $G N D$.
3. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
4. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
5. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$I c=I C C+\Delta I C C D H N T+I C C D\left(f C P / 2+f_{i} N i\right)$
Icc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input (VIN = 3.4V)
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{fi}^{i}$
All currents are in milliamps and all frequencies are in megahertz.
SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FBT244 |  |  |  | IDT54/74FBT244A |  |  |  | IDT54/74FBT244C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\overline{\mathrm{tPLH}}$ $\mathrm{tPHL}$ | Propagation Delay Dn to On | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 5.5 | - | - | 1.5 | 4.8 | - | - | 1.5 | 4.1 | - | - | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time |  | 1.5 | 8.7 | - | - | 1.5 | 6.2 | - | - | 1.5 | 5.8 | - | - | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \\ & \hline \end{aligned}$ | Output Disable Time |  | 1.5 | 7.7 | - | - | 1.5 | 5.6 | - | - | 1.5 | 5.2 | - | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.

TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2645 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



HIGH-SPEED BiCMOS NON-INVERTING BUFFER TRANSCEIVER

## ADVANCE INFORMATION <br> IDT54/74FBT245 <br> IDT54/74FBT245A IDT54/74FBT245C

## FEATURES:

- IDT54/74FBT245 equivalent to the 54/74BCT245
- IDT54/74FBT245A 25\% faster than the 245
- IDT54/74FBT245C 10\% faster than the 245A
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- Low power in all three states
- $\pm 10 \%$ power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The FBT series of BiCMOS Buffer Transceivers are built using advanced BiCEMOS ${ }^{T M}$, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.

The IDT54/74FBT245 series of 8-bit non-inverting, bidirectional buffers have 3-state outputs and are intended for bus interface applications. The Transmit/Receive (T/ $\bar{R}$ ) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to $B$ ports. Receive (active LOW) enables data from $B$ ports to A ports. The Output Enable ( $\overline{\mathrm{OE})}$ input, when HIGH, disables both $A$ and $B$ ports by placing them in the high impedance state.

The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200 mV typical input hysteresis for improved noise rejection.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\overline{O E}$ | Output Enable Input (Active LOW) |
| $T / \bar{R}$ | Transmit/Receive Input |
| $A_{0}-A_{7}$ | Side A Inputs or 3-State Outputs |
| $B_{0}-B_{7}$ | Side B Inputs or 3-State Outputs |

2646 t 01

## LOGIC SYMBOL



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTE:
2646 tbl 03

1. Stresses greater than those listedunder ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed VCC by +0.5 V unless otherwise noted.

FUNCTION TABLE ${ }^{(1)}$

| Inputs |  | Outputs |
| :---: | :---: | :---: |
| $\mathbf{O E}$ | $\mathbf{T} / \overline{\mathbf{R}}$ |  |
| L | L | Bus B Data to Bus A |
| L | H | Bus A Data to Bus B |
| H | X | High Z State |

NOTE:
2646 tol 02

1. $H=H I G H$ Voltage Level
$\mathrm{L}=$ LOW Voltage Level
$\mathrm{X}=$ Don't Care

CAPACITANCE ( $\mathrm{T} A=+25^{\circ} \mathrm{C}, \mathrm{t}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 6 | pF |
| CouT | Output <br> Capacitance | VouT $=0 \mathrm{~V}$ | 8 | pF |

NOTE:
2646 tol 04

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V iH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IH | Input HIGH Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VI}=2.7 \mathrm{~V} \end{aligned}$ | Except I/O Pins | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | 60 |  |
| IIL | Input LOW Current | $\begin{aligned} & V C c=M a x . \\ & V I=0.5 V \end{aligned}$ | Except I/O Pins | - | - | -10 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | -60 |  |
| $!$ | Input HIGH Current | $\mathrm{VcC}=$ Max., $\mathrm{VI}=5.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{Vcc}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | $\checkmark$ |
| los | Short Circuit Current | $V C C=M a x ., V o=G N D{ }^{(3)}$ |  | -75 | - | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-18 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-24 \mathrm{~mA} \mathrm{COM'L.} \end{aligned}$ | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage |  | $\begin{aligned} & \mathrm{IOL}=48 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOL}=64 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | - | 0.3 | 0.55 | V |
| VH | Input Hysteresis | $\mathrm{Vcc}=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| loff | Bus Leakage Current | $\mathrm{Vcc}=0 \mathrm{~V}, \mathrm{~V}_{0}=4.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \text { VCC }=\text { Max. } \\ & \text { VIN }=\text { GND or VCC } \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:
2646 か) 05

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current (Inputs TTL HIGH) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{~V} \mathbb{N}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | - | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | Vcc = Max., Outputs Open $\overline{\mathrm{OE}}=\mathrm{GND}, \mathrm{T} / \overline{\mathrm{R}}=\mathrm{GND}$ or Vcc <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | VCC = Max., Outputs Open $\mathrm{fi}=10 \mathrm{MHz}, 50 \%$ Duty Cycle $\mathrm{T} / \overline{\mathrm{R}}=\overline{\mathrm{OE}}=\mathrm{GND}$ <br> One Bit Toggling | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | 4.0 | mA |
|  |  |  | $\begin{aligned} & \text { VIN }=3.4 V \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | 5.0 |  |
|  |  | Vcc = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=2.5 \mathrm{MHz}, 50 \%$ Duty Cycle $T / \bar{R}=\overline{O E}=G N D$ <br> Eight Bits Toggling | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V I N=3.4 V \\ & V I N=G N D \end{aligned}$ | - | - | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V c C=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient, and maximum loading.
3. Per TTL driven input $(V \mathbb{N}=3.4 \mathrm{~V})$; all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
ic = ICC + $\triangle \operatorname{lCC} D_{H N T}+\operatorname{ICCD}\left(\mathrm{fCP} / 2+\mathrm{fi}_{\mathrm{i}} \mathrm{Ni}\right)$
Icc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f_{i}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f} i$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FBT245 |  |  |  | IDT54/74FBT245A |  |  |  | IDT54/74FBT245C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay $A$ to $B, B$ to $A$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 7.0 | - | - | 1.5 | 4.9 | - | - | 1.5 | 4.1 | - | - | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \mathrm{tPZL} \\ & \hline \end{aligned}$ | Output Enable Time $\overline{O E}$ to $A$ or $B$ |  | 1.5 | 10.9 | - | - | 1.5 | 6.2 | - | - | 1.5 | 5.8 | - | - | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time $\overline{O E}$ to A or B |  | 1.5 | 9.1 | - | - | 1.5 | 5.0 | - | - | 1.5 | 4.8 | - | - | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $T / \bar{R}$ to $A$ or $B$ |  | 1.5 | 10.9 | - | - | 1.5 | 6.2 | - | - | 1.5 | 5.8 | - | - | ns |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \mathrm{tPLZ} \end{aligned}$ | Output Disable Time $T / \bar{R}$ to $A$ or $B$ |  | 1.5 | 9.1 | - | - | 1.5 | 5.0 | - | - | 1.5 | 4.8 | - | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2646 th 08
$C \mathrm{~L}=$ Load capacitance: includes jig and probe capacitance.
$R T=$ Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES



NOTES
2646 drw 05

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; Z O \leq 50 \Omega$; $\mathrm{t} \leq \leq 2.5 \mathrm{~ns}$; $\mathrm{tR} \leq \mathbf{2 . 5 n s}$.

## ORDERING INFORMATION



## DESCRIPTION:

The FBT series of BiCMOS Octal Transparent Latches are built using advanced BiCEMOS ${ }^{\text {M }}$, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.

The IDT54/74FBT373 series are 3-state, 8-bit latches for Bus Driving applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the set-up times is latched. Data appears on the bus when the Output Enable ( $\overline{\mathrm{OE}}$ ) is LOW. When $\overline{O E}$ is HIGH , the bus output is in the high impedance state.

The FBT series of bus interface devices are ideal for use in designs needed to drive large capacitive loads with low static (DC) current loading. All inputs have a 200 mV typical input hysteresis for improved noise rejection.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS

2597 drw 01


## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\mathrm{Do}_{0}-\mathrm{D}_{7}$ | Data Inputs |
| LE | Latch Enable Input (Active HIGH) |
| $\overline{\mathrm{OE}}$ | Output Enable Input (Active LOW) |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | 3-State Latch Outputs |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| louT | DC Output Current | 120 | 120 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.

## FUNCTION TABLE ${ }^{(1)}$

| Inputs |  | Outputs |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{Dn}_{\mathrm{n}}$ | LE | $\overline{\mathrm{OE}}$ | $\mathrm{On}_{\mathrm{n}}$ |
| H | H | L | H |
| L | H | L | L |
| X | L | L | $\mathrm{Qn}_{n-1}$ |
| X | X | H | Z |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level
$\mathrm{L}=$ LOW Voltage Level
X = Don't Care
$Z=$ HIGH Impedance

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | pF |
| CI/O | I/O Capacitance | VOUT $=0 \mathrm{~V}$ | 8 | pF |

## NOTE:

2597 tol 02

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IH | Input HIGH Current | $\mathrm{Vcc}=$ Max., $\mathrm{VI}_{1}=2.7 \mathrm{~V}$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{VcC}=\mathrm{Max} ., \mathrm{VI}=0.5 \mathrm{~V}$ |  | - | - | -10 | $\mu \mathrm{A}$ |
| Iozh | High Impedance | $\mathrm{Vcc}=$ Max. | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 50 | $\mu \mathrm{A}$ |
| lozl | Output Current |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -50 |  |
| 11 | Input HIGH Current | $\mathrm{VcC}=\mathrm{Max} ., \mathrm{VI}=5.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VcC}=\mathrm{Min} ., \mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{Vcc}=$ Max., $\mathrm{Vo}=\mathrm{GND}^{(3)}$ |  | -75 | -150 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & V C C=M i n . \\ & V I N=V I H \text { or } V I L \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-18 \mathrm{~mA} \mathrm{MIL.} \\ & \mathrm{IOH}=-24 \mathrm{~mA} \mathrm{COM} . \end{aligned}$ | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage |  | $\begin{aligned} & \mathrm{IOL}=48 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{IOL}=64 \mathrm{~mA} \mathrm{COML} . \end{aligned}$ | - | 0.3 | 0.55 | V |
| VH | Input Hysteresis | $\mathrm{Vcc}=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| loff | Bus Leakage Current | $\mathrm{Vcc}=0 \mathrm{~V}, \mathrm{Vo}=4.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \text { VCC = Max. } \\ & V I N=G N D \text { or VCC } \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current (inputs TTL HIGH) | $\begin{aligned} & \mathrm{VCC}=\operatorname{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | - | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\begin{aligned} & \text { VCC = Max., Outputs Open } \\ & \overline{O E}=\mathrm{GND} \\ & \mathrm{LE}=\mathrm{Vcc} \\ & \text { One Input Toggling } \\ & 50 \% \text { Duty Cycle } \\ & \hline \end{aligned}$ | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | - | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $\begin{aligned} & \text { Vcc = Max., Outputs Open } \\ & \mathrm{i}=10 \mathrm{MHz} \\ & \hline \mathrm{OE}=\mathrm{GND} \\ & 50 \% \text { Duty Cycle } \\ & \mathrm{LE}=\mathrm{VcC} \\ & \text { One Bit Toggling } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | 5.0 |  |
|  |  | $\begin{aligned} & \text { VcC = Max., Outputs Open } \\ & \mathrm{fi}_{\mathrm{i}}=2.5 \mathrm{MHz} \\ & \hline \mathrm{OE}=\mathrm{GND} \\ & 50 \% \text { Duty Cycle } \\ & \mathrm{LE}=\text { Vcc } \\ & \text { Eight Bit Toggling } \end{aligned}$ | $\begin{aligned} & V \mathbb{N}=V C C \\ & V \mathbb{N}=G N D \end{aligned}$ | - | - | $6.5^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V I N=3.4 V \\ & V I N=G N D \end{aligned}$ | - | - | $14.5{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient, and maximum loading.
3. Per TTL driven input $(V \mathbb{N}=3.4 \mathrm{~V})$; all other inputs at VCC or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = lQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC} \mathrm{DHNT}^{2}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fiNi})$
Icc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input (Vin $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD $=$ Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
$\mathrm{fCP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{N}_{\mathrm{i}}=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FBT373 |  |  |  | IDT54/74FBT373A |  |  |  | IDT54/74FBT373C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay Dn to On | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 9.3 | - | - | 1.5 | 5.2 | - | - | - | 4.2 | - | - | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time |  | 1.5 | 11.8 | - | - | 1.5 | 6.5 | - | - | - | 5.5 | - | - | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \\ & \hline \end{aligned}$ | Output Disable Time |  | 1.5 | 7.0 | - | - | 1.5 | 5.5 | - | - | - | 5.0 | - | - | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay LE to On |  | - | 8.8 | - | - | 2.0 | 8.5 | - | - | - | 5.5 | - | - | ns |
| tsu | Set-up time HIGH or LOW Dn to LE |  | 2.0 | - | - | - | 2.0 | - | - | - | 2.0 | - | - | - | ns |
| tH | Hold Time HIGH or LOW Dn to LE |  | 5.5 | - | - | - | 1.5 | - | - | - | 1.5 | - | - | - | ns |
| tw | LE Pulse Width HIGH or LOW |  | 7.5 | - | - | - | 5.0 | - | - | - | 5.0 | - | - | - | ns |

## NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

PULSE WIDTH


ENABLE AND DISABLE TIMES


NOTES
2597 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; tf $\leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION




## FEATURES:

- IDT54/74FBT374 equivalent to the 54/74BCT374
- IDT54/74FBT374A $\mathbf{2 5 \%}$ faster than the 374
- IDT54/74FBT374C 10\% faster than the 374A
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- Low power in all three states
- $\pm 10 \%$ power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The FBT series of BiCMOS Octal D Registers are built using advanced BiCEMOS ${ }^{\text {m }}$, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.
The IDT54/74FBT374 series are 8-bit registers consisting of eight D-type flip-flops with a buffered common clock and buffered3-state output control. When the Output Enable ( $\overline{\mathrm{OE}}$ ) is LOW, the eight outputs are enabled. When OE is HIGH , the outputs are in the three-state condition.
Input data meeting the set-up and hold time requirements of the D inputs is transferred to the O outputs on the LOW-toHIGH transition of the clock input.
The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200 mV typical input hysteresis for improved noise rejection.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS



## PIN DESCRIPTION

| Pin Names | Description |
| :---: | :--- |
| Do-D7 | The D flip-flop data inputs. |
| CP | Clock Pulse for the register. Enters data <br> on the LOW-to-HIGH transition. |
| $\mathrm{O}_{0} \cdot \mathrm{O}_{7}$ | The register three-state outputs. |
| $\overline{\mathrm{OE}}$ | Output Control. An active-LOW three-state <br> control used to enable the outputs. A HIGH <br> level input forces the outputs to the high <br> impedance (off) state. |

2637 tbl 01

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.

FUNCTION TABLE ${ }^{(1)}$

| Function | INPUTS |  |  | OUTPUTS | INTERNAL |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{OE}}$ | Clock | D I | O I | $\overline{\mathrm{Q}} \mathrm{H}$ |
|  | L | $\mathcal{S}$ | L | L | H |
| Register | L | $\mathcal{S}$ | H | H | L |
|  | H | $f$ | L | Z | H |
|  | H | $f$ | H | Z | L |

NOTE:
2637 ゅ 02

1. $\mathrm{H}=\mathrm{HIGH}$

L = LOW
$\mathrm{X}=$ Don't Care
$Z=$ High Impedance
$f=$ LOW-to-HIGH Clock Transition

CAPACITANCE ( $T A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | pF |
| COUT | Output <br> Capacitance | Vout $=0 \mathrm{~V}$ | 8 | pF |

NOTE:
2637 फ105

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $\mathrm{VcC}=\mathrm{Max} ., \mathrm{VI}=2.7 \mathrm{~V}$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{VcC}=\mathrm{Max} ., \mathrm{V} \mathrm{V}=0.5 \mathrm{~V}$ |  | - | - | -10 | $\mu \mathrm{A}$ |
| 102 H | High Impedance Output Current | $V C c=$ Max | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 50 | $\mu \mathrm{A}$ |
| lozl |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -50 |  |
| II | Input HIGH Current | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VcC}=$ Min., $1 \mathrm{~N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{Vo}=\mathrm{GND}^{(3)}$ |  | -75 | -150 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-18 \mathrm{~mA} \mathrm{MIL.} \\ & \mathrm{IOH}=-24 \mathrm{~mA} \mathrm{COML} . \end{aligned}$ | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage |  | $\begin{aligned} & \mathrm{IOL}=48 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{IOL}=64 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | - | 0.3 | 0.55 | V |
| VH | Input Hysteresis | $\mathrm{Vcc}=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| IOFF | Bus Leakage Current | $\mathrm{VcC}=0 \mathrm{~V}, \mathrm{VO}=4.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & V C C=\text { Max. } \\ & V \mathbb{N}=\text { GND or Vcc } \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:
2637 tol 03

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lc}$ c | Quiescent Power Supply Current (Inputs TTL HIGH) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | - | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\begin{aligned} & \mathrm{VCC}=\text { Max., Outputs Open } \\ & \overline{O E}=G N D \end{aligned}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V \mathbb{N}=\mathrm{VCC} \\ & \mathrm{VIN}=G N D \end{aligned}$ | - | - | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max., Outputs Open <br> $\mathrm{fCP}=10 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> One Bit Toggling at $\mathrm{f}_{\mathrm{i}}=5 \mathrm{MHz}$ 50\% Duty Cycle | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | - | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | 5.0 |  |
|  |  | Vcc = Max., Outputs Open 50\% Duty Cycle $\overline{O E}=G N D$ <br> Eight Bits Toggling at $\mathrm{fi}=2.5 \mathrm{MHz}$, 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | $7.8^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | $16.8{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient, and maximum loading.
3. Per TTL driven input ( $V \mathbb{N}=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + linputs + IDYnamic
$\mathrm{Ic}=\mathrm{ICC}+\Delta \mathrm{lCc} \mathrm{DHNT}^{2}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fi} \mathrm{Ni})$
Icc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input (ViN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$N T=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{fCP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at i
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FBT374 |  |  |  | IDT54/74FBT374A |  |  |  | IDT54/74FBT374C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH <br> tPHL | Propagation Delay CP to On | $\begin{aligned} & C L=50 \mathrm{pF} \\ & R \mathrm{~L}=500 \Omega \end{aligned}$ | 2.0 | 10.0 | - | - | 2.0 | 6.5 | - | - | - | 5.2 | - | - | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time |  | 1.5 | 12.3 | - | - | 1.5 | 6.5 | - | - | - | 5.5 | - | - | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \\ & \hline \end{aligned}$ | Output Disable Time |  | 1.5 | 6.8 | - | - | 1.5 | 5.5 | - | - | - | 5.0 | - | - | ns |
| tsu | Set-up Time HIGH or LOW Dn to CP |  | 6.5 | - | - | - | 2.0 | - | - | - | 2.0 | - | - | - | ns |
| th | Hold Time HIGH or LOW Dn to CP |  | 0 | - | - | - | 1.5 | - | - | - | 1.5 | - | - | - | ns |
| tw | CP Pulse Width HIGH or LOW |  | 7.0 | - | - | - | 5.0 | - | - | - | 5.0 | - | - | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2637 tol 08
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2637 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; Z \mathrm{ZO} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



HIGH-SPEED BiCMOS OCTAL BUFFER/LINE DRIVERS

## ADVANCE INFORMATION <br> IDT54/74FBT540/541 <br> IDT54/74FBT540A/541A IDT54/74FBT540C/541C

## FEATURES:

- IDT54/74FBT540/541 equivalent to 54/74BCT540/541
- IDT54/74FBT540/541A 25\% faster than the 540/541
- IDT54/74FBT540/541C10\% faster than the 540/541A
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- $\pm 10 \%$ power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION

The FBT series of BiCMOS Octal Buffers and Line Drivers are built using advanced BiCEMOS ${ }^{\text {м }}$, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.

The IDT54/74FBT540 and IDT54/74FBT541 are similar in function to the 54/74FBT240 and 54/74FBT241, respectively, except that the inputs and outputs are on opposite sides of the packages. This pinout arrangement allows for easier layout and greater board density when designing output ports for microprocessors.

The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200 mV typical input hysteresis for improved noise rejection.

FUNCTIONAL BLOCK DIAGRAMS


## PIN CONFIGURATIONS





LCC TOP VIEW

## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\overline{\mathrm{OE}}_{\mathrm{A}}, \overline{\mathrm{OE}}_{\mathrm{B}}$ | 3-State Output Enable Input (Active LOW) |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Inputs |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Outputs |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |  |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |  |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |  |
| PT | Power Dissipation | 0.5 | 0.5 | W |  |
| IOUT | DC Output Current | 120 | 120 | mA |  |
| NOTE: | 2636 tol 03 |  |  |  |  |

1. Stresses greater than those listedunder ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.

## FUNCTION TABLE ${ }^{(1)}$

| Inputs |  | Output |  |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathrm{A}}, \overline{\mathrm{OE}}_{\mathrm{B}}$ | D | 540 | 541 |
| L | L | H | L |
| L | H | L | H |
| H | X | Z | Z |

NOTE:
2636 tbl 02

1. $H=$ HIGH Voltage Level

L = LOW Voltage Level
$X=$ Don't Care
Z = High Impedance
CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | pF |
| CouT | Output <br> Capacitance | VouT $=0 \mathrm{~V}$ | 8 | pF |

NOTE:
2636 tol 04

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $\mathrm{VCC}=$ Max., V I $=2.7 \mathrm{~V}$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| III. | Input LOW Current | $\mathrm{VcC}=$ Max., $\mathrm{VI}=0.5 \mathrm{~V}$ |  | - | - | -10 | $\mu \mathrm{A}$ |
| 10ZH | High Impedance Output Current | $\mathrm{Vcc}=$ Max. | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 50 | $\mu \mathrm{A}$ |
| 10zL |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -50 |  |
| II | Input HIGH Current | $\mathrm{VcC}=$ Max., $\mathrm{VI}=5.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V C C=M a x ., V o=G N D^{(3)}$ |  | -75 | - | -225 | mA |
| VoH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-18 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-24 \mathrm{~mA} \text { COM } \mathrm{L} . \end{aligned}$ | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage |  | $\begin{aligned} & \mathrm{IOL}=48 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOL}=64 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | - | 0.3 | 0.55 | V |
| VH | Input Hysteresis | $\mathrm{Vcc}=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| loff | Bus Leakage Current | $\mathrm{Vcc}=0 \mathrm{~V}, \mathrm{Vo}=4.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VcC}=\text { Max. } \\ & \mathrm{VIN}=\mathrm{GND} \text { or } \mathrm{Vcc} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcC}$ | Quiescent Power Supply Current (lnputs TTL HIGH) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{~V} I \mathrm{~N}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | - | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V c c=$ Max., Outputs Open $\overline{\mathrm{OE}}_{\mathrm{A}}=\overline{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V \mathbb{N}=V C C \\ & V I N=G N D \end{aligned}$ | - | - | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic. | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=10 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}_{\mathrm{A}}=\overline{\mathrm{OEB}}=\mathrm{GND}$ One Bit Toggling | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | - | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | 5.0 |  |
|  |  | Vcc = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=2.5 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}_{\mathrm{A}}=\overline{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ <br> Eight Bits Toggling | $\begin{aligned} & V \mathbb{N}=V C C \\ & V \mathbb{N}=G N D \end{aligned}$ | - | - | $6.5{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient, and maximum loading.
3. Per TTL driven input $(\mathrm{V} / \mathrm{N}=3.4 \mathrm{~V})$; all other inputs at Vcc or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IqUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{Ic}=\mathrm{ICC}+\Delta \mathrm{ICC} D H N T+\mathrm{ICCD}\left(\mathrm{fCP} / 2+\mathrm{fi}_{\mathrm{Ni}}\right)$
Icc = Quiescent Current
$\Delta \mathrm{Icc}=$ Power Supply Current for a TTL High Input ( $\mathrm{Viv}=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{fi}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR 'FBT 540

| Symbol | Paramoter | Condition ${ }^{(1)}$ | IDT54/74FBT540 |  |  |  | IDT54/74FBT540A |  |  |  | IDT54/74FBT540C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH tPHL | Propagation Delay Dn to On | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 6.9 | - | - | 1.5 | 4.8 | - | - | 1.5 | 4.3 | - | - | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \mathrm{tPZL} \\ & \hline \end{aligned}$ | Output Enable Time |  | 1.5 | 10.1 | - | - | 1.5 | 6.2 | - | - | 1.5 | 5.8 | - | - | ns |
| tPHZ tPLZ | Output Disable Time |  | 1.5 | 8.5 | - | - | 1.5 | 5.6 | - | - | 1.5 | 5.2 | - | - | ns |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR 'FBT 541

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FBT541 |  |  |  | IDT54/74FBT541A |  |  |  | IDT54/74FBT541C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH tPHL | Propagation Delay Dn to On | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 8.2 | - | - | 1.5 | 4.8 | - | - | 1.5 | 4.1 | - | - | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time |  | 1.5 | 10.7 | - | - | 1.5 | 6.2 | - | - | 1.5 | 5.8 | - | - | ns |
| tPHZ <br> tPLZ | Output Disable Time |  | 1.5 | 8.6 | - | - | 1.5 | 5.6 | $\cdots$ | - | 1.5 | 5.2 | - | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2636 tb1 08
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2636 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



HIGH-SPEED BiCMOS
10-BIT REGISTER

## ADVANCE INFORMATION <br> IDT54/74FBT821A <br> IDT54/74FBT821B <br> IDT54/74FBT821C

## FEATURES:

- IDT54/74FBT821A equivalent to the 54/74BCT821
- IDT54/74FBT821B 25\% faster than the 821A
- IDT54/74FBT821C 10\% faster than the 821B
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- Low power in all three states
- $\pm 10 \%$ power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The FBT series of BiCMOS registers are built using advanced BiCEMOS™, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.
The IDT54/74FBT821A is a buffered, 10 -bit wide version of the '374/'574 function.

The FBT series of buffers are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200 mV typical input hysteresis for improved noise rejection.

## FUNCTIONAL BLOCK DIAGRAM



2638 drw 01

## PIN CONFIGURATIONS



DIP/SOIC/CERPACK TOP VIEW


LCC/PLCC
TOP VIEW

## PIN DESCRIPTION

| Pin Names | I/O | Description |
| :--- | :---: | :--- |
| Do-D9 | 1 | The D flip-flop data inputs. |
| $\overline{\mathrm{OE}}$ | 1 | Three-state Output Enable input (Active <br> LOW). |
| CP | 1 | Clock Pulse for the register; enters data into <br> the register on the LOW-to-HIGH transition. |
| Yo-Y9 | 0 | The register three-state outputs. |

## LOGIC SYMBOL



## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | RatIng | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output Current | 120 | 120 | mA |

## NOTE:

1. Stresses greater than those listedunderABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.

## FUNCTION TABLE ${ }^{(1)}$

| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{O E}$ | $D_{1}$ | $\mathbf{C P}$ | $Y_{1}$ | Function |
| $H$ | $L$ | $\uparrow$ | $Z$ | Load |
| $H$ | $H$ | $\uparrow$ | $Z$ | Data |
| L | L | $\uparrow$ | L |  |
| L | $H$ | $\uparrow$ | $H$ |  |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$

L = LOW
$X=$ Don't Care
$\uparrow=$ LOW-to-HIGH Transition
$Z=$ High Impedance

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | V IN $=0 \mathrm{~V}$ | 6 | pF |
| Cout | Output <br> Capacitance | VouT $=0 \mathrm{~V}$ | 8 | pF |

## NOTE:

2638 tol 04

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{VI}=2.7 \mathrm{~V}$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{Vcc}=$ Max., $\mathrm{V}_{1}=0.5 \mathrm{~V}$ |  | - | - | -10 | $\mu \mathrm{A}$ |
| 10ZH | High Impedance Output Current | $\mathrm{Vcc}=$ Max. | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 50 | $\mu \mathrm{A}$ |
| lozl |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -50 |  |
| II | Input HIGH Current | $\mathrm{VcC}=\mathrm{Max} ., \mathrm{VI}=5.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{Vcc}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{VCC}=$ Max., $\mathrm{VO}=\mathrm{GND}^{(3)}$ |  | -75 | - | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $1 \mathrm{OH}=-18 \mathrm{~mA}$ MIL. <br> $\mathrm{IOH}=-24 \mathrm{~mA}$ COM'L. | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage |  | $\begin{aligned} \mathrm{IOL} & =32 \mathrm{~mA} \text { MIL. } \\ \mathrm{IOL} & =48 \mathrm{~mA} C O M \cdot \mathrm{~L} . \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | $\mathrm{VCC}=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| loff | Bus Leakage Current | $\mathrm{Vcc}=0 \mathrm{~V}, \mathrm{VO}=4.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & V c C=M a x . \\ & V I N=G N D \text { or } V C C \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slcc | Quiescent Power Supply Current (Inputs TTL HIGH) | $\begin{aligned} & V C C=\operatorname{Max} \\ & V I N=3.4 V^{(3)} \end{aligned}$ |  | - | - | 2.0' | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | VCC = Max., Outputs Open $\overline{O E}=$ GND <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | $\begin{aligned} & \text { VCc = Max., Outputs Open } \\ & \mathrm{fi}_{\mathrm{i}}=10 \mathrm{MHz}, 50 \% \text { Duty Cycle } \\ & \overline{\mathrm{OE}}=\mathrm{GND} \\ & \text { One Bit Toggling } \end{aligned}$ | $\begin{aligned} & \mathrm{V} \mathbb{N}=\mathrm{VCC} \\ & \mathrm{~V} \mathbb{N}=G N D \end{aligned}$ | - | - | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | 5.0 |  |
|  |  | Vcc = Max., Outputs Open $\mathrm{fi}=2.5 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}$ <br> Eight Bits Toggling | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | - | $7.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V I N=G N D \end{aligned}$ | - | - | $17.8{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient, and maximum loading.
3. Per TTL driven input ( $V / \mathbb{N}=3.4 \mathrm{~V}$ ); all other inputs at VCC or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
6. IC = IQUiesCent + IINPuTS + IDYnamic
$\mathrm{Ic}=\mathrm{ICC}+\Delta \mathrm{ICC} D \mathrm{DNT}+\mathrm{IccD}\left(\mathrm{fcP} / 2+\mathrm{fi}_{\mathrm{i}} \mathrm{Ni}\right)$
lcc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL High Input (Vin $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{fCP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ input Frequency
$\mathrm{Ni}=$ Number of Inputs at fi
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FBT821A |  |  |  | IDT54/74FBT821B |  |  |  | IDT54/74FBT821C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'I. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH <br> tPHL | Propagation Delay Clock to YI $(\overline{\mathrm{OE}}=\mathrm{LOW})$ | $\begin{aligned} & C L=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 10.0 | - | - | - | 7.5 | - | - | - | 6.0 | - | - | ns |
| $\begin{aligned} & \mathrm{tPZ} \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output EnableTime $\overline{O E}$ to YI |  | - | 12.0 | - | - | - | 8.0 | - | - | - | 7.0 | - | - | ns |
| $\begin{aligned} & \hline \mathrm{tPHz} \\ & \mathrm{tPLLZ} \\ & \hline \end{aligned}$ | Output Disable Time $\overline{\mathrm{OE}}$ to YI |  | - | 8.0 | - | - | - | 7.5 | - | - | - | 6.5 | - | - | ns |
| tsu | Data to CP |  | - | 7.0 | - | - | - | 3.0 | - | - | - | 3.0 | - | - | ns |
| th | Data to CP |  | - | 1.0 | - | - | - | 1.0 | - | - | - | 1.0 | - | 二 | ns |
| tw | Clock Pulse Width |  | - | 7.0 | - | - | - | 5.0 | - | - | - | 5.0 | - | - | ns |

## NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$C L=$ Load capacitance: includes jig and probe capacitance.
Rt = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2638 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz}$; Zo $\leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION




## FEATURES:

- IDT54/74FBT823A equivalent to 54/74BCT823A
- IDT54/74FBT823B 25\% faster than the 823A
- IDT54/74FBT823C 10\% faster than the 823B
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- Low power in all three states
- $\pm 10 \%$ power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The FBT series of BiCMOS buffers and bus drivers are built using advanced BiCEMOS ${ }^{\text {M }}$, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.
The IDT54/74FBT823 is a 9 -bit wide buffered register with Clock Enable ( $\overline{\mathrm{EN}}$ ) and Clear ( $\overline{\mathrm{CLR}})$. The ' 823 is ideal for parity bus interfacing in high-peformance microprogrammed systems.
The FBT series of buffers are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200 mV typical input hysteresis for improved noise rejection.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS



## PIN DESCRIPTION

| Name | I/O | Description |
| :---: | :---: | :--- |
| Do-8 | I | The D flip-flop data inputs. |
| $\overline{\mathrm{CLR}}$ | I | For both inverting and non-inverting <br> registers, when the clear input is LOW, the <br> QI outputs are LOW. When the clear input <br> is HIGH, datacanbe entered intothe register. |
| CP | I | Clock Pulse for the Register; enters data <br> into the register on the LOW-to-HIGH <br> transition. |
| Y0- Y8 | O | The register three-state outputs. |
| $\overline{\mathrm{EN}}$ | I | Clock Enable. When the Clock Enable is <br> LOW, data on the DI input is transferred to <br> the QI output on the LOW-to-HIGH clock <br> transition. When the clock enable is HIGH, <br> the QI outputs do not change state, <br> regardless of the data or clock input <br> transitions. |
| $\overline{\mathrm{OE}}$ | I | Output Control. Whenthe $\overline{\text { OE input is HIGH, }}$ <br> the YI outputs are in the high impedance <br> state. Whenthe $\overline{O E}$ input is LOW, the TRUE <br> register data is present at the YI outputs. |



FUNCTION TABLE ${ }^{(1)}$

| Inputs |  |  |  |  | Internal Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{O E}$ | CLR | EN | D 1 | CP | Q1 | Y 1 |  |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \uparrow \uparrow \\ & \uparrow \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & Z \\ & Z \end{aligned}$ | High Z |
| H L | $\begin{aligned} & L \\ & L \end{aligned}$ | X <br> $\times$ | X X | $\begin{aligned} & X \\ & X \end{aligned}$ | L | Z | Clear |
| $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & X \\ & X \end{aligned}$ | $\begin{aligned} & \text { NC } \\ & \text { NC } \end{aligned}$ | $\underset{N C}{Z}$ | Hold |
| H $H$ $L$ $L$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | L $H$ $L$ $H$ | $\uparrow$ $\uparrow$ $\uparrow$ $\uparrow$ | L $H$ $L$ $H$ | $\begin{aligned} & \mathrm{Z} \\ & \mathrm{Z} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | Load |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$

L = LOW
X = Don't Care
NC = No Change
$\uparrow=$ LOW-to-HIGH Transition
$\mathrm{Z}=$ High Impedance

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lOUT | DC Output Current | 120 | 120 | mA |

NOTE:

1. Stresses greater than those listedunderABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed $V c c$ by +0.5 V unless otherwise noted.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | V IN $=0 \mathrm{~V}$ | 6 | pF |
| Cout | Output <br> Capacitance | VouT $=0 \mathrm{~V}$ | 8 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IH | Input HIGH Current | $\mathrm{VcC}=\mathrm{Max} ., \mathrm{VI}=2.7 \mathrm{~V}$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{VcC}=\mathrm{Max} ., \mathrm{VI}=.5 \mathrm{~V}$ |  | - | - | -10 | $\mu \mathrm{A}$ |
| lozh | High Impedance Output Current | $\mathrm{VCC}=\mathrm{Max}$. | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 50 | $\mu \mathrm{A}$ |
| lozl |  |  | $\mathrm{Vo}=.5 \mathrm{~V}$ | - | - | -50 |  |
| 11 | Input HIGH Current | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{V}_{1}=5.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| Ios | Short Circuit Current | $\mathrm{VcC}=\mathrm{Max} ., \mathrm{Vo}=\mathrm{GND}^{(3)}$ |  | -75 | - | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VcC}=\mathrm{Min} . \\ & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-18 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-24 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage |  | $\begin{aligned} & \mathrm{IOL}=32 \mathrm{~mA} \text { MIL } . \\ & \mathrm{IOL}=48 \mathrm{~mA} \text { COM'L. } \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | $\mathrm{VcC}=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| loff | Bus Leakage Current | $\mathrm{VcC}=0 \mathrm{~V}, \mathrm{Vo}=4.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \text { VcC = Max. } \\ & \text { VIN = GND or VcC } \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

[^21]2643 tol 05

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lc}$ | Quiescent Power Supply Current (Inputs TTL HIGH) | $\begin{aligned} & \mathrm{VCC}=\text { Max., Outputs Open } \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | - | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\begin{aligned} & \mathrm{VCC}=\text { Max., Outputs Open } \\ & \overline{\mathrm{OE}}=\mathrm{GND} \\ & \text { One Input Toggling } \\ & 50 \% \text { Duty Cycle } \end{aligned}$ | $\begin{aligned} & \text { VIN }=V C C \\ & V \text { IN }=G N D \end{aligned}$ | - | - | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max., Outputs Open $\mathrm{fi}=10 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}=\overline{\mathrm{GND}}$ <br> One Bit Toggling | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | 5.0 |  |
|  |  | Vcc = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=2.5 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}=\overline{\mathrm{GND}}$ <br> Eight Bits Toggling | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | $7.2^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | $16.2^{(5)}$ |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient, and maximum loading.
3. Per TTL driven input $(\mathrm{V} \mathbb{N}=3.4 \mathrm{~V})$; all other inputs at Vcc or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. ic = IQUIESCENT + IINPUTS + IDYNAmic
$\mathrm{IC}=\mathrm{ICC}+\triangle \operatorname{lCC} D H N T+\operatorname{ICCD}(\mathrm{fCP} / 2+\mathrm{fi} \mathrm{Ni})$
IcC = Quiescent Current
$\Delta I C C=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{NT}=$ Number of TTL inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{fCP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at fi
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FBT823A |  |  |  | IDT54/74FBT823B |  |  |  | IDT54/74FBT823C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | MII. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\underset{\text { tPLH }}{\substack{\text { tPH }}}$ | Propagation Delay Clock to Yı $(\overline{O E}=\mathrm{LOW})$ | $\begin{aligned} & C L=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 10 | - | - | - | 7.5 | - | - | - | 6.0 | - | - | ns |
| tsu | Data to CP Set-up Time |  | 7 | - | - | - | 3 | - | - | - | 3 | - | - | - | ns |
| th | Data CP Hoid Time |  | 1.5 | - | - | - | 1.5 | - | - | - | 1.5 | - | - | - | ns |
| tsu | Enable ( $\overline{\mathrm{EN}}$ ) to CP Set-up Time |  | 6 | - | - | - | 3 | - | - | - | 3 | - | - | - | ns |
| th | Enable (EN) to CP Hold Time |  | 0 | - | - | - | 0 | - | - | - | 0 | - | - | - | ns |
| tPHL | Propagation Delay, Clear to Yı |  | - | 12 | - | - | - | 9 | - | - | - | 8.0 | - | - | ns |
| tREM | Clear Recovery (CLR)Time |  | 6 | - | - | - | 6 | - | - | - | 6 | - | - | - | ns |
| tw | Clock Pulse Width |  | 7 | - | - | - | 6 | - | - | - | 6 | - | - | - | ns |
| tw | Clear (CLR=LOW) Pulse Width |  | 6 | - | - | - | 6 | - | - | - | 6 | - | - | - | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output EnableTime $\overline{O E}$ to $\mathrm{Y}_{1}$ |  | - | 12 | - | - | - | 8 | - | - | - | 7.0 | - | - | ns |
| tPHZ <br> tpLZ | Output Disable Time $\overline{\mathrm{OE}}$ to Y |  | - | 8 | - | - | - | 7.5 | - | - | - | 6.5 | - | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2643 tbl 08
$C_{L}=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2643 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; tF $\leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



## ADVANCE INFORMATION <br> IDT54/74FBT827A/B/C IDT54/74FBT828A/B/C

## FEATURES:

- Functionally equivalent to 54/74BCT827A/828A
- IDT54/74FBT827B/828B 25\% faster than the 827A/828A
- IDT54/74FBT827C/828C 10\% faster than the 827B/828B
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- Low power in all three states
- $\pm 10 \%$ power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The FBT series of BiCMOS buffers and bus drivers are built using advanced BiCEMOS™, a dual metal BiCMOS technology. This technology is desgined to supply the highest device speeds while maintaining CMOS power levels.

The IDT54/74FBT827 and IDT54/74FBT828 are 3-state, 10 -bit bus drivers. They provide bus interface to wide data/address paths or buses carrying parity. The output buffers are enabled when the two active-low output enable pins are both logic low.

The FBT series of buffers are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200 mV typical input hysteresis for improved noise rejection.

## FUNCTIONAL BLOCK DIAGRAM ${ }^{(1)}$



PRODUCT SELECTOR GUIDE

|  | 10-Bit Buffers |
| :--- | :---: |
| Non-inverting | IDT54/74FBT827A/B/C |
| Inverting | IDT54/74FBT828A/B/C |

## PIN CONFIGURATIONS



LCC TOP VIEW

## FUNCTION TABLES

IDT54/74FBT827A/B/C (NON-INVERTING) ${ }^{(1)}$

| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{O E}_{\mathbf{1}}$ | $\overline{\mathrm{OE}}_{\mathbf{2}}$ | $\mathrm{DI}^{\prime}$ | $\mathrm{Y}_{\mathbf{I}}$ | Function |
| L | L | L | L | Transparent |
| L | L | H | H |  |
| $H$ | X | X | Z | Three-state |
| X | H | X | Z |  |

NOTE:
2598 tol 03

1. $\mathrm{H}=$ HIGH, $\mathrm{L}=$ LOW, $\mathrm{X}=$ Don't Care, $\mathrm{Z}=$ High impedance .

IDT54/74FBT828A/B/C (INVERTING) ${ }^{(1)}$

| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{1}$ | $\overline{\mathrm{OE}}_{2}$ | $\mathrm{DI}_{1}$ | $\mathrm{Y}_{\mathbf{I}}$ | Function |
| L | L | L | H | Transparent |
| L | L | H | L |  |
| $H$ | X | X | Z | Three-state |
| X | H | X | Z |  |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=$ LOW, $\mathrm{X}=$ Don't Care, $\mathrm{Z}=$ High Impedance.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Typ. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | pF |
| Cout | Output Capacitance | Vout $=0 \mathrm{~V}$ | 8 | pF |

NOTE:
2598 to 06

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $T A=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $\mathrm{VcC}=$ Max., $\mathrm{VI}=2.7 \mathrm{~V}$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{VcC}=\mathrm{Max} ., \mathrm{V}_{1}=0.5 \mathrm{~V}$ |  | - | - | -10 | $\mu \mathrm{A}$ |
| IOZH | High Impedance | $V C C=M a x$. | $\mathrm{VO}=2.7 \mathrm{~V}$ | - | - | 50 | $\mu \mathrm{A}$ |
| lozl | Output Current |  | $\mathrm{VO}=0.5 \mathrm{~V}$ | - | - | -50 |  |
| II | Input HIGH Current | $\mathrm{VcC}=\mathrm{Max} ., \mathrm{VI}=5.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VcC}=$ Min., $1 \mathrm{~N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{Vo}=\mathrm{GND}^{(3)}$ |  | . 75 | -150 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}_{\mathrm{IN}}=\mathrm{VIH}_{\text {or }} \mathrm{VIIL}^{2} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \mathrm{MIL.} \\ & \mathrm{IOH}=-15 \mathrm{~mA} \mathrm{COML} . \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-18 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOH}=-24 \mathrm{~mA} C O M^{\prime} \mathrm{L} . \end{aligned}$ | 2.0 | 3.0 | - | V |
| VOL | Output LOW Voltage |  | $\begin{aligned} \mathrm{IOL} & =32 \mathrm{~mA} M I \mathrm{~L} \\ \mathrm{IOL} & =48 \mathrm{~mA} \mathrm{COM} . \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | $V c c=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| loff | Bus Leakage Current | $\mathrm{VcC}=0 \mathrm{~V}, \mathrm{VO}=4.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=\text { GND or } \mathrm{VCC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

## NOTES:

2598 tol 05

[^22]
## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lc}$ | Quiescent Power Supply Current (Inputs TTL HIGH) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | - | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\begin{aligned} & \mathrm{VCC}=\text { Max., Outputs Open } \\ & \mathrm{OE}_{1}=\overline{\mathrm{OE}} 2=\mathrm{GND} \end{aligned}$ <br> One Input Toggling 50\% Duty Cycle | $\begin{aligned} & V \mathbb{N}=V C C \\ & V I N=G N D \end{aligned}$ | - | - | 0.25 | $\begin{aligned} & \mathrm{mAl} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=10 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}_{1}=\overline{\mathrm{OE}}_{2}=\mathrm{GND}$ <br> One Bit Toggling | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | 5.0 |  |
|  |  | VcC = Max., Outputs Open $\mathrm{f}_{\mathrm{i}}=2.5 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}_{1}=\overline{\mathrm{OE}}_{2}=\mathrm{GND}$ <br> Ten Bits Toggling | $\begin{aligned} & \text { VIN }=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | $7.8^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V \mathbb{N}=G N D \end{aligned}$ | - | - | $17.8{ }^{(5)}$ |  |

NOTES:
2598 t108

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient, and maximum loading.
3. Per TTL driven input $(\mathrm{V} / \mathrm{N}=3.4 \mathrm{~V})$; all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = lQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC} D H \mathrm{NT}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fiN})$
Icc = Quiescent Current
$\Delta \mathrm{lcc}=$ Power Supply Current for a TTL High Input ( $\mathrm{VIN}=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Output Transition Pair (HLH or LHL $)$
$\mathrm{fCP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz..

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE - IDT54/74FBT827A/B/C

| Symbol | Parameter | Condition ${ }^{(1)}$ | 54/74FBT827A |  |  |  | 54/74FBT827B |  |  |  | 54/74FBT827C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPHL tPLH | Propagation Delay Dito Yi | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 7.0 | - | - | - | 5.0 | - | - | - | 4.4 | - | - | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time OE to YI |  | - | 12.0 | - | - | - | 8.0 | - | - | - | 7.0 | - | - | ns |
| $\begin{aligned} & \text { tphz } \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time $\overline{O E}$ to Y 1 |  | - | 12.0 | - | - | - | 7.0 | - | - | - | 6.0 | - | - | ns |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE - IDT54/74FBT828A/B/C

| Symbol | Parameter | Condition ${ }^{(1)}$ | 54/74FBT828A |  |  |  | 54/74FBT828B |  |  |  | 54/74FBT828C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPHL <br> tPLH | Propagation Delay DI to YI | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 7.0 | - | - | - | 5.5 | - | - | - | 4.4 | - | - | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL. } \end{aligned}$ | Output Enable Time OE to YI |  | - | 11.0 | - | - | - | 8.0 | - | - | - | 7.0 | - | - | ns |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \mathrm{tPLZ} \end{aligned}$ | Output Disable Time $\overline{O E}$ to Y, |  | - | 10.0 | - | - | - | 7.0 | - | - | - | 6.0 | - | - | ns |

NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. These parameters are guaranteed, but not tested.

## TEST CIRCUITS AND WAVEFORMS

 TEST CIRCUITS FOR ALL OUTPUTS

## SET-UP, HOLD AND RELEASE TIMES



PROPAGATION DELAY


## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$C_{L}=$ Load capacitance: includes jig and probe capacitance.
Rt = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2598 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; t : $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION




## FEATURES:

- Functionally equivalent to the $54 / 74 \mathrm{BCT} 841$ series
- IDT54/74FBT841B 20\% faster than the 841A
- IDT54/74FBT841C 15\% faster than the 841B
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- Low power in all three states
- $\pm 10 \%$ power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The FBT series of BiCMOS Bus Interface Latches are built using advanced BiCEMOS ${ }^{\text {M }}$, a dual metal BiCMOS technology. This technology is desgined to supply the highest device speeds while maintaining CMOS power levels.

The IDT54/74FBT841 series are 3 -state, 10-bit bus interface latches.

The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads with low static(DC) current loading. All data inputs have a 200 mV typical input hysteresis for improved noise rejection.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS




LCC
TOP VIEW

## PIN DESCRIPTION

| Name | V/O | Description |
| :--- | :---: | :--- |
| Do-9 | I | The latch data inputs. |
| LE | I | The latch enable input. The latches are <br> transparent when LE is HIGH. Input data is <br> latched on the HIGH-to-LOW transition. |
| Yo-9 | 0 | The 3-state latch outputs. |
| $\overline{\mathrm{OE}}$ | I | The output enable control. When $\overline{\mathrm{OE}}$ is LOW, <br> the outputs are enabled. When $\overline{\mathrm{OE}}$ is high, <br> the outputs YI are in the high- <br> impedance (off) state. |

2600 th 05

## LOGIC SYMBOL



## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTES:
2600 tol 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.

## FUNCTION TABLE ${ }^{(1)}$

| Inputs |  |  | Internal | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{O E}}$ | LE | $\mathbf{D I}_{\mathbf{I}}$ | $\mathbf{Q}$ I | $\mathbf{Y}_{\mathbf{I}}$ | Function |
| H | X | X | X | Z | High Z |
| H | H | L | L | Z | High Z |
| H | H | H | H | Z | High Z |
| H | L | X | NC | Z | Latched (High Z) |
| L | H | L | L | L | Transparent |
| L | H | H | H | H | Transparent |
| L | L | X | NC | NC | Latched |

NOTE:

1. $H=$ HIGH, $L=$ LOW, $X=$ Don't Care, $N C=$ No Change, $Z=$ High Impedance

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{ViN}=0 \mathrm{~V}$ | 6 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 8 | pF |

NOTE:
2600 क1 02

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Leve! |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $\mathrm{Vcc}=$ Max., $\mathrm{VI}=2.7 \mathrm{~V}$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| ILL | Input LOW Current | $\mathrm{VcC}=$ Max., $\mathrm{V} \mathrm{I}=0.5 \mathrm{~V}$ |  | - | - | -10 | $\mu \mathrm{A}$ |
| IOZH | High Impedance Output Current | $\mathrm{Vcc}=\mathrm{Max}$. | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 50 | $\mu \mathrm{A}$ |
| IozL |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -50 |  |
| 11 | Input HIGH Current | $V C C=M a x ., V \mathrm{~V}=5.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | $\checkmark$ |
| los | Short Circuit Current | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{Vo}=\mathrm{GND}^{(3)}$ |  | -75 | -150 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \text { VCC }=\text { Min. } \\ & \text { VIN }=\text { VIH or } V I L \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-12 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{IOH}=-15 \mathrm{~mA} \text { COML. } \end{aligned}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\begin{aligned} & \mathrm{IOH}=-18 \mathrm{~mA} \mathrm{MIL} . \\ & \mathrm{IOH}=-24 \mathrm{~mA} \mathrm{COM} . \end{aligned}$ | 2.0 | 3.0 | - | V |
| VoL | Output LOW Voltage |  | $\begin{aligned} & \mathrm{IOL}=32 \mathrm{~mA} \mathrm{MIL.} \\ & \mathrm{IOL}=48 \mathrm{~mA} C O M^{\prime} \mathrm{L} . \end{aligned}$ | - | 0.3 | 0.5 | V |
| VH | Input Hysteresis | $V C C=5 V$ |  | - | 200 | - | mV |
| loff | Bus Leakage Current | $\mathrm{VCC}=0 \mathrm{~V}, \mathrm{VO}=4.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \text { VCC = Max. } \\ & V \mathbb{N}=G N D \text { or } V C C \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:
2600 か 03

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not excedd one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current (Inputs TTL HIGH) | $\begin{aligned} & V C C=M a x . \\ & V I N=3.4 V^{(3)} \end{aligned}$ |  | - | - | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\begin{aligned} & \mathrm{VCC}=\text { Max., Outputs Open } \\ & \overline{\mathrm{OE}}=\mathrm{GND} \\ & \text { One Input Toggling } \\ & \mathrm{LE}=\mathrm{Vcc} \\ & 50 \% \text { Duty Cycle } \\ & \hline \end{aligned}$ | $\begin{aligned} & V \mathbb{N}=V C C \\ & V I N=G N D \end{aligned}$ | - | - | 0.25 | $\begin{aligned} & \mathrm{mAl} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=10 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{O E}=G N D, L E=V C C$ One Bit Toggling | $\begin{aligned} & \text { VIN }=V C C \\ & V I N=G N D \end{aligned}$ | - | - | 4.0 | mA |
|  |  |  | $\begin{aligned} & V_{I N}=3.4 V \\ & V_{I N}=G N D \end{aligned}$ | - | - | 5.0 |  |
|  |  | Vcc = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=2.5 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{O E}=G N D, L E=V C C$ Ten Bit Toggling | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | $7.8^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | $17.8{ }^{(5)}$ |  |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient, and maximum loading.
3. Per TTL driven input $(\mathrm{VIN}=3.4 \mathrm{~V})$; all other inputs at VCC or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Iec formula. These limits are guaranteed but not tested.
6. $\mathrm{Ic}=$ IQuiescent + linputs + Ioynamic
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICCDHNT}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{f} \mathrm{Ni})$
Icc = Quiescent Current
$\Delta \mathrm{ICC}=$ Power Supply Current for a TTL High Input (ViN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{NT}_{\mathrm{T}}=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | 54/74FBT841A |  |  |  | 54/74FBT841B |  |  |  | 54/74FBT841C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH tPHL | Data ( DI ) to Output ( YI ) (LE $=\mathrm{HIGH}$ ) | $\begin{aligned} & C L=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 8.0 | - | - | - | 6.5 | - | - | - | 5.5 | - | - | ns |
| tPLH tPHL |  | $\begin{aligned} & C L=300 \mathrm{pF}^{(3)} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| tsu | Data to LE Set-up Time | $\mathrm{CL}=50 \mathrm{pF}$ | - | 1.5 | - | - | - | 1.5 | - | - | - | 1.5 | - | - | ns |
| th | Data to LE Hold Time | $\mathrm{RL}=500 \Omega$ | - | 3.5 | - | - | - | 2.5 | - | - | - | 2.5 | - | - | ns |
| tPLH <br> tPHL | Latch Enable (LE) to YI | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 10.0 | - | - | - | 8.0 | - | - | - | 6.4 | - | - | ns |
| $\begin{aligned} & \text { tPL.H } \\ & \text { tPHL } \end{aligned}$ |  | $\begin{aligned} & \mathrm{CL}=300 \mathrm{pF}^{(3)} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| tw | LE Pulse Width HIGH | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 4.0 | - | - | - | 4.0 | - | - | - | 4.0 | - | - | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time OE to YI | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 8.0 | - | - | - | 8.0 | - | - | - | 6.5 | - | - | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \text { tPZL } \end{aligned}$ |  | $\begin{aligned} & \mathrm{CL}=300 \mathrm{pF}^{(3)} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time $\overline{O E}$ to Y | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF}^{(3)} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 15.0 | - | - | - | 7.0 | - | - | - | 6.0 | - | - | ns |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \text { tPLZ } \end{aligned}$ |  | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | - | - | - | - | - | - | - | - | - | - | - | ns |

NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

 TEST CIRCUITS FOR ALL OUTPUTS

## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

## DEFINITIONS:

2600 แl 08
$\mathrm{CL}_{\mathrm{L}}=$ Load capacitance: includes jig and probe capacitance.
$R T=$ Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2600 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; tF $\leq 2.5 \mathrm{~ns}$; $t \mathrm{R} \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



| Integrated Device Technology, Inc. | HIGH-SPEED BiCMOS MEMORY DRIVERS | ADVANCE INFORMATION IDT54/74FBT2240 IDT54/74FBT2240A IDT54/74FBT2240C |
| :---: | :---: | :---: |

## FEATURES:

- IDT54/74FBT2240 equivalent to the 54/74BCT2240
- IDT54/74FBT2240A 25\% faster than the 2240
- IDT54/74FBT2240C 10\% faster than the 2240A
- $25 \Omega$ output resistors reduce overshoot and undershoot when driving MOS RAMs
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- $\pm 10 \%$ power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The FBT series of BiCMOS Memory Drivers is built using advanced $\mathrm{BiCEMOS}^{\text {тм }}$, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.
The IDT54/74FBT2240 series are octal buffers/line drivers where each output is terminated with a $25 \Omega$ series resistor.
The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200 mV typical input hysteresis for improved noise rejection. This higher output level in the high state will result in a significant reduction in overall system power dissipation.

## FUNCTIONAL BLOCK DIAGRAM



2642 dw 01

## PIN CONFIGURATIONS



PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\overline{\mathrm{O}}_{\mathrm{A}}, \overline{\mathrm{OE}}_{\mathrm{B}}$ | 3-State Output Enable Inputs (Active LOW) |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Inputs |
| $\overline{\mathrm{O}}_{0}-\overline{\mathrm{O}}_{7}$ | Outputs |

## LOGIC SYMBOL



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |  |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to Vcc | -0.5 to Vcc | V |  |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |  |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |  |
| PT | Power Dissipation | 0.5 | 0.5 | W |  |
| lOUT | DC Output Current | 120 | 120 | mA |  |
| NOTE. |  |  |  |  |  |

NOTE:

1. Stresses greater than those listedunder ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

FUNCTION TABLE ${ }^{(1)}$

| Inputs |  |  |
| :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathrm{A}}, \overline{\mathrm{OE}}_{\mathbf{B}}$ | D |  |
| L | L | H |
| L | H | L |
| H | X | Z |

NOTE:

1. $H=H I G H$ Voltage Level

L = LOW Voltage Level
$X=$ Don't Care
$Z=$ High Impedance

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| Cin | Input Capacitance | Vin $=0 \mathrm{~V}$ | 6 | pF |
| COUT | Output <br> Capacitance | Vout $=0 \mathrm{~V}$ | 8 | pF |

NOTE:
2642 क1 04

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| liH | Input HIGH Current | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{VI}=2.7 \mathrm{~V}$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| ILI. | Input LOW Current | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{VI}=0.5 \mathrm{~V}$ |  | - | - | -10 | $\mu \mathrm{A}$ |
| IOZH | High Impedance Output Current | $V C C=$ Max . | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 50 | $\mu \mathrm{A}$ |
| lozl |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -50 |  |
| 11 | Input HIGH Current | $\mathrm{VcC}=$ Max., $\mathrm{VI}=5.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $\mathrm{liN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| IODH | Output Drive Current | $\mathrm{Vcc}=$ Min., $\mathrm{VO}=2 \mathrm{~V}$ |  | -35 | - | - | mA |
| IODL | Output Drive Current | $\mathrm{Vcc}=\mathrm{Min} ., \mathrm{Vo}=2 \mathrm{~V}$ |  | 50 | - | - | mA |
| los | Short Circuit Current | $\mathrm{Vcc}=$ Max., Vo $=\mathrm{GND}^{(3)}$ |  | -60 | - | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & V C C=M i n . \\ & V I N=V I H \text { or } V I L \end{aligned}$ | $\mathrm{IOH}=-1 \mathrm{~mA}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 2.0 | 3.0 | - |  |
| Vol | Output LOW Voltage |  | $\mathrm{OL}=1 \mathrm{~mA}$ | - | 0.15 | 0.5 | V |
|  |  |  | $\mathrm{OL}=12 \mathrm{~mA}$ | - | 0.35 | 0.8 |  |
| VH | Input Hysteresis | $\mathrm{Vcc}=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \text { Vcc = Max. } \\ & \text { VIN }=\text { GND or VCC } \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:
2642 thl 05

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Condition3 ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current (Inputs TTL HIGH) | $\begin{aligned} & \mathrm{VCC}=\operatorname{MaX} \\ & \mathrm{VIN}=3.4 V^{(3)} \end{aligned}$ |  | - | - | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\begin{aligned} & \mathrm{VCC}=\text { Max., Outputs Open } \\ & \mathrm{OEA}_{\mathrm{A}}=\overline{\mathrm{OE} \mathrm{~B}}=\mathrm{GND} \\ & \text { One Input Toggling } \\ & 50 \% \text { Duty Cycle } \end{aligned}$ | $\begin{aligned} & V \mathbb{N}=V C C \\ & V I N=G N D \end{aligned}$ | - | - | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | VcC = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=10 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}_{\mathrm{A}}=\overline{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ <br> One Bit Toggling | $\begin{aligned} & V \mathbb{N}=V C C \\ & V \mathbb{N}=G N D \end{aligned}$ | - | - | 4.0 | mA |
|  |  |  | $\begin{aligned} & V I N=3.4 V \\ & V I N=G N D \end{aligned}$ | - | - | 5.0 |  |
|  |  | Vcc = Max., Outputs Open $\mathrm{fi}=2.5 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}_{\mathrm{A}}=\overline{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ <br> Eight Bits Toggling | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | $6.5^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V \mathbb{N}=G N D \end{aligned}$ | - | - | $14.5{ }^{(5)}$ |  |

NOTES:
For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient, and maximum loading
3. Per TTL driven input $(\mathrm{VIN}=3.4 \mathrm{~V})$; all other inputs at VCc or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{Ic}=\mathrm{ICC}+\Delta \mathrm{ICCDHNT}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fi} \mathrm{Ni})$
Icc = Quiescent Current
$\Delta l c c=$ Power Supply Current for a TTL HIgh Input ( $\mathrm{V} \mathbb{N}=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{N} T=$ Number of TTL inputs at $\mathrm{DH}_{\mathrm{H}}$
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FBT2240 |  |  |  | IDT54/74FBT2240A |  |  |  | IDT54/74FBT2240C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| tPLH <br> tPHL | Propagation Delay Dn to $\bar{O}$ | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 5.7 | - | - | - | - | - | - | - | - | - | - | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time |  | 1.5 | 9.3 | - | - | - | - | - | - | - | - | - | - | ns |
| $\begin{aligned} & \text { tPhz } \\ & \text { tPLZ } \end{aligned}$ | Output Disable Time |  | 1.5 | 8.7 | - | - | - | - | - | - | - | - | - | - | ns |

## NOTES:

1. See test circuit and waveforms
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2642 tb 08
$C L=$ Load capacitance: includes jig and probe capacitance.
$R_{T}=$ Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; Z \mathrm{Zo} \leq 50 \Omega$; tf $\leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION




## FEATURES:

- IDT54/74FBT2244 equivalent to the 54/74BCT2244
- IDT54/74FBT2244A 25\% faster than the 2244
- IDT54/74FBT2244C 10\% faster than the 2244A
- $25 \Omega$ output resistors reduce overshoot and undershoot when driving MOS RAMs
- Significant reduction in ground bounce from standard CMOS devices
- TL compatible input and output levels
- $\pm 10 \%$ power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The FBT series of BiCMOS Memory Drivers are built using advanced BiCEMOSTM, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.
The IDT54/74FBT2244 series are octal buffers/line drivers where each output is terminated with a $25 \Omega$ series resistor.
The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200 mV typical input hysteresis for improved noise rejection. This higher output level in the high state will result in a significant reduction in overall system power dissipation.

## FUNCTIONAL BLOCK DIAGRAM



2641 drw 01

## PIN CONFIGURATIONS



## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\overline{O E}_{A}, \overline{O E} \bar{B}$ | 3-State Output Enable Inputs |
| Dxx | Inputs |
| Oxx | Outputs |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerclal | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to VCC | -0.5 to VCC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTE:
2641 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and $I / O$ terminals only.

FUNCTION TABLE ${ }^{(1)}$

| Inputs |  | Output |
| :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathrm{A}, \mathrm{OE}}$ | $\mathbf{D}$ |  |
| L | L | H |
| L | H | Z |
| $H$ | X |  |

## NOTE:

2641 tbl 02

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level
$\mathrm{L}=$ LOW Voltage Level
$X=$ Don't Care
Z = High Impedance

## CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | Vin $=0 \mathrm{~V}$ | 6 | pF |
| COUT | Output <br> Capacitance | VouT $=0 \mathrm{~V}$ | 8 | pF |

## NOTE:

2641 th 04

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{V}=2.7 \mathrm{~V}$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{V} 1=0.5 \mathrm{~V}$ |  | - | - | -10 | $\mu \mathrm{A}$ |
| lozh | High Impedance Output Current | $V C C=M a x$. | $\mathrm{VO}=2.7 \mathrm{~V}$ | - | - | 50 | $\mu \mathrm{A}$ |
| lozl |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -50 | $\mu \mathrm{A}$ |
| II | Input HIGH Current | $\mathrm{Vcc}=$ Max., $\mathrm{V}_{1}=5.5 \mathrm{~V}^{(4)}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| IODH | Output Drive Current | $\mathrm{VcC}=\mathrm{Min} ., \mathrm{VO}=2.25 \mathrm{~V}$ |  | -35 | - | - | mA |
| IODL | Output Drive Current | $\mathrm{Vcc}=\mathrm{Min} ., \mathrm{Vo}=2.25 \mathrm{~V}$ |  | 50 | - | - | mA |
| los | Short Circuit Current | $\mathrm{VCC}=\mathrm{Max}$., VO $=G N D^{(3)}$ |  | -60 | - | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}^{2}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{VIL}^{2} \end{aligned}$ | $\mathrm{IOH}=-1 \mathrm{~mA}$ | 2.4 | - | - | V |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 2.0 | - | - | V |
| VoL | Output LOW Voltage |  | $\mathrm{loL}=1 \mathrm{~mA}$ | - | 0.15 | 0.5 | V |
|  |  |  | $\mathrm{OL}=12 \mathrm{~mA}$ | - | 0.35 | 0.8 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis | $V C C=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| $\begin{aligned} & \hline \mathrm{ICCH} \\ & \mathrm{ICCZ} \\ & \mathrm{ICCL} \\ & \hline \end{aligned}$ | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=\mathrm{GND} \text { or } \mathrm{VcC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V c c=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcC}$ | Quiescent Power Supply Current (Inputs TTL HIGH) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | - | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\begin{aligned} & \text { VCC = Max., Outputs Open } \\ & \overline{\mathrm{OE}} \mathrm{~A}=\overline{\mathrm{OE} \mathrm{~B}}=\mathrm{GND} \\ & \text { One Input Toggling } \\ & 50 \% \text { Duty Cycle } \end{aligned}$ | $\begin{aligned} & V \mathbb{N}=V C C \\ & V \mathbb{N}=G N D \end{aligned}$ | - | - | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=10 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}_{\mathrm{A}}=\overline{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ <br> One Bit Toggling | $\begin{aligned} & V \text { IN }=V C C \\ & V \operatorname{IN}=G N D \end{aligned}$ | - | - | 4.0 | mA |
|  |  |  | $\begin{aligned} & V \text { IN }=3.4 V \\ & V I N=G N D \end{aligned}$ | - | - | 5.0 |  |
|  |  | Vcc = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=2.5 \mathrm{MHz}, 50 \%$ Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | $6.5{ }^{(5)}$ |  |
|  |  | $\overline{\mathrm{OE}}_{\mathrm{A}}=\overline{\mathrm{OE}}_{\mathrm{B}}=\mathrm{GND}$ <br> Eight Bits Toggling | $\begin{aligned} & V \mathbb{N}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | $14.5{ }^{(5)}$ |  |

NOTES:
t. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
Per TTL driven input $(\mathrm{V} \mathbb{N}=3.4 \mathrm{~V})$; all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{Ic}=\mathrm{ICC}+\triangle \mathrm{ICCD} D \mathrm{NNT}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fi} \mathrm{Ni})$
IcC = Quiescent Current
$\Delta l C C=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$\mathrm{N}_{\mathrm{T}}=$ Number of TTLinputs at $\mathrm{DH}_{4}$
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fC $P=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$f i=$ Input Frequency
$N i=$ Number of Inputs at $f_{i}$
All currents are in milliamps and all frequencies are in megahertz.
SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FBT2244 |  |  |  | IDT54/74FBT2244A |  |  |  | IDT54/74FBT2244C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{\text {(2) }}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \mathrm{tPLH} \\ & \text { tPHL } \end{aligned}$ | Propagation Delay Dn to On | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | 6.7 | - | - | - | - | - | - | - | - | - | - | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Output Enable Time |  | - | 8.7 | - | - | - | - | - | - | - | - | - | - | ns |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \mathrm{tPLZ} \\ & \hline \end{aligned}$ | Output Disable Time |  | - | 7.8 | - | - | - | - | - | - | - | - | - | - | ns |

NOTES:
2641 tbl 07

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
264 t tol 08
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

PULSE WIDTH


ENABLE AND DISABLE TIMES


NOTES
2641 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; Z \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 \mathrm{~ns}$.

ORDERING INFORMATION


## HIGH-SPEED BiCMOS OCTAL TRANSPARENT LATCH DRIVERS

## ADVANCE INFORMATION <br> IDT54/74FBT2373 <br> IDT54/74FBT2373A <br> IDT54/74FBT2373C

## FEATURES:

- $25 \Omega$ output resistors reduce overshoot and undershoot when driving MOS RAMs
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- Low power in all three states
- $\pm 10 \%$ power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The FBT series of BiCMOS Latch Drivers are built using advanced $\mathrm{BiCEMOS}{ }^{\text {м }}$, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.

The IDT54/74FBT2373 series are 3-state, 8-bit latches where each output is terminated with a $25 \Omega$ series resistor. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the set-up times is latched. Data appears on the bus when the Output Enable ( $\overline{\mathrm{OE})}$ ) is LOW. When $\overline{\mathrm{OE}}$ is HIGH, the bus output is in the high impedance state.

The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200 mV typical input hysteresis for improved noise rejection. This higher output level in the high state will result in a significant reduction in overall system power dissipation.

## FUNCTIONAL BLOCK DIAGRAM



2640 drw 01

## PIN CONFIGURATIONS




LCC TOP VIEW

## PIN DESCRIPTION

| Pin Names | Description |
| :--- | :--- |
| $\bar{D} 0-\mathrm{D}_{7}$ | Data Inputs |
| LE | Latch Enables Input (Active HIGH) |
| $\overline{\mathrm{OE}}$ | Output Enables Input (Active LOW) |
| $\mathrm{O} 0-\mathrm{O} 7$ | 3-State Latch Outputs |

2640 tol 05

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| lOUT | DC Output Current | 120 | 120 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and I/O terminals only.

FUNCTION TABLE ${ }^{(1)}$

| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| $D_{n}$ | $L E$ | $\overline{O E}$ | On |
| $H$ | $H$ | $L$ | $H$ |
| $L$ | $H$ | $L$ | $L$ |
| $X$ | $L$ | $L$ | $Q_{n}$ |
| $X$ | $X$ | $H$ | $Z$ |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level
$L=$ LOW Voltage Level
$X=$ Don't Care
$Z=$ High Impedance
CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | pF |
| Cout | Output <br> Capacitance | Vout $=0 \mathrm{~V}$ | 8 | pF |

NOTE:
2640 | 02

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | $V C C=M a x ., V \mathrm{~V}=2.7 \mathrm{~V}$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| IL | Input LOW Current | $\mathrm{VCC}=$ Max., V I $=0.5 \mathrm{~V}$ |  | - | - | -10 | $\mu \mathrm{A}$ |
| IOZH | High Impedance Output Current | $V C C=M a x$. | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 50 | $\mu \mathrm{A}$ |
| Iozl |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -50 |  |
| II | Input HIGH Current | $V C C=M a x ., V_{1}=5.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VcC}=\mathrm{Min} ., \mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | $\checkmark$ |
| los | Short Circuit Current | $\mathrm{VCC}=$ Max., VO $=\mathrm{GND}^{(3)}$ |  | -60 | - | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} . \\ & \mathrm{VIN}_{\mathrm{IN}}=\mathrm{V}_{\mathbb{H}} \text { or } \mathrm{VII}^{2} \end{aligned}$ | $\mathrm{IOH}=-1 \mathrm{~mA}$ MIL. | 2.4 | 3.3 | - | V |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA} \mathrm{COM'L}$. | 2.0 | 3.2 | - | V |
| Vol. | Output LOW Voltage |  | $\mathrm{lOL}=1 \mathrm{~mA} \mathrm{COM'L}$. | - | 0.15 | 0.5 | V |
|  |  |  | $\mathrm{loL}=12 \mathrm{~mA} \mathrm{MIL}$. | - | 0.35 | 0.8 | V |
| VH | Input Hysteresis | $\mathrm{Vcc}=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| ICC | Quiescent Power Supply Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=\mathrm{GND} \text { or } \mathrm{VCC} \end{aligned}$ |  | - | 0.2 | 1.5 | mA |
| IODH | Output Drive Current | $\mathrm{Vcc}=$ Min., $\mathrm{Vo}=2.25 \mathrm{~V}$ |  | -35 | - | - | mA |
| IODL | Output Drive Current | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{VO}=2.25 \mathrm{~V}$ |  | 50 | - | - | mA |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current (Inputs TTL HIGH) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | - | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\begin{aligned} & V_{c \mathrm{C}}=\text { Max., Outputs Open } \\ & \mathrm{OE}_{1}=\overline{\mathrm{OE}}_{2}=\mathrm{GND} \\ & \text { One Input Toggling } \\ & 50 \% \text { Duty Cycle } \end{aligned}$ | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=G N D \end{aligned}$ | - | - | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max., Outputs Open $\mathrm{fi}=10 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}_{1}=\overline{\mathrm{OE}}_{2}=\mathrm{GND}$ One Bit Toggling | $\begin{aligned} & V \mathbb{N}=V C C \\ & V \mathbb{N}=G N D \end{aligned}$ | - | - | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | 5.0 |  |
|  |  | Vcc = Max., Outputs Open $\mathrm{fi}=2.5 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}_{1}=\overline{\mathrm{OE}}_{2}=\mathrm{GND}$ <br> Ten Bits Toggling | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | $6.5^{(5)}$ |  |
|  |  |  | $\begin{aligned} & V \mathbb{N}=3.4 V \\ & V \mathbb{N}=G N D \end{aligned}$ | - | - | $14.5{ }^{(5)}$ |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient, and maximum loading.
3. Per $T \mathrm{~L}$ driven input $(\mathrm{V} / \mathrm{N}=3.4 \mathrm{~V})$; all other inputs at Vcc or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC $=$ Iquiescent + Inpuis + Idynamic
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICC} D H N T+\mathrm{ICCD}\left(\mathrm{fCP} / 2+\mathrm{fi}_{\mathrm{i}} \mathrm{Ni}\right)$
IcC = Quiescent Current
$\Delta \mathrm{lcc}=$ Power Supply Current for a TTL High Input (ViN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$N T=$ Number of TTLI inputs at DH
$\mathrm{ICCD}=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{t}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | IDT54/74FBT2373 |  |  |  | IDT54/74FBT2373A |  |  |  | IDT54/74FBT2373C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay Dn to On | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \text { tPZL } \end{aligned}$ | Output Enable Time |  | - | - | - | - | - | - | - | -. | - | - | - | - | ns |
| $\begin{aligned} & \mathrm{tPHz} \\ & \mathrm{tPLLZ} \end{aligned}$ | Output Disable Time |  | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay LE to On |  | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| tsu | Set-up Time HIGH or LOW Dn to LE |  | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| th | Hold Time HIGH or LOW Dn to LE |  | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| tw | LE Pulse Width HIGH or LOW |  | - | - | - | - | - | - | - | - | - | - | - | - | ns |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



SET-UP, HOLD AND RELEASE TIMES


## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2640 tbl 08
$\mathrm{CL}_{\mathrm{L}}=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES



NOTES
2640 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; tF $\leq 2.5 \mathrm{~ns}$; th $\leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



HIGH SPEED BiCMOS 10-BIT MEMORY DRIVERS

## FEATURES

- IDT54/74FBT2827A/2828A is equivalent to 54/74BCT2827A/2828A
- IDT54/74FBT2827B/2828B is $30 \%$ faster than BCT
- $25 \Omega$ output resistors reduce overshoot and undershoot when driving MOS RAMs
- Significant reduction in ground bounce from standard CMOS devices
- TLL compatible input and output levels
- Low power in all three states
- $\pm 10 \%$ power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION

The FBT series of BiCMOS Memory Drivers are built using advanced BiCEMOS ${ }^{\text {™ }}$, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.
The IDT54/74FBT2827A/B and IDT54/74FBT2828A/B are 3 -state 10 -bit buffers where each output is terminated with a $25 \Omega$ series resistor. The output buffers are enabled when the two active-low output enable pins are logic low.

The FBT series of memory line drivers are ideal for use in designs needed to drive large capacitive loads, with low static (DC) current loading. They are also designed for rail-to-rail output switching. This higher output level in the high state will result in significant reduction in overall system power dissipation.


## PRODUCT SELECTOR GUIDE

|  | 10-Bit Memory Driver |
| :--- | :--- |
| Non-inverting | IDT 54/74FBT2827A/B |
| Inverting | IDT 54/74FBT2828A/B |

## PIN CONFIGURATIONS



## PIN DESCRIPTION

| Name | I/O | Description |
| :---: | :---: | :--- |
| $\overline{\mathrm{OE}}_{1}$ | 1 | When both are LOW, the outputs are <br> enabled. When either one or both are <br> HIGH the outputs are High Z. |
| OE 2 |  |  |

2516 tol 02
FUNCTION TABLES
IDT54/74FBT2827A/B (Non-Inverting) ${ }^{(1)}$

| Inputs |  |  | Output | Function |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}} 1$ | $\overline{\mathrm{OE}} 2$ | Di | Yi |  |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & H \end{aligned}$ | Transparent |
| H X | X | X X | Z | Three-State |

NOTE:
2516 tbl 03

1. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=$ LOW, $\mathrm{X}=$ Don't Care, $\mathrm{Z}=$ High Impedance

IDT54/74FBT2828A/B (Inverting) ${ }^{(1)}$

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Inputs} \& Output \& \multirow[b]{2}{*}{Function} <br>
\hline $\overline{\mathrm{OE}} 1$ \& $\overline{\mathrm{OE}}_{2}$ \& Di \& Yi \& <br>
\hline L \& L \& L \& $$
\mathrm{H}
$$ \& Transparent <br>
\hline H
X \& X

$H$ \& X
X \& Z \& Three-State <br>
\hline
\end{tabular}

NOTE:

1. $\mathrm{H}=\mathrm{H}$ IGH, $\mathrm{L}=$ LOW, $\mathrm{X}=$ Don't Care, $\mathrm{Z}=$ High Impedance

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal <br> Voltage with <br> Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal <br> Voltage with <br> Respect to GND | -0.5 to VCC | -0.5 to VcC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| louT | DC Output Current | 120 | 120 | mA |

NOTE:
2516 tbl 06

1. Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Condition | Typ. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | ViN $=0 \mathrm{~V}$ | 6 | pF |
| COUT | Output <br> Capacitance | VouT $=0 \mathrm{~V}$ | 8 | pF |

NOTE:
$2516+107$

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Commercial: $T A=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Condition ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| liH | Input HIGH Current | $V C C=M a x$. | $\mathrm{VI}=2.7 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| IIL. | Input LOW Current | $V C C=$ Max | $\mathrm{VI}=0.5 \mathrm{~V}$ | - | - | -10 | $\mu \mathrm{A}$ |
| 102H | High Impedance Output Current | $\mathrm{Vcc}=$ Max. | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 50 | $\mu \mathrm{A}$ |
| lozL |  |  | $\mathrm{VO}=0.5 \mathrm{~V}$ | - | - | -50 |  |
| 11 | Input HIGH Current | $\mathrm{VcC}=\mathrm{Max} ., \mathrm{V}_{1}=5.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $V C C=M i n ., 1 \mathrm{~N}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| IODH | Output Drive Current | $\mathrm{VCC}=\mathrm{Min}$., $\mathrm{VO}=2.25 \mathrm{~V}$ |  | -35 | - | - | mA |
| IODL | Output Drive Current | $\mathrm{Vcc}=\mathrm{Min} ., \mathrm{VO}=2.25 \mathrm{~V}$ |  | 50 | - | - | mA |
| los | Short Circuit Current | $\mathrm{VcC}=$ Max., $\mathrm{VO}=\mathrm{GND}^{(3)}$ |  | -60 | - | -225 | mA |
| VOH | Output HIGH Voltage | $\left\{\begin{array}{l} V C C=M i n . \\ V I N=V I H \text { or } V I L \end{array}\right.$ | $1 \mathrm{OH}=-1 \mathrm{~mA}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\mathrm{OH}=-12 \mathrm{~mA}$ | 2.0 | 3.2 | - | V |
| VOL | Output LOW Voltage |  | $\mathrm{OL}=1 \mathrm{~mA}$ | - | 0.1 | 0.5 | V |
|  |  |  | $\mathrm{OL}=12 \mathrm{~mA}$ | - | 0.35 | 0.8 | V |
| VH | Input Hysteresis | - |  | - | 200 | - | mV |
| $\begin{aligned} & \hline \text { ICCH } \\ & \text { ICCZ } \\ & \text { ICCL } \end{aligned}$ | Quiescent Power Supply Current | $\begin{aligned} & V C C=\text { Max. } \\ & V I N=G N D \text { or } V c C \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:
2516 tol 05

1. For condition shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V C C=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Condition(1) |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current (Inputs TTL HIGH) | $\begin{aligned} & \mathrm{VCC}=\text { Max. } \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V C C=$ Max., Outputs Open <br> $\overline{\mathrm{OE}}_{1}=\overline{\mathrm{OE}}_{2}=\mathrm{GND}$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=10 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}_{1}=\overline{\mathrm{OE}}_{2}=\mathrm{GND}$ One Bit Toggling | $\begin{aligned} & \text { VIN }=V C C \\ & V I N=G N D \end{aligned}$ | - | 1.7 | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 2.0 | 5.0 |  |
|  |  | Vcc = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=2.5 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}_{1}=\overline{\mathrm{OE}}_{2}=\mathrm{GND}$ <br> Ten Bits Toggling | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 4.0 | $7.8^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{~V} \mathbb{N}=\mathrm{GND} \end{aligned}$ | - | 6.5 | $17.8{ }^{(5)}$ |  |

NOTES:

1. For condition shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input $(V / \mathrm{N}=3.4 \mathrm{~V})$; all other inputs at Vcc or Gnd .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. $\mathrm{IC}=$ IQUIESCENT $=$ InPUTS + IDYNAMIC
$l c=I c c+\Delta l c c D H N T+I c c D\left(f c P / 2+f_{i} N i\right)$
IcC = Quiescent Current
$\Delta l c c=$ Quiescent Current
DH = Duty Cycle for a TTL High Input (VIN = 3.4V)
$N_{T}=$ Number of TTL Inputs at DH
IcCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at fi
All currents are in milliamps and all frequencies are in MHz .

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | FBT2827A |  |  |  | FBT2827B |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Commercial |  | Military |  | Commercial |  | Military |  |
|  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |
| $\begin{aligned} & \hline \text { tPHL } \\ & \text { tPLLH } \end{aligned}$ | Prop Delay, Di to Yı | - | 7.0 | - | 7.5 | - | 5.0 | - | 6.5 |
| $\begin{aligned} & \hline \text { tPZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time $\overline{\mathrm{OE}}$ to Y | - | 13.0 | - | 14 | - | 8.0 | - | 9.0 |
| $\begin{aligned} & \hline \text { tPHZ } \\ & \text { tPLZ } \\ & \hline \end{aligned}$ | Output Disable Time $\overline{\mathrm{OE}}$ to YI | - | 13.0 | - | 14 | - | 7.0 | - | 8.0 |


| Symbol | Parameter | FBT2828A |  |  |  | FBT2828B |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Commercial |  | Military |  | Commercial |  | Military |  |
|  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |
| tPHL tPLH | Prop Delay, Di to Yı | - | 8.0 | - | 8.5 | - | 5.5 | - | 6.5 |
| $\begin{aligned} & \mathrm{tPZH} \\ & \text { tPZL } \end{aligned}$ | Output Enable Time $\overline{\mathrm{OE}}$ to Y | - | 12.0 | - | 13.0 | - | 8.0 | - | 9.0 |
| $\begin{aligned} & \mathrm{tPHZ} \\ & \mathrm{tPLZ} \end{aligned}$ | Output Disable Time $\overline{\mathrm{OE}}$ to YI | - | 14.0 | - | 15.0 | - | 7.0 | - | 8.0 |

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. These parameters are guaranteed but not tested

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



## ENABLE AND DISABLE TIMES



NOTES
2516 drw 05

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; $\mathrm{tR} \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



2516 dw 04

# HIGH-SPEED BiCMOS 10-BIT MEMORY LATCHES 

## ADVANCE INFORMATION <br> IDT54/74FBT2841A <br> IDT54/74FBT2841B <br> IDT54/74FBT2841C

## FEATURES:

- $25 \Omega$ output resistors reduce overshoot and undershoot when driving MOS RAMs
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- Low power in all three states
- $\pm 10 \%$ power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The FBT series of BiCMOS Memory Drivers are built using advanced BiCEMOSTM, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.

The IDT54/74FBT2841 series are 3-state, 10 -bit latches where each output is terminated with a $25 \Omega$ series resistor.

The FBT series of memory line drivers are ideal for use in designs needed to drive large capacitive loads with low static (DC) current loading. They are also designed for rail-to-rail output switching. This higher output level in the high state will result in a significant reduction in overall system power dissipation.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS



BiCEMOS is a trademark of Integrated Device Techology, Inc.


## PIN DESCRIPTION

| Name | I/O | Description |
| :--- | :---: | :--- |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | 1 | The latch data inputs. |
| LE | 1 | The latch enable input. The latches are trans- <br> parent when LE is HIGH. Input data is latched <br> on the HIGH-to-LOW transition. |
| $\mathrm{Y}_{0}-\mathrm{Y}_{7}$ | O | The 3-state latch outputs. |
| $\overline{\mathrm{OE}}$ | 1 | The output enable control. When $\overline{\mathrm{OE}}$ is LOW, <br> the outputs are enabled. When $\overline{\mathrm{OE}}$ is high, the <br> outputs $\mathrm{YI}_{1}$ are in the high-impedance (off) <br> state. |

2599 tbl 05

## LOGIC SYMBOL



2599 drw 03

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to VCC | -0.5 to VCC | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | 0.5 | W |
| IOUT | DC Output Current | 120 | 120 | mA |

NOTES:
2599 tol 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and I/O terminals only.

## FUNCTION TABLE ${ }^{(1)}$

| Inputs |  |  | Internal | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathbf{O E}}$ | LE | $\mathbf{D i}_{\mathbf{l}}$ | Qi | $\mathbf{Y}_{\mathbf{I}}$ | Function |
| H | X | X | X | Z | High Z |
| H | H | L | L | Z | High Z |
| H | H | H | H | Z | High Z |
| H | L | X | NC | Z | Latched (High Z) |
| L | H | L | L | L | Transparent |
| L | H | H | H | H | Transparent |
| L | L | X | NC | NC | Latched |

NOTE:
2599 tol 06

1. $H=$ HIGH, $L=$ LOW, $X=$ Don't Care, $N C=$ No Change, $Z=$ High Impedance

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Typ. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | pF |
| Cout | Output Capacitance | Vout $=0 \mathrm{~V}$ | 8 | pF |

NOTE:
2599 tol 02

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$; Military: $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| liH | Input HIGH Current | $\mathrm{VcC}=$ Max., V I $=2.7 \mathrm{~V}$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{VcC}=\mathrm{Max} ., \mathrm{VI}=0.5 \mathrm{~V}$ |  | - | - | -10 | $\mu \mathrm{A}$ |
| IOZH | High Impedance | $V C C=M a x$. | $\mathrm{Vo}=2.7 \mathrm{~V}$ | - | - | 50 | $\mu \mathrm{A}$ |
| lozl | Output Current |  | $\mathrm{VO}=0.5 \mathrm{~V}$ | - | - | -50 |  |
| 11 | Input HIGH Current | $\mathrm{Vcc}=$ Max., $\mathrm{VI}^{\prime}=5.5 \mathrm{~V}^{(4)}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VcC}=$ Min., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| IODH | Output Drive Current | $\mathrm{Vcc}=\mathrm{Min}$., $\mathrm{Vo}=2.0 \mathrm{~V}$ |  | -35 | - | - | mA |
| IODL | Output Drive Current | $\mathrm{Vcc}=\mathrm{Min} ., \mathrm{VO}=2.0 \mathrm{~V}$ |  | 50 | - | - | mA |
| los | Short Circuit Current | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{Vo}=\mathrm{GND}^{(3)}$ |  | -60 | - | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \text { VCC }=\operatorname{Min} . \\ & V I N=V I H \text { or } V I L \end{aligned}$ | $1 \mathrm{OH}=-1 \mathrm{~mA}$ | 2.4 | 3.3 | - | V |
|  |  |  | $1 \mathrm{OH}=-12 \mathrm{~mA}$ | 2.0 | 3.2 | - | V |
| VOL | Output LOW Voltage |  | $\mathrm{lOL}=1 \mathrm{~mA}$ | - | 0.1 | 0.5 | V |
|  |  |  | $\mathrm{lOL}=12 \mathrm{~mA}$ | - | 0.35 | 0.8 | $V$ |
| VH | Input Hysteresis | $\mathrm{Vcc}=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| $\begin{aligned} & \mathrm{ICCH} \\ & \mathrm{ICCZ} \\ & \mathrm{ICCL} \\ & \hline \end{aligned}$ | Quiescent Power Supply Current | $\begin{aligned} & \text { VCC = Max. } \\ & \text { VIN = GND or VCC } \end{aligned}$ |  | - | 0.2 | 1.5 | mA |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V C C=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\triangle \mathrm{l}$ C | Quiescent Power Supply Current (Inputs TTL HIGH) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | - | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $\begin{aligned} & \mathrm{VCC}=\text { Max., Outputs Open } \\ & \mathrm{OE}=\mathrm{GND} \\ & \text { One Input Toggling } \\ & \mathrm{LE}=\text { Vcc } \\ & 50 \% \text { Duty Cycle } \end{aligned}$ | $\begin{aligned} & \text { VIN }=V C C \\ & V I N=G N D \end{aligned}$ | - | - | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=10 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{\mathrm{OE}}=\mathrm{GND}, \mathrm{LE}=\mathrm{VCC}$ One Bit Toggling | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | 4.0 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{ViN}=\mathrm{GND} \end{aligned}$ | - | - | 5.0 |  |
|  |  | Vcc = Max., Outputs Open $\mathrm{fi}_{\mathrm{i}}=2.5 \mathrm{MHz}, 50 \%$ Duty Cycle $\overline{O E}=\mathrm{GND}, \mathrm{LE}=\mathrm{VCC}$ <br> Eight Bits Toggling | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | - | $7.8{ }^{(5)}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{ViN}=3.4 \mathrm{~V} \\ & \mathrm{ViN}=\mathrm{GND} \end{aligned}$ | - | - | $17.8{ }^{(5)}$ |  |

NOTES:
2599 tbl 04

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient, and maximum loading.
3. Per TTL driven input $(\mathrm{V} \mathbb{N}=3.4 \mathrm{~V})$; all other inputs at VCC or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{Ic}=\mathrm{ICC}+\Delta \mathrm{ICCDHNT}+\mathrm{ICCD}(\mathrm{fcP} / 2+\mathrm{fiNi})$
Icc = Quiescent Current
$\Delta \mathrm{IcC}=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
$N T=$ Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{fc}=$ = Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{fi}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{f}_{\mathrm{i}}$
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ${ }^{(1)}$ | 54/74FBT2841A |  |  |  | 54/74FBT2841B |  |  |  | 54/74FBT2841C |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  | Com'l. |  | Mil. |  |  |
|  |  |  | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. | Min. ${ }^{(2)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Data (DI) to Output (YI) (LE = HIGH) | $\begin{aligned} & C_{L}=50 \mathrm{pF} \\ & R \mathrm{~L}=500 \Omega \end{aligned}$ | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ |  | $\begin{aligned} & \mathrm{CL}_{\mathrm{L}}=300 \mathrm{pF} \mathrm{~F}^{(3)} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| tsu | Data to LE Set-up Time | $C L=50 \mathrm{FF}$ | - | - | - | 一 | - | - | - | - | - | - | - | - | ns |
| th | Data to LE Hold Time | $\mathrm{RL}=500 \Omega$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Latch Enable (LE) to Yı | $\begin{aligned} & C L=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{CL}=300 \mathrm{pF}^{(3)} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| tw | LE Pulse Width HIGH/LOW | $\begin{aligned} & C L=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \mathrm{tPZL} \\ & \hline \end{aligned}$ | Output Enable Time $\overline{O E}$ to $\mathrm{Y}_{1}$ | $\begin{aligned} & C L=50 \mathrm{p} \\ & R \mathrm{~L}=500 \Omega \\ & \hline \end{aligned}$ | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| $\begin{aligned} & \hline \mathrm{tPZH} \\ & \mathrm{tPZL} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=300 \mathrm{pF} \mathrm{~F}^{(3)} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| $\begin{aligned} & \mathrm{tPHz} \\ & \mathrm{tPLZ} \\ & \hline \end{aligned}$ | Output Disable Time $\overline{O E}$ to Yi | $\begin{aligned} & C_{L}=5 p F^{(3)} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | - | - | - | - | - | - | - | - | - | - | - | - | ns |
| $\begin{aligned} & \mathrm{tPHz} \\ & \mathrm{tPLZ} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & C L=50 p F \\ & R L=500 \Omega \end{aligned}$ | - | - | - | - | - | - | - | - | - | - | - | - | ns |

## NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. These parameters are guaranteed, but not tested.

## TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR ALL OUTPUTS



## SET-UP, HOLD AND RELEASE TIMES



## PROPAGATION DELAY



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
$C L=$ Load capacitance: includes jig and probe capacitance.
Rt = Termination resistance: should be equal to Zout of the Pulse Generator.

## PULSE WIDTH



ENABLE AND DISABLE TIMES


NOTES
2599 drw 04

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; $\mathrm{tR} \leq 2.5 \mathrm{~ns}$.

## ORDERING INFORMATION



## APPLICATION AND TECHNICAL NOTES

## TABLE OF CONTENTS

APPLICATION AND TECHNICAL NOTES PAGE
Complex Logic Products Technical Notes
TN-02 Build a 20MIP Data Processing Unit ..... 7.1
TN-03 Using the IDT49C402A ALU ..... 7.2
Complex Logic Products Application Notes
AN-03 Trust Your Data with A High-Speed CMOS 6-, 32- or 64-Bit EDC ..... 7.3
AN-06 16-Bit CMOS Slices — New Building Blocks Maintain Microcode Compatibility Yet Increase Performance ..... 7.4
AN-17 FIR Filter Implementation Using FIFOs and MACs ..... 7.5
AN-24 Designing with the IDT49C460 and IDT39C60 Error Detection and Correction Units ..... 7.6
AN-32 Implementation of Digital Filters Using IDT7320, IDT7210, IDT7216 ..... 7.7
AN-35 Address Generator in Matrix Unit Operation Engine ..... 7.8
AN-37 Designing High-Performance Systems Using the IDT PaletteDAC™ ..... 7.9
AN-63 Using the IDT75C457's PaletteDAC™ in True Color and Monochrome Graphics Applications ..... 7.10
AN-64 Protecting Your Data with IDT's 49C465 32-Bit Flow-thruEDC ${ }^{\text {TM }}$ Unit ..... 7 .11
AN-65 Using IDT73200 or IDT73210 as Read and Write Buffers with R3000 ..... 7.12
Standard Logic Application Notes ..... 7.13
AN-47 Simultaneous Switching Noise ..... 7.14
AN-48 Using High-Speed Logic ..... 7 .15
AN-49 Characteristics of PCB Traces ..... 7.16
AN-50 Series Termination ..... 7.17
AN-51 Power Dissipation in Clock Drivers ..... 7.18
AN-52 FCT Output Structures and Characteristics ..... 7.19
AN-53 Power-Down Operation ..... 7.20
AN-54 FCT-T Logic Family ..... 7.21
Standard Logic Technical Bulletins ..... 7.22

$$
\text { BUILD A } 20 \text { MIP DATA }
$$

TECHNICAL
NOTE
TN-02

## INTRODUCTION

With the latest generation of CMOS devices from IDT, it is now possible for a user to design a data processing unit that will operate at 20 million instructions per second. The devices that make this possible are in the MICROSLICE ${ }^{\text {тм }}$ family which provides such VLSI building blocks as sequencers and ALUs, a new generation of CMOS RAM devices which support 15 ns access times, and a memory interface family called FCT which is $20-50 \%$ faster than the equivalent functions in Fairchild FAST™. Putting these devices together, the designer can construct a microprogrammed machine which has a system clock speed of 20 MHz . These microprogram designs can be used in a variety of application areas where high-speed processing and control sequences are required. Such application areas include dedicated graphics engines, digital signal processing, I/O controls for disk and tape, medical imaging, process control and special purpose computers.

## BALANCED PATHS

Formaximumperformance and highest return on hardware investment, all critical paths should be as well-balanced as possible. Figure 1 shows a simplified block diagram of the basic structure of a microprogrammed machine. Microprogrammed machines are composed of static RAM, registers, latches and combinational logic. There are no dynamic elements involved. In the block diagram, there are three main elements: next state generator, current state register, and data processing element. The next state generator takes the current state information and generates the next state to be executed. The next state is stored into a current state register by the system clock on each clock cycle. Out of the current state register flow all control lines to the rest of the system. These control lines must control the next state generation as well as the data processing elements. The data processing elements might include such devices as fixed and floating point ALUs, registerfiles and I/O devices. These data processing elements can generate status information which also may be fed back into the next state generator such that the next state is determined by a combination of current state and the current status.


2582 drw 01

Figure 1. Simplified Block Diagram of a Microprogrammed Machine

[^23]Most designs generally have two critical paths. One path incorporates the time delay from the current state register clocked by the system clock, through the next state generator, and a set up into the current state register. This is called the control path (Path B in Figure 2). The other path generally involved is from the system clock, through the current state output which controls the data processing elements which generate status which, in turn affects the next state selected. This is called the data path (Path A in Figure 2). In order to break up the data path delay, the status can be put in a register rather than directly into the next state generator. For the highest performance designs, a status register is used. Therefore, whenoptimizing a microprogrammed design, these two paths must be taken into consideration and balanced for maximum performance.

## CONTROL PATH

The control path can be designed using the IDT49C410A as the heart of the next state generation mechanism. Figure 2 shows the block diagram of a data processing unit using IDT devices. The IDT49C410A is used to generate the next address which is put into a RAM referred to as a writable control store (WCS). Out of the WCS comes the next instruction to be executed. This is stored in a register built of IDT74FCT374A octal registers. This is the current state register and is often referred to as the pipeline register. The pipeline register can be viewed as containing several control fields - one control field for the IDT49C410A, another for the data processing elements, as well as additional fields for control of other elements in the system.

The field which controls the IDT49C410A contains instructions for the IDT49C410A, as well as bits to control a multiplexer which selects status bits from a current status register. The particular status bit which is selected out of the status register is used in combination with the instruction of the IDT49C410A to generate the next address. This latter path is the critical path. In the block diagram, the critical path in the control half is labeled as path B . All cycles start out with a system clock which generates a new instruction in $6.5 \mathrm{~ns}^{(1)}$ using the IDT74FCT374A. This current instruction then controls the status mux which can be constructed of a 74F151 using the $Z$ bar output, which is the fastest output of the mux. The propagation delay is 9 ns . The condition code input on the IDT49C410A will then be combined together with the instruction input and generate a new microprogram address in 16 ns . This new address can then be used to access the next
microprogram instruction in 15 ns using the IDT6167A-15 static RAMs. At this point in the cycle, the microprogram instruction must be placed in the pipeline register with a 2.5 ns set-up time. The total control loop then is 49 ns , thus accommodating 20 MHz operation in the control path.

## THE DATA PATH

The other critical path in the data processing unit is the data path which includes elements for processing data. The data may, for example, be data coming off a disk controller, graphics information or DSP data, just to name a few possibilities. Shown in the block diagram is an IDT49C402A which is a 16-bit cascadable binary ALU with $64 \times 16$ register file. The critical path starts with the system clock which generates a new instruction at the output of the pipeline register in 6.5 ns . The field in the pipeline register is then fed into an IDT49C402A. This instruction controls the operation of the ALU unit, as well as providing addresses to select operands out of the internal 64 word register file. As a consequence of the data coming out of the register file into the ALU and the ALU instruction inputs, a result is generated. The ALU result can be brought out on the $Y$-bus or stored back into the register file. Status flags which correspond to Zero, Sign and Overflow are also output. The instruction and $A / B$ addresses delay to status flags and $Y$ output is 37 ns . The status flags require a 2.5 ns set-up time into the status register. Therefore, this path totals 45 ns (labeled Path A) and matches the control path fairly well.

## CONCLUSION

It can be seen that, by using the latest in CMOS devices from IDT, the designer is capable of creating a machine that can execute 20 million instructions per second. This type of performance is almost twice that achievable a year ago using the 2900 family and corresponding devices. With the previous devices, the typical control path required 100 ns to execute and the data path typically took 80 ns to execute. This was using the fastest available devices implemented in bipolar TTL interface-type technology. Not only are the CMOS devices from IDT extremely fast, they also consume a minimum of power - 75 mA for the IDT49C410A and 125 mA for the IDT49C402A. Each of the IDT74FCT374s typically consume 10 mA . Therefore, it is not unreasonable to expect the designer to achieve a design which consumes about 1 watt for the ALU and sequencer shown in the simplified block diagram in Figure 2.

## NOTE:

1. Times given are worst case maximum over commercial range.


by Michael J. Miller
The MICROSLICE ${ }^{\text {TM }}$ family consists of high-performance VLSI building blocks that provide such functions as ALUs, sequencers for building complex finite state machines, register files and support devices. The IDT49C402A is a member of this MICROSLICE family and is the first in a series of 16-bit

ALUs from IDT. This high-speed ALU (shown in Figure 1) is capable of supporting 20 MHz operations. This phenomenal speed is a result of $\mathrm{CEMOS}^{\mathrm{m}}$, a single-poly double-metal structure using 1.2 micron gate lengths designed for highperformance and high-reliability.


2583 drw 01
Figure 1. Block Diagram of the IDT49C402A

## APPLICATIONS

The IDT49C402A can be thought of as a VLSI building block. This building block has a register file, an ALU and an accumulator. Since the IDT49C402A is designed out of static random logic, this device may be used in many different places. It can be used as a data path element in a general purpose computer or as an address generator to generate complex addresses for accessing data structures and linked lists. It might also be used as a complex accumulator with an ALU on its input to achieve sophisticated counter-type operations where constants may be in the register file in order CORDIC-type algorithms. Put simply, the IDT49C402A can be thought of and used as a very high-performance 16 -bit version of the widely used 4 -bit 7400 family $(74181,251,381)$ ALUs.

## FUNCTIONAL DESCRIPTION

The IDT49C402A is a high-speed, fully cascadable 16 -bit CMOS ALU slice with 64-by-16-bit register file. It combines the standard functions of four 2901s (4-bit ALU) and a 2902 (carry lookahead) with additional control features aimed at enhancing the performance of bit-slice microprocessor designs.

Based on the normal control functions associated with a standard 2901 bit-slice operation, the IDT49C402A includes twice the destination codes. Its standard functions (Figures 2 and 3) include a 3 -bit instruction field which controls the source operand select of the ALU ( $10,11,12$ ), a 3 -bit instruction field used to control the 8 possible functions of the ALU $(13,14$, 15 ), and a 3 -bit instruction field ( $16,17,18$ ) for selecting the standard 8 destination control functions supported by the 2901. A tenth microinstruction input, is, offers 8 additional

## FUNCTION CONTROL

| Mnemonic | Microcode |  |  |  | ALU <br> Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | I5 | 14 | 13 | Octal Code |  |
| ADD | L | L | L | 0 | R Plus S |
| SUBR | L | L | H | 1 | S Minus R |
| SUBS | L | H | L | 2 | $R$ Minus $S$ |
| OR | L | H | H | 3 | RORS |
| AND | H | L | L | 4 | R AND S |
| NOTRS | H | L | H | 5 | $\overline{\mathrm{R}}$ AND S |
| EXOR | H | H. | L | 6 | REX-OR S |
| EXNOR | H | H | H | 7. | REX-NORS |

destination control functions. This 19 input, in conjunction with I6 through l8, allows many new functions to take place - like shifting of the $Q$ register up and down independently, as well as loading the RAM or $Q$ registers directly from the $D$ inputs without going through the ALU. By tying the I9 instruction input high, the Is through 16 instruction lines exhibit the destination codes found in the 2901. With the 19 line low, the new additional functions of the IDT49C402A can be accessed.

## EXTRA DATA PATHS

The IDT49C402A, while using the same basic 2901-type architecture, incorporates a new data path aimed at increasing system parallelism. This data path goes directly from the $D$ inputs into the register file and $Q$ register. Normally, the loading of the register file and the $Q$ register in the 2901 requires that the ALU work as a pass function in order to route the direct data input path through the ALU and then store the results in the register file or Q register. With the new data path, the data can be put directly into the register file in parallel with other ALU operations. For example, in one cycle the DFF destination instruction allows the A output port of the register file and the Q register to be combined together in the ALU with the results being stored into the $Q$ register, while new data is brought into the registerfile and stored at the address selected by the B address port. One of the more sophisticated destination functions available in the IDT49C402A is DFA. This allows the RAM to be loaded directly from the $D$ inputs, the Q register to receive the results of the ALU and the Youtput bus to output data directly from the RAM. This extra data path allows full, complete utilization of all three major buses inside the IDT49C402A.

## SOURCE CONTROL

|  |  |  |  |  |  | Microcode |  |  | ALU Source <br> Operands |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | l2 | l1 | lo | Octal |  |  |  |  |  |  |
|  | R | S |  |  |  |  |  |  |  |  |
| AQ | L | L | L | 0 | A | Q |  |  |  |  |
| AB | L | L | H | 1 | A | B |  |  |  |  |
| ZQ | L | H | L | 2 | 0 | Q |  |  |  |  |
| ZB | L | H | H | 3 | 0 | B |  |  |  |  |
| ZA | H | L | L | 4 | 0 | A |  |  |  |  |
| DA | H | L | H | 5 | D | A |  |  |  |  |
| DQ | H | H | L | 6 | D | Q |  |  |  |  |
| DZ | H | H | H | 7 | D | 0 |  |  |  |  |

Figure 2. Function and Source Codes

ALU DESTINATION CONTROL

| Mnemonic | Microcode |  |  |  |  | Data to be Stored in RAM at B Address | Data to be Stored In Q Register | Y Output | Original 2901 <br> Functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 19 | Is | 17 | 16 | Hex Code |  |  |  |  |
| OREG | H | L | L | L | 8 | - | F | F |  |
| NOP | H | L | L | H | 9 | - | - | F |  |
| RAMA | H | L | H | L | A | F | - | A |  |
| RAMF | H | L | H | H | B | F | - | F |  |
| RAMQD | H | H | L | L | C | F/2 | Q/2 | F |  |
| RAMD | H | H | L | H | D | F/2 | - | F |  |
| RAMQU | H | H | H | L | E | 2F | 2Q | F |  |
| RAMU | H | H | H | H | F | 2 F | - | F |  |
| DFF | L | L | L | L | 0 | D | F | F | New Added |
| DFA | L | L | L | H | 1 | D | F | A | IDT49C402 |
| FDF | L | L | H | L | 2 | F | D | F | Functions |
| FDA | L | L | H | H | 3 | F | D | A |  |
| XQDF | L | H | L | L | 4 | - | Q/2 | F |  |
| DXF | L | H | L | H | 5 | D | - | F |  |
| XQUF | L | H | H | L | 6 | - | 2Q | F |  |
| XDF | L | H | H | H | 7 | - | D | F |  |

2583 tol 03
Figure 3. Destination Codes

## REGISTER FILE

The register file in the IDT49C402A is 64 addressable locations, each 16 bits wide. Being four times larger than most other 16-bit slices, this increased data space provides a larger cache of data which minimizes the traffic to bring in data from the outside world into the register file. From another perspective, the register file also can be viewed as 4 banks of 16 location register files. By using 2 of the address lines, a register file may be bank-selected, thus allowing the programmer to have 4 virtual 2901 s operating inside the IDT49C402A. This enables the user to perform multi-tasking microcode. On each clock cycle a new task may be selected, thus having the minimal overhead for context switches.

## INCREASED PERFORMANCE

The critical path through the IDT49C402A is the address and instruction lines to the $Y$ output and status flags ( ABI to Y/Flags). For the A version of the IDT49C402 this is 37 ns , the time required for the address input lines to select operands out of the RAM register file and be output as data. This allows the user to construct a data path well under 50 ns . This would include the pipeline register instruction time with a clock-to-Q
of 6.5 ns (utilizing the IDT74FCT374A) and a set-up time of data and status ( 37 ns ) from the IDT49C402A into a status register with a set-up time of 2.5 ns.

## 32-BIT APPLICATIONS

High-speed operation for most 32-bit applications is easily obtainable when using the IDT49C402A. In order to build a 32-bit ALU, two IDT49C402As can be cascaded by connecting the carryout of the ALU of one device into the carry-in of the next device (see Figure 4). In this 32-bit design the critical path is through the ABI to carryout $(\mathrm{C}+16)$, which is 34 ns , and then through the carryin ( $C n$ ) of the most significant device as a setup to the clock, which is 32 ns . Using IDT's new FCT/A logic family, a cycle time of 75 ns can be constructed.

## CONCLUSION

The IDT49C402A can be used in a multitude of applications which previously incorporated discrete 2901s. Upgrading to this high-performance device allows the user to operate at a 20 MHz level while reducing board space and overall power. It exemplifies its overall flexibility as a VLSI building block wherever an ALU function with register files is used.


2583 Dw 02

Figure 4. 32-Bit contiguration showing critical delay path


Integrated Device Technology, Inc.

TRUST YOUR DATA WITH
A HIGH-SPEED CMOS 16-, 32-, OR 64-BIT EDC

By Suneel Rajpal and John R. Mick

## INTRODUCTION

As a computer-science corollary to Parkinson's First Law, "Work expands to fill the time available," it is observably always true that "Computer software expands to fill the memory available." There is an insatiable demand for higher speed and denser memory, be it dynamic RAM or static RAM. However, there are reliability considerations that have to be made in large memory systems that must always provide correct data. This article deals with methods of enhancing data integrity and system performance by using Error Detection and Correction (EDC) logic circuits.

## TYPES AND SOURCE OF ERROR

In memory systems, two types of errors can occur - hard errors or soft errors. A hard error is a permanent error and it occurs when a memory location is stuck-at-one or stuck-atzero. A soft error is temporary, random and correctable. As these errors are non-recurring and non-destructive they can be corrected using EDC logic.

Hard errors are caused by factors such as interconnect failures, internal shorts and open leads. Soft errors can be caused by system noise, power surges, pattern sensitivity and alpha particle radiation. The charge of an alpha particle can become comparable to the charge on memory cells as geometries shrink. This implies that susceptibility to alpha particle radiation is likely to increase as memory densities increase; however, memory manufacturers try to reduce or eliminate the problem by design or packaging techniques.

In spite of that there is a probability of failure or error, especially where large systems are concerned. A graph that shows the trend of error rate versus chip density for dynamic RAMs is presented in Figure 1. One can calculate the Mean Time Between Failures (MTBF) for a DRAM system quite easily based on such data from a DRAM manufacturer.

A common method to examine data integrity is to incorporate parity. In a simple case of a three bit number and one parity bit, the following relationship exists as shown in Table 1.

TABLE 1.

| DATA | ODD PARITY |
| :---: | :---: |
| 000 | 1 |
| 001 | 0 |
| 010 | 0 |
| 011 | 1 |
| 100 | 0 |
| 101 | 1 |
| 110 | 1 |
| 111 | 0 |

- SOFT ERRORS DUE TO ALPHA PARTICLES ONLY - HARD ERRORS


DENSITY BITS/CHIP 2587 drw ol
Figure 1. Typical Error Rates
The odd parity is generated by an exclusive-NOR operation of the data bits. An error can be identified by taking the entire word and the parity bit, called a code, and performing an exclusive-OR operation. If the exclusive-OR result was a one, it indicates that the data was probably correct and the combination of the data and parity bits represent a valid code; "probably" is mentioned, and will be explained in the following lines. However, if the exclusive-OR result was a zero, then it can only be identified that an error occurred and the combination of the data and parity bits represent an invalid code.

Another interesting aspect of Table 1 is the fact that to go from one valid code, say 0001 to another valid code 0100, at least two bits have to change. This is called a distance of two. If only one bit changed on the code, it could be used to identify an error, but it could not point to the correct valid code. For example, if an invalid code of 0011 is seen, it lies between 0001 and 0010 and it is not possible to tell if the last data bit is in error or the parity bit is in error. Now, back to the mention of the word "probably." If two bits in the data changed erroneously, the parity tree performing the exclusive-OR would not be able to catch that kind of an error. Detection codes using parity are therefore limited and useful only in detecting one bit in error (or any number of odd errors), and they cannot provide any correction. Unfortunately, they cannot detect two errors (or any even number of errors).

The detection capability of the codes with different distances are shown in Figure 2. An invalid code that occurs in the distance of two cannot tell which bit was erring as outlined in the previous paragraph. Codes that keep a distance of three (or at least 3 bits have to change to go from



DISTANCE OF THREE - DETECTS AND CORRECTS SINGLE BIT ERRORS

DISTANCE OF FOUR

- DETECTS AND CORRECTS SINGLE BIT ERRORS - DETECTS DOUBLE BIT ERROS

2587 drw 02
Figure 2. Codes of Various Distances and Their Effectiveness
one valid code to another) can detect single bit errors and also correct them. However, codes with a distance of three cannot detect two failing bits. As shown in the distance of three example, if a two-bit error occurs, it would be identified as if one bit failed. An invalid code associates detection/ correction with the valid code adjacent to it rather than the other valid code that is a distance of two from it. Codes of a distance of four can detect all single-bit errors, detect all double-bit errors and also correct all single-bit errors. Doublebit errors are equidistant from two valid codes as shown by the central invalid code in Figure 2. The Single Error Correction and Double Error Detection (SECDED) capability is highly desirable for data integrity in high-reliability computer systems.

## EDC ICs TO THE RESCUE

Codes with a distance of four are used in the IDT39C60/ IDT49C460 Error Detection and Correction ICs. The overhead in the EDC implementation is additional check bits to the words in memory. For example, 6 bits are needed for

16-bit data, 7 bits for 32-bit data, and 8 bits for 64 -bit data to generate a distance of four. The code formed is a catenation of the word bits and the check bits and, as in the parity case, the code can be valid or invalid. The valid codes are a distance of four apart from the next valid code. Valid codes are implemented by generating check bits based on the data word and writing the check bits with the data bits to the memory. On reading the data and check bits from memory, a possibly valid or invalid code could have been read. The determination of whether the code was valid or not is done by regenerating check bits using the data bits; these are compared (ex-ORed) to the check bits that were read and the result is syndrome bits. These syndrome bits are indicative of an error-free situation, or a single or double-bit error, and are used to determine validity of a code, and also to point to single-bit errors and identify the occurrence of two or more bits in error.

As an example, let us write (FFFF)H as the data word. The corresponding check bits that will be written in the memory are 001100 and can be computed using Table 2 which is based on a modified Hamming code. On reading back, if the data was FFFE and the data in position 15 had erroneously flipped from a " 1 " to a " 0 ," the regenerated check bits would be 000111 (based on FFFE). The syndrome bits are the ex-OR of the two sets of check bits and are 001011. Referring to Table 3, a syndrome of 001011 indicates bit 15 is in error and has to be flipped.

The internal hardware of the IDT39C60 16-bit EDC, shown in Figure 3A, consists of ex-OR trees that can generate check bits and syndromes and also contains hardware to correct data. In addition, two or four IDT39C60s and some SSI, MSI can be connected to form 32-bit or 64-bit EDC systems. The IDT39C60 is a functional and pin-compatible replacement of the 16-bit 2960, and runs at a quarter of the power. Faster versions, such as IDT39C60-1 and the IDT39C60A (the IDT39C60-1 replaces the Am2960-1 and the IDT39C60A is the fastest 16-bit EDC available), demonstrates that CMOS circuits can not only run cooler than their equivalent bipolar circuits, but also run faster with higher output drive.

The architecture of a 32-bit EDC, the IDT49C460, is shown in Figure 3B. The IDT49C460 provides efficient means of generating check bits, calculating syndrome bits and

TABLE 2: 16 -BIT MODIFIED HAMMING CODE CHECK BIT GENERATION ${ }^{(1)}$

| GENERATED CHECK BITS | PARITY | PARTICIPATING DATA BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| CX | Even (XOR) |  | X | X | X |  | X |  |  | X | X |  | X |  |  | X |  |
| CO | Even (XOR) | X | X | X |  | X |  | X |  | X |  | X |  | X |  |  |  |
| C1 | Odd (XNOR) | X |  |  | X | X |  |  | X |  | X | X |  |  | X |  | X |
| C2 | Odd (XNOR) | X | X |  |  |  | X | X | X |  |  |  | X | X | X |  |  |
| C4 | Even (XOR) |  |  | X | X | X | X | X | X |  |  |  |  |  |  | X | $X$ |
| C8 | Even (XOR) |  |  |  |  |  |  |  |  | X | X | X | X | X | X | X | X |

NOTE:
The check bit is generated as either an XOR or XNOR of the eight data bits noted by an "X" in the table.

## TABLE 3:

SYNDROME DECODE TO ERROR LOCATION/ TYPE

| SYNDROME BITS |  |  | $\begin{aligned} & \mathrm{S} 8 \\ & \mathrm{~S} 4 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | 0 | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | So | S1 |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 |  | * | C8 | C4 | T | C2 | T | T | M |
| 0 | 0 | 1 |  | C1 | T | T | 15 | T | 13 | 7 | T |
| 0 | 1 | 0 |  | C0 | T | T | M | T | 12 | 6 | T |
| 0 | 1 | 1 |  | T | 10 | 4 | T | 0 | T | T | M |
| 1 | 0 | 0 |  | CX | T | T | 14 | T | 11 | 5 | T |
| 1 | 0 | 1 |  | T | 9 | 3 | T | M | T | T | M |
| 1 | 1 | 0 |  | T | 8 | 2 | T | 1 | T | T | M |
| 1 | 1 | 1 |  | M | T | T | M | T | M | M | T |

## NOTES:

2587 drw 03

* = No errors detected

Number = Number of the single bit-in-error
T = Two errors detected
$M=$ Three or more errors detected
correcting data bits on a 32-bit data path. In addition, diagnostic capability is provided to verify data operations in the memory system and verify that the EDC IC is functional too.

Figures 4A and 4B show the dataflow for the generate and error detect/correct operations in the IDT49C460. In Figure 4A, check bits based on input data are generated by the EDC and are written to the check-bit memory along with the data. In Figure 4B, the data and check bits are read from the memory. Based on their values the syndrome bits are generated inside the IDT49C460. If the EDC is in the correct mode, any single-bit error is corrected and the corrected data is placed in the output data latch. The syndrome bits are also available if error logging is done.

Another necessary operation that is required is byte handling. When the memory is organized as a 32-bit word and an 8 -bit update is being performed, it requires a 2 -step operation. The first step is to read the 32 -bit data and check bits, and correct any erroneous single bit failure. The second step is to write the new byte with the unmodified bytes back to the system memory. The check bits corresponding to the newly formed 32-bit word are generated and also written to the memory. This operation is supported by having four separate output byte enables in the IDT49C460. The twostep process is shown in Figures 5A and 5B.


Figure 3A. The IDT39C60/-1/A 16-Bit EDC Architecture


Figure 3B. The IDT49C60/A 32-Bit EDC Architecture


Figure 4A. Check Bit Generation in the 1DT49C460


Figure 4B. Error Detection and Correction in the IDT49C460


Figure 5A. Byte-Write Operation; Step 1. Read 32-Bit Word and Correct Any Single-Bit Error

The IDT49C460 is expandable to 64 -bit wordlengths as shown in Figure 6A. The external buffer may not be required if the path from the memory already has a three-state buffer in its output stage or externally in the data path to the EDC. Figure 6B shows a 2-step operation when an error detection and correction occurs in bit $32-63$ of the 64 -bit word. The IC on the first level, with code ID=10, receives the data bits 0-31 and the entire check bits. In the example shown, bit 63 has erroneously flipped from a " 1 " to a " 0 ". The partial syndrome bits are passed from the first device to the second. (The actual syndrome bits are generated from a table not shown in this article but are in the IDT49C460 data sheet.) The check input latch of the second device is open, due to its


Figure 5B. Byte-Write Operation; Step 2. Newly Generated Check Bits Corresponding to Bytes A, B, E, and D Are Written to Memory Along With Bytes A, B, E, and D
code $I D=11$, and the partial syndrome bits are combined with the data bits to generate the final syndrome bits. The final syndrome bits indicate that bit 63 is in error and it is inverted to produce a correct result. The final syndrome bits are also sent back to the first device, but the resulting syndrome does not alter any data bits in the first device. Therefore, the error correction is a 2 -step process. In Figure 6C, an error occurs in bits 0-31. In this case, the partial syndrome is sent to the second device. The second device generates the final syndrome and sends it back to the first device. Finally the erroneous bit is flipped over. In this case, a 3-step operation takes place.


Figure 6A. The IDT49C460 in a 64-Bit Configuration

| DATA | CHECK |  |
| :---: | :--- | :--- |
| FFFFFFFFFFFFFFFFF | 30 | WRITE |
| FFFFFFFFFFFFFFFFE | $30 \quad$ READ |  |
| CODE $=10$ FFFFFFFF (BITS 0-31) | 30 (INPUT CHECK BITS) |  |
| CODE $=11$ FFFFFFFE (BITS 32-63) | 00 (PARTIAL SYNDROME) |  |
|  | FFFFFFFFF (CORRECTED 32-63) | AE (FINAL SYNDROME) |
| CODE $=10$ FFFFFFFFF (UNCHANGED 0-31) |  |  |

2587 drw 10
Figure 6B. Error Correction on a 64-Bit Word, When Error is in Bits 32-63

DATA

FFFFFFFFFFFFFFFF FFFFFFFFEFFFFFFFF

CODE $=10$ FFFFFFFFE (BITS 0-31)

CODE $=11$ FFFFFFFF (BITS 32-63)
FFFFFFFFF (BITS 32-63)
CODE $=10$ FFFFFFFF (CORRECTED 0-31) 2 (FINAL SYNDROME) - STEP 2 2587 drw 11

Figure 6C. Error Correction on a 64-Bit Word, with Error in Bits 0-31

## HOW THE IDT49C460 FITS IN A SYSTEM

By virtue of their function, EDC ICs tie in closely with system memory architectures. Figure 7 shows a host that generates addresses and accesses a memory system. The memory contains memory elements, error detection logic and interface circuits. These are needed to start a memory cycle, to send/receive data on the system bus, and to inform the host that it has completed the memory operation.

One may use EDC for dynamic RAM memories or static RAM memories. Figures 8 A and 8 B show general configurations for DRAM arrays. Normally, in DRAM systems, separate pins exist for the DATAOUT and DATAIN. Therefore, IDTFCT244s can be used to provide an isolation between the DATA port of the EDC and the DATAOUT from the RAM. This isolation may be required after a read operation, and the EDC provides corrected data to the system and the DRAM. Another buffer is needed between the DATA port of the EDC and the system data bus to allow the corrected data to be placed on the system bus. The DRAM controller can be implemented using standard off-the-shelf products. An
important operation that has to be supported is byte or word handling. The IDT49C460 EDC configuration shown in Figure 8A has four individual byte enable controls going to the IDTFCT244s and their complements to the IDT49C460. The IDT39C60 shown in Figure 8B has two individual byte controls to the IDTFCT244s and their complements going to the IDT39C60.


Figure 7. Typical High-Reliability Memory System


Figure 8A EDC Logic in 32-Bit DRAM-Based Memory Systems


Figure 8B. EDC Logic in 16-Bit DRAM-Based Memory Systems

In static RAM systems, as shown in Figure 9, there is no need for dynamic memory array controller; however, bidirectional buffers are required on the ports of the static RAMs as RAMs have common I/O lines for data. If the SRAMs had separate $1 / O$ pins for the data, the buffer configuration of the DRAM array could be used.

The timing controller, common to both DRAM and SRAM systems, controls the buffer and the EDC ICs. This is an interesting task to the memory system designer, as a choice of EDC architectures are available.

## BUS-WATCH AND FLOW-THROUGH EDC ARCHITECTURES

The architecture of the EDC ICs can be categorized as Bus-Watch and Flow-Through as shown in Figure 10. In a bus-watch architecture, there is only one bus to handle the data and one set of pins that handle incoming data from the memory, corrected data from the EDC, and incoming data
from the system to be writen to the memory. The IDT39C60 and IDT49C460 are based on a bus-watch architecture. In a flow-through architecture, such as Intel's 8206, there are two ports that handle data movement. The WDIN/DOUT handle incoming data from the system, so that the EDC can generate check bits. The second function of the WDin/Dout is to supply the corrected data to the system and the memory. The second set of pins, Din, only handles incoming data from the RAM. These architectures lend themselves to "Check Only" and "Correct Always" configurations.

The "Check Only" method is used in high-performance systems. The memory system always sends data directly to the host when a read is requested. In the event a single bit error occurs, one approach is that the read cycle is delayed and a correction is performed. The corrected data is sent to the host and written into the memory. In this case, the timing control circuit would disable the Memory Data Out Buffer (the IDTFCT244 for the DRAM case and the IDTFCT245 for the


Figure 9. EDC Logic in 16-, 32-, 64bBit Static RAM-Based Systems


2587 drw 16
Figure 10. Architecture of Bus Watch and Flow-Through EDC Logic
static RAM case) and put corrected data from the EDC IC onto the system data bus, also writing the corrected data back into the memory array. For the "Check Only" method, the DATA TO ERR parameter is of key concern to designers as this can be used to generate the DTACK, READY or BERR signals to the host.

The other option is that a "Correct Always" method is used. In this case, the EDC always corrects data (regardless of the fact that it may be error-free), sends it on the system data bus and writes it back to the memory. In this case, the cycle time for the data read includes the "DATAIN TO CORRECTED DATAOUT" parameter for the EDC. The IDT49C460 and the IDT39C60 provide the fastest timings for the "DATAIN TO ERR" and "DATAIN TO CORRECTED DATAOUT" parameters when compared to other currently available 32 -bit and 16-bit EDCs. This was made possible by using IDT's CEMOS™ $\| 1.2 \mu$ process.

The IDT49C460A dissipates only 95 mA and the IDT39C60A dissipates only 85 mA over the commercial temperature range. The quiescent power consumption is only 5 mA for the IDT49C460A and the IDT39C60A.

The delay for the DATAIN TO ERR is only 30 ns for the stand-alone 32-bit IDT49C460A (worst case commercial) and is 46 ns for the 64 -bit for the cascaded case. The delay for the DATAIN TO CORRECTED DATAOUT is only 36 ns for the stand-alone case and 63ns for the 64-bit cascaded case. These parameters are very important when considering EDC ICs discussed further in a later section. They are, however, shown in Tables 4 and 5 for the 16-bit IDT39C60 and 32-bit IDT49C460, respectively.

TABLE 4:
KEY PARAMETERS FOR THE
IDT39C60/-1/A FOR COMMERCIAL RANGE

| CONDITIONS | IDT39C60 | IDT39C60-1 | IDT39C60A |
| :--- | :---: | :---: | :---: |
| DATAIN to $\overline{\mathrm{ERR}}$ | 32 ns | 25 ns | 20 ns |
| DATAIN to <br> Corrected DATAOuT | 65 ns | 52 ns | 30 ns |

TABLE 5:

## KEY PARAMETERS FOR THE IDT49C460/A FOR COMMERCIAL RANGE

| CONDITIONS | IDT49C460 | IDT49C460A | 2IDT49C460As <br> FOR <br> 64-BIT EDC |
| :--- | :---: | :---: | :---: |
| DATAIN to ERR | 40 ns | 30 ns | 46 ns |
| DATAIN to <br> Corrected DATAOUT | 49 ns | 36 ns | 63 ns |

The acid test is how a flow-through architecture compares in performance to a bus-watch architecture in the "Check Only" mode and the "Correct Always" mode. In Figure 11, a flow-through EDC device is connected to a DRAM array system for the IDTFCT244 buffer to the system bus directly and simultaneously to the EDC device. Within the DATAIN TO ERR of the device, it is determined if a single-bit error occurred and, if so, a timing controller would disable the IDTFCT244 and allow corrected data to be sent on the system bus via the IDTFCT245.

A bus-watch EDC in a "Check Only" configuration is shown in Figure 12. The data path from the DRAM to the EDC goes through one IDTFCT244 delay and is identical to the flowthrough case. After that the DATAIN TO ERR delay determines whether or not the cycle would be stretched. The data from the DRAM goes through an IDTFCT244 buffer and an IDTFCT245 buffer in the bus-watch case. One emerging fact is that the time it takes to make a decision to stretch a memory cycle is the same for the bus-watch and flow-through EDC parts and is determined by the DATAIN TO ERR of the respective devices.

In the flow-through "Correct Always" configuration, as shown in Figure 13, data has to always pass through the EDC and any IDTFCT245 and on to the system bus. In the case of bus-watch ICs, data from the DRAM goes through an IDTFCT244, in and out the EDC device and through an IDTFCT245 as shown in Figure 12. A bus switch has to take place every cycle as memory data comes into the EDC, is corrected and then transferred to the system bus. In a practical design this bus switch may be the longest delay path for "Correct Always". However, if just the specification is being reviewed, the flow-through path is shorter by an IDTFCT244 delay. A specification comparison is that the "DATAIN TO CORRECTED DATAOUT" delay of a flow-through EDC part should be compared to the "DATAIN TO CORRECTED DATAOUT" delay of the IDT49C460/A, plus an external 7ns buffer delay (for the IDTFCT244). However, in an actual system, such as the one in Figure 8A, a "bus-switch" has to take place, as explained below.

In a DRAM system that has a bus-watch EDC, a sequence of events has to be created by the timing controller that was shown in Figure 8A. The timings that the controller generates are shown in Figure 14. The example being considered is "Correct Always." The RAS, CAS, WE signals have to be generated to read data from the DRAM. The read takes place before state 7, and the read data is latched in the DATAIN latch of the EDC. It is then corrected and the corrected data can be latched in the DATAOUT latch. The data correction can take place between states 7 and 10. Any time after state 10, the EDC can place the corrected data on the bus. The bus that was loading the data in the EDC has to be turned around as the EDC is going to send corrected data


Figure 11. The "Check Only" Configuration for Flow-Through EDC ICs


Figure 12. The Bus-Watch EDC in
"Check Only" or "Correct Always" Configurations


Figure 13. A Flow-Through EDC in "Correct Always" Mode


NOTE:

1. A BUS-SWITCH TAKES PLACE BETWEEN STATES 6 AND 10.

Figure 14. Timing Diagram for Correct Always in Figure 7A
to the host. The EDC also writes back the corrected data and the newly generated check bits to the memory. The memory buffers shown in Figure 8A are three-stated, as the $\overline{O E}$ MEM BUFF are high from state 7 onwards and the EDC would be enabling data on the bus. The timing diagram in Figure 14 explains a typical case and users will have to customize it based on their memory speeds and the time the system has for receiving valid data.

Other factors that may be a consideration are package count and board space. The number of packages used in flow-through and bus-watch implementations are the same for "Check Only" configurations. In "Correct Always" configurations the bus-watch implementation requires four more IDTFCT244s than the flow-through implementation. Flow-through ICs have more pins and therefore leave a
larger footprint on the PC. However, in terms of board space, since the footprint of the flow-through EDC is larger than the bus-watch, the bus-watch approach takes less space for "Check Only" configurations and there is a tie for the "Correct Always" configuration.

## SUMMARY

This article has covered reliability issues in memory systems and solutions using EDC devices. In considering EDC devices, two parameters are critical: the "DATAIN TO ERR" and the "DATAIN TO CORRECTED DATAOUT". At Integrated Device Technology, we have optimized these two parameters and produce ultra fast, TTL-compatible CMOS Error Detection and Correction devices for high performance 16 -, 32 - and 64-bit systems.

Integrated Device Technology, Inc.

## 16-BIT CMOS SLICES-NEW BUILDING BLOCKS MAINTAIN MICROCODE COMPATIBILTY YET INCREASE PERFORMANCE

APPLICATION
NOTE
AN-06
by Michael J. Miller

## INTRODUCTION

The electronics industry has been an evolutionary succession of dominating technologies. This has been true for semiconductor devices in general, as well as the product family called bit-slice microprocessors. With the extinction of each technology and the emergence of the new, there is an associated transition for both the manufacturer and the consumer. Each company seeks to minimize the effort of this transition.

In the 1950s it was a generation of germanium diodes and transistors. During the 1960 s, silicon transistors and bipolar ICs dominated. The last decade saw the emergence of the NMOS microprocessor and dynamic memories. This decade will be dominated by very high-speed CMOS as the primary volume process. This evolution is not only taking place with the industry but, in specific, with the microprogrammed bitslice microprocessors. Today very high-speed, low-power CMOS is taking the place of very high-speed bipolar. CMOS is capable of operating faster and at $1 / 5$ to $1 / 10$ the power of bipolar technologies. Because of this, CMOS is becoming the technology of choice for bit-slice microprocessors.

In the past, technological changeovers have been expensive to the manufacturer as well as the consumer. The MICROSLICE ${ }^{\text {N }}$ family from IDT seeks to facilitate this transition by offering two families of CMOS bit-slice devices: IDT39C000, IDT49C000. The IDT39C000 family provides high-speed CMOS devices that fit into the sockets of current designs which utilize the 2900 family of bit-slice devices. The IDT39C000 family is pin-for-pin compatible to the 2900 family as well as compatible with its highest speed grade. An easy upgrade path is provided by the IDT49C000 family of bit-slice devices. This family starts off by providing higher densities, improved architecture, and progresses on into innovative architectures of the future.

## RE-EMERGENCE OF MICROPROGRAMMING

As a result of CMOS, bit-slice microprogram designs are experiencing a new renaissance. In the mid-70s, the emergence of the 2900 family, as heralded by the 2901, was designed entirely using TTL bipolar technology. The 2901 has progressed from a propagation time - $\mathrm{A} / \mathrm{B}$ to $\overline{\mathrm{G}} / \overline{\mathrm{P}}$ equal to 80 ns - to the 2901 C which sports 37 ns . To achieve these final speeds though, the total TTL design had to be abandoned and ECL was substituted for the inner workings of the 2901, with TTL buffers interfacing to the outside world. Today at IDT, very high-speed CMOS is being used to produce an IDT39C01E with $A / B$ to $\bar{G} / \bar{P}$ of 21 ns , at $1 / 8$ the power of the bipolar 2901C.

In parallel with the evolution of the 2901 has been the blossoming of the 2900 family to a multi-device product family. All of the latest designs use ECL internally. The trend in this family has been to add more and more gates on chip. To achieve this, though, more current has been consumed by each of the ICs starting with the 2901 at 1.25 W to the 29300 family at approximately 8 W . To handle the 8 W , new packaging technology was developed which incorporates heat spreaders and cooling towers mounted on top.

Within the limits of maximum speed and density, tradeoffs can be made. For a given package, more speed can be achieved with less gates; or conversely, more gates can be incorporated at the expense of overall speed in critical paths. This relationship is referred to as the speed/power product of a given technology. The bipolar 2900 family has been extended to the limit of feasible packaging and cooling technology because of the density and speed requirements of today's applications. Very high-speed CMOS, in contrast, has a speed/power product an order-of-magnitude smaller than bipolar for the same speed. Therefore, CMOS requires less expensive packages and cooling systems.

## COMPARISON OF FAMILY PERFORMANCE ${ }^{(1)}$

|  | MICROSLICE |  | BIPOLAR |  | SPEED PATH |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SPEED (ns) | DYNAMIC POWER (mA) | SPEED (ns) | DYNAMIC POWER (mA) |  |
| IDT39C01C | 37, 25 | 30 | 37, 25 | 265 | $\mathrm{A} / \mathrm{B}-\overline{\mathrm{G}} / \overline{\mathrm{P}}, \mathrm{C}_{n}-\mathrm{F}=0$ |
| IDT39C01D | 28, 17 | 35 | - | - | $\mathrm{A} / \mathrm{B}-\overline{\mathrm{G}} / \overline{\mathrm{P}}, \mathrm{C}_{n}-\mathrm{F}=0$ |
| IDT39C01E | 21, 14 | 40 | - | - | $\mathrm{A} / \mathrm{B}-\overline{\mathrm{G}} / \overline{\mathrm{P}}, \mathrm{C}_{n}-\mathrm{F}=0$ |
| IDT39C10B | 30 | 80 | 30 | 340 | $\overline{C C}-Y$ |
| IDT39C10C | 16 | 80 | - | 340 | $\overline{C C}-Y$ |

NOTE:

1. Reflects performance over commercial temperature and voltage range.

A decade ago, CMOS was noted for lower power and low-performance. Today, CMOS is capable of running at speeds faster than bipolar at $1 / 5$ to $1 / 10$ the power. Dramatically smaller power consumption and smaller gate sizes allow for even higher levels of integrations to be achieved. In previous bipolar designs, an ALU, a barrel shifter, and a multiplier each required a package of their own for heat dissipation, whereas CMOS can incorporate them all on one piece of silicon while still having room to include a reasonable amount of RAM. This means that CMOS has room to grow, thus providing for new innovative architectures in the future.

While the lower power consumption allows for more gates in the same package, there is also freedom to shrink the size of the packages because the package is being used less as a means of dissipating the heat. This is timely because consumers are requesting more and more in smaller volume of space.

## THE LATEST IN CMOS TECHNOLOGY

CEMOS ${ }^{\text {m }}$ is used to produce the MICROSLICE family with its two sub-families - named, respectively, the IDT39C000 family and the IDT49C000 family. These families address microprogrammable designs of the present and future. CEMOS is a trademark for the proprietary CMOS process technology of IDT. CEMOS is an enhanced CMOS technology which includes such features as high ESD protection, latch-up protection and high alpha particle immunity.

## MICROSLICE IN EXISTING DESIGNS

The IDT39C000 family allows the designer to take advantage of very high-speed CMOS in existing designs. This family is a pin-for-pin compatible family with the 2900 counterparts. By replacing the current 2900 parts with IDT39C000 parts in existing sockets, the power consumption of that portion of the circuitry may be reduced down to $1 / 5$ to $1 / 10$ of the bipolar power consumption at full operating speeds. The IDT39C000 family is specified around the highest speed grade versions of the current bipolar devices. Currently in the IDT39C000 family is one of the common ALU architectures, the IDT39C01. Included in the family is the sequencer IDT39C10. The family also includes the 16 x 16 multipliers, IDT7216/17, and the $16 \times 16$ multiplieraccumulator, IDT7210. Not to be ignored, the IDT39C60 family is available for high-performance error correcting memory designs. This family also includes the first speed upgrade beyond the bipolar technology. The IDT39C01D is $25 \%$ faster than the 2901C, while the IDT39C01E exhibits speeds $40 \%$ faster than the 2901C.

## THE IDT49C000 FAMILY, THE NEXT GENERATION

The IDT49C000 family takes advantage of all the benefits that CEMOS has to offer: high-speed, low-power, very large scale integration and smaller packages. Because of the new freedoms imparted by CEMOS, the IDT49C000 family is the next family of innovation for bit-slice microprogrammed designs.

While the IDT39C000 family minimizes upgrade costs by being pin-compatible, the IDT49C000 family addresses the aspect by providing parts in the family which are codecompatible, thus achieving conservation of previously written code. This is significant because, in the last decade, the cost of the software portion of the system has surpassed the hardware. The IDT49C000 family, however, is not limited to code-compatible devices and will, in the future, include devices with new and wider architectures.

## THE IDT49C402A 16-BIT ALU PLUS

The first ALU in the IDT49C000 family is the IDT49C402A which is a 16 -bit ALU and register file. This device is a superset of the 2901 architecture. It is a very high-speed, fully-cascadable 16 -bit CMOS microprocessor slice, which combines the standard functions of four 2901s and one 2902 with additional control features aimed at enhancing the periormance of bit-slice microprocessor designs. The IDT49C402A includes all of the normal functions associated with the standard 2901 bit-slice operation: (A) a 3 -bit instruction field ( $10,11,12$ ) which controls the source operands selection of the ALU; (B) a 3 -bit microinstruction field ( $13,14,15$ ) used to control the eight possible functions of the ALU; (C) eight destination control functions which are selected by the microcode inputs ( $16,17,18$ ); and (D) a tenth instruction input (19) offering eight additional designation and control functions. This 19 input, in conjunction with 16,17 and 18 , allows for shifting the Q Register up and down, loading the RAM or Q Register directly from the D inputs without going through the ALU, and new combinations of destination functions with the RAM A-port output available at the $Y$ output pins of the device. This eliminates bottlenecks of inputting data into the on-chip RAM.

The block diagram, Figure 1, shows the familiar architectures of the 2901 with register files which have both A and B data feeding into an ALU data source selector. This combines together the data from the register file along with direct data input (D) and the Q Register. The output of the ALU data source selector produces two operands, R and S. $R$ and $S$ are fed into an eight-function ALU, the output of which can go to the data output pins or be fed back into the register file and/or Q Register.


Figure 1. IDT49C402A 16-bit Microprocessor Slice

## WHERE THE IDT49C402A EXCELS

The IDT49C402A, however, differs from the regular 2901 architecture by the addition of a new data bus that goes from the direct data input pins (D) into the register file and $Q$ Register, thus providing a data path directly into the register file and Q Register rather than passing through the ALU block. With conventional 2901 architecture, in order to get data into the register file the ALU must be placed in the pass mode taking data directly from the D inputs through the ALU and around to the register file. With this new architecture, data can be operated on out of the register file and the $Q$ Register and the result placed back in the Q Register while new direct data is being brought into the register file. Conversely, the Q Register can be loaded while operations are being pertormed on the register file and placed back into the register file.

Whereas the 2901 has a 16-deep register file, the IDT49C402A has 64 addressable registers. The 2901 architecture does not allow for direct cascading of the register file. Dead cycles can be eliminated because four times more data can be cached on-chip with the ALU. Other applications may use the 64 registers as four banks of 16 registers. The bank selection could be thought of as task switching for interrupt-driven multi-tasked applications.

The third difference from the 2901 is the ALU expansion mechanism. The IDT49C402A incorporates an MSS input
which programs the device, being the most significant device or not. When not the most significant slice, the P and G signals are brought out. When the most significant slice, the sign and overflow are brought out on the $P$ and $G$.

## IDT49C402A 16-BIT ALU DESTINATION FUNCTIONS

|  | RAM | Q | Y-OUT |
| :---: | :---: | :---: | :---: |
| 2901 <br> Functions <br> (3-Bits I6 - I8) <br> 19 HIGH | F-Up | Q - Up | F |
|  | F-Up | - | F |
|  | F-Down | Q - Down | F |
|  | F - Down | - | F |
|  | - | - | F |
|  | - | Load F | F |
|  | Load F | - | F |
|  | Load F | - | A |
| Added IDT <br> Functions <br> (1 Additional <br> Bit l9) <br> 19 LOW | Load D | Load F | F |
|  | Load D | Load F | A |
|  | Load F | Load D | F |
|  | Load F | Load D | A |
|  | - | Q - Up | F |
|  | - | Q - Down | F |
|  | Load D | - | F |
|  | - | Load D | F |

## CODE CONSERVATION

The microinstruction word of the IDT49C402A looks the same as the 2901 with the exception of the additional destination control line called I9. Conservation of microcode can be achieved via two methods. The first and the most simple method is to tie the instruction line, 19, high on the socket and not connect it to the microcode. In this way, the remaining destination control lines, I8, I7 and I6, are compatible to the 2901.

For those systems that intend to add more code, or rewrite code for performance optimization, the second method is performed by making minor alterations on the microcode. For many designers this can be a fairly easily-achieved task by making minor alterations in the meta assembler used to compile the microcode source. The alteration in the meta assembler would add l9 such that all previously written code would have this signal default to a Don't Care state of high, thus enabling the standard destination instructions (the traditional 2901 codes). Additional code could then be written which utilizes this instruction line and the extra features provided in the IDT49C402.

An alternative to the second method for achieving microcode compatibility would take the already-compiled microcode and run it through a simple program, written in another language, which would spread the microcode apart and introduce in this additional instruction bit. This method is used for microcode which no longer has existing source.

## ONE IDT49C402A WINS RACE AGAINST FOUR 2901s

While the IDT49C402A seeks to improve performance through architectural enhancements, it also achieves improved performance through raw technology. The IDT49C402A achieves an $A$ and $B$ address to $Y$ output of 41 ns for military and 37 ns for commercial temperature ranges, as compared to four 2901Cs and a 2902A which have A and $B$ to Y and flag of 80 ns for military and 68 ns for commercial. Thus, the IDT49C402A is 45\% faster than five discrete parts of the older 2900 family, the IDT49C402A could achieve processing of approximately 15 MIPS.

## COMPARISON OF 16-BIT <br> MICROPROGRAMMED SOLUTIONS

|  | $\begin{gathered} \text { IDT49C402A } \\ \text { CMOS } \end{gathered}$ | $\begin{aligned} & 4-2901 \mathrm{C} \\ & \& 2902 A \\ & \text { BIPOLAR } \end{aligned}$ | $\begin{gathered} 29116 \\ \text { BIPOLAR } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| Dynamic <br> Power ${ }^{19}$ | 125 mA | 1049mA | 735 mA |
| ABI-V/FLAG ${ }^{(1)}$ | 37ns | 68ns | 84ns |
| Package Space Sq. Inches | $\begin{gathered} 0.32 \mathrm{LCC} \\ 1.5 \mathrm{DIP} \end{gathered}$ | $\begin{aligned} & 1.8 \mathrm{LCC} \\ & 5.04 \mathrm{DIP} \end{aligned}$ | $\begin{aligned} & 0.56 \mathrm{LCC} \\ & 2.08 \mathrm{DIP} \end{aligned}$ |
| Features | ALU <br> 64 RAM Q REG SHIFTER | $\begin{gathered} \hline \text { ALU } \\ 16 \text { RAM } \\ \text { QREG } \\ \text { SHIFTER } \end{gathered}$ | ALU 32 RAM ACCUM BAR. SHIFT |

NOTE:
2588 tol 03

1. Reflects performance over commercial temperature and voitage range.

## THE IDT49C402A IS COOL

Even though the IDT49C402A has five times the circuitry on-chip as does the 2901, it is $1 / 2$ the power of just one 2901.

The 16 -bit solution of the IDT49C402A is $1 / 8$ the power of four 2901Cs and one 2902A. While total power consumption is the concern of many designers because it has impact on power supplies and cooling systems, the lower power consumption also provides other benefits. Because less power is being consumed, less of the package is needed as a heat sink. This allows for packages with much smaller outlines. Besides being offered in a standard 68-pin PGA, the IDT49C402A comes in a standard 68-pin LCC with pad spacing of 50 mil centers. When the board space taken up by just the packages are added up, the LCC version of the IDT49C402A is 0.32 square inches, as opposed to 1.8 square inches for four 2901 Cs and a 2902A. Respectively, the IDT49C402A in the PGA package is 1.0 square inches as opposed to 5 square inches for four 2901Cs and a 2902A. Not included in the calculations for the multi-chip solutions is the spacing between the ICs.

## A 16-BIT SEQUENCER TO MATCH A 16-BIT ALU

While ALUs provide the data path for performing computations, the sequencer is another important building block which orchestrates the entire machine. The first sequencer in the IDT49C000 family is the IDT49C410. The IDT49C410 is architecture- and function code-compatible to the 2910A, with an expanded 16 -bit address path which allows for programs up to 64 K words in length.

The IDT49C410 is a microprogram address sequencer intended for controlling the sequence of execution of microinstructions stored in microprogram memory. Besides the sequential accesses, it provides conditional branching to any microinstruction within its 64 K word range.

While the 2910A incorporates a 9 -deep stack, the IDT49C410 has a 33-deep stack which provides micro subroutine return linkage and looping capability. This deep stack can be used for highly nested microcode applications.

Referring to Figure 2, it can be observed that, during each microinstruction, the microprogram controller provides a 16bit address from one of four sources: 1) the microprogram address register ( $\mu \mathrm{PC}$ ) which usually contains an address of one greater than the previous address; 2) an internal direct input (D); 3) a register/counter ( $R$ ) retaining data loaded during a previous microinstruction; 4) a last-in first-out stack (F).

The IDT49C410 is completely code-compatible with the 2910A. This allows the IDT49C410 to execute previously written microcode, while allowing for more microcode to be added to the application and taking the program beyond the 4 K word boundary. Because the IDT49C410 is microcodecompatible, older microcode routines can be incorporated in new designs utilizing the IDT49C410.

The 16-bit IDT49C410 uses approximately $1 / 4$ the power consumption of the 2910A (which is a 12-bit sequencer), thus maintaining the $1 / 5$ power consumption on a bit-by-bit basis. The IDT49C410 consumes, over frequency and


Figure 2. IDT49C410 16-bit Microprogram Sequencer
temperature ranges, 75 mA for commercial and 90 mA for military. The 2910A compares with 340 mA for military and 344 mA for commercial. Because of the lower power consumption, smaller packaging may be utilized. The IDT49C410 is offered in a standard 600 mil wide package with pins on tenth inch spaces.

## WORKING TOGETHER

The simplified block diagram of an example Central Processing Unit (CPU) is shown in Figure 3 using devices manufactured by IDT. This CPU architecture can be viewed as two major sections which have a MICROSLICE family part at the heart of each. The major section of the left hand side of the diagram is the control path. The microprogram sequencer at the heart is the IDT49C410 which generates the address for the microprogram stored in the writeable control store (WCS). The output of the WCS is registered by the pipeline register. Together, the sequencer, WCS and pipeline register make up a state machine which controls the operation of the entire CPU. In this CPU, the state machine first fetches a machine instruction and captures it in the instruction register. The instruction register determines the starting address for each sequence of microinstructions associated with each machine opcode.

In this example, both the microprogram store and the instruction mapping memory are formed using RAM. The RAM has separate DATAIN and DATAOUT buses (IDT71682).

This allows the input side to be connected conveniently to an 8 -bit bus for initialization at power up.

The second major section is on the right hand side. This section is called the data path. The heart of this section is the IDT49C402A. In it is contained all of the working registers and the arithmetic logic unit for performing data computations. One of the internal registers always contains the value of the program counter (PC) which is the address at which the opcode for the machine instruction is fetched. When an opcode is fetched, the memory address register (MAR) is loaded with the value of the PC while, at the same time, the value of the PC plus one is loaded back into the internal register.file. The DATAIN and DATAOUT registers are used to buffer data coming from and going to the memory during execution of the machine instruction.

## COMPARISON OF MICROPROGRAM SEQUENCERS

|  | IDT49C410A | IDT49C410 | 2910A |
| :---: | :---: | :---: | :---: |
| $\overline{\mathbf{C C}}-\mathbf{Y}^{(1)}$ | 15 ns | 24 ns | 24 ns |
| Stack Depth | 33 | 33 | 9 |
| Address Range | 64 K | 64 K | 4 K |
| Dynamic Power ${ }^{(1)}$ | 75 mA | 75 mA | 340 mA |

## NOTE:

2588 tol 04

1. Reflects performance over commercial temperature and vlotage range.

## CONCLUSION

The MICROSLICE family from IDT provides highperformance CMOS solutions for microprogrammed applications. Not only does the family provide for yesterday's designs with plug-compatible devices of the IDT39C000 family, it also provides solutions for future applications. With the IDT49C000 family, the designer can take advantage not
only of the lower power consumption of CMOS, but utilize higher speeds and smaller board spacing, yielding smaller packaging concepts required by today's customers. In the future, the IDT49C000 MICROSLICE family will provide alternative architectures which will provide for yet higher performance solutions.


Figure 3. Central Processing Unit Block Diagram

# FIR FILTER <br> IMPLEMENTATION USING FIFO AND MACs 

By Suneel Rajpal and Dave Wyland

## INTRODUCTION

This application note shows a relatively simple method of implementing an N -tap finite duration impulse response (FIR) filter using FIFOs for the data and coefficient storage instead of space-consuming counters, RAMs and control logic. The multiply-accumulate operations can be performed $16 \times 16$ multiply-accumulators (MACs) such as the IDT7210.

Finite duration impulse response filters are popular in many DSP applications. FIRs have no feedback elements and no poles and they are unconditionally stable. Also, with FIRs one can have linear phase response that may be important for certain applications.

FIR filters are one of the basic building blocks of digital signal processing (DSP). The FIR filter uses digital multipliers and accumulators to perform a series approximation of an analog filter. High-pass, low-pass and band-pass filters may be implemented. The digital FIR filter has several advantages over its analog counterpart. Its performance can be precisely specified and does not drift with time. Also, the filter type and performance can be changed with no change in hardware
components and not introduce any amplifier noise. These features make the FIR filter popular in high-performance designs.

The FIR filter continuously processes (i.e. filters) the digital equivalent of the input analog signal. It does this by processing each input digital data word in a repetitive manner as a sum-of-products algorithm. In this algorithm, the current data word and some number of previous data words used and by the coefficients. The number of data words used is called the number of filter taps. An N -tap filter uses N data words and coefficients in the FIR calculation.

An FIR can be thought of as an average of incoming data values. Each of the successive data values is multiplied by its own coefficient and these values are totaled by an adder. A block diagram of this operation is shown in Figure 1. This sequence continues for each clock cycle as each data value advances one position and is multiplied by a new coefficient and a new sum is output. If one used a multiplier for every tap, a1 to a4, and an adder that added the four products (the multiplier outputs), a result can be obtained every cycle.


Figure 1. FIR Block Diagram

In many applications, only one MAC is used and the calculation is performed in 4 clock cycles for a four tap filter. If a single chip MAC is used, the appropriate data and coefficients are loaded to the MAC input registers. A new output results every four cycles, while a new input data value is loaded every four cycles. The hardware for loading the data and the coefficients is RAM with up/down counters and some logic. However, with the advent of FIFOs with asynchronous read and write capabilities and retransmit capability, one can have a better solution.

The IDT7201/7202 are high-speed $512 \times 9$ and $1 \mathrm{~K} \times 9$

FIFOs that can be used to hold the data and coefficients for FIR filters. Higher density FIFOs such as the IDT7203/ 7204 ( $2 \mathrm{~K} \times 9 / 4 \mathrm{~K} \times 9$ ) are also available. The IDT7201/ 7202, shown in Figure 2, are high-speed buffers that have an access time of 35 ns and a cycle time of 45 ns . These FIFOs support asynchronous and simultaneous read and write operations. On every falling edge of the write line, a new write cycle begins and the read pointer is incremented on every rising read edge. The data is available after a delay of ta (or 35 ns for the highest speed part) after the falling read edge.


2593 drw 02
Figure 2. FIFO Block Diagram

The IDT7201/7202 FIFOs have a retransmit feature which is particularly useful in applications where the same data is repeatedly required. In a FIFO, $\mathbf{N}$ bytes can be written and then read. The retransmit feature allows the same N bytes to be read again without rewriting them. The retransmit feature resets the read pointer in the FIFO to zero, allowing a reread
of the written information. If a FIFO is used to hold the filter coefficients, the retransmit feature can be used to reread the coefficients for each FIR calculation pass without having to reload them. Retransmit is performed by pulsing the retransmit input with the read and write clock lines high. This is shown in Figure 3 and, in greater detail, in Figure 7.


Figure 3. Sequence of Operations to Perform an FIR

The clock cycle time can be at 120 ns with a $50 \%$ duty cycle. For the data storage, the data is read from the FIFO, passes through the multiplexer and is then stored back in the FIFO. The delay path for the clock low time is as follows:

| Read Going Low to Data on FIFO Output | 35ns |
| :--- | ---: |
| FIFO Output to Multiplexer Output | 5 ns |
| Multiplexer Output to Write Going | 18 ns |
| $\quad$ Low-to-High (Set-up) |  |
|  |  |
|  |  |
|  |  |

The delay path for the clock high time is as follows:

Control Circuit to Have RT Go From High-to-Low 10ns
Retransmit Minimum Low Time 35ns
Read and Write High Time After the RT 10ns
Low-to-High
Minimum Clock High Time
55ns
Timing diagrams for these cases are shown in Figures 4 and 5.

$t_{1}=$ FIFO Access Time, $t_{A}=35 \mathrm{~ns}$
$t 2=$ Multiplexer Delay $=5 \mathrm{~ns}$
t $3=$ FIFO Input Set-up Time $=18 \mathrm{~ns}$

t1 = FIFO Access Time $=35$ ns
$\mathrm{t} 2=$ MAC Data Set-up Time $=25 \mathrm{~ns}$ on 100 ns (Com'l.) MAC
2593 dwo 05
Figure 4. Clock Low Timings


Figure 5. Clock High Timings
The MACs have input registers and an output accumulator. The MAC specification is based on the multiply-accumulate time or the time it takes for the input operates to be multiplied, the accumulator added or subtracted fromthis product and the result stored in the accumulator. The specification, called the multiply-accumulate time, is a register-to-register delay.

Another timing consideration for the data path is the set-up time for the MACs input registers. In the case of the FIFO loading data to the MAC, the tA of the FIFO plus the set-up of the MAC is 60 ns (for the IDT7210 100ns MACs) and this delay is equal to the suggested clock low time.

With the configuration shown in Figure 6, the clocked cycle time is 120 ns at a $50 \%$ duty cycle using 35 ns FIFOs (IDT7201/ 2) and 100 ns multiplier-accumulators (IDT7210). This system gives an output every 120 ns where N is the number of taps.


Figure 6. Logic Implementation of N-Tap FIR

If the 120 ns cycle time is considered slow for the user's application, a faster speed of 70 ns cycle ( 60 ns clock low and 10 ns clock high) can be achieved. This is done by recirculating the coefficient through the FIFO using a multiplexer instead of using the retransmit feature, as shown in Figure 7. This is similar to the way the data is recirculated on the left side of Figure 6. The difference is that the coefficients are loaded into
the FIFO initially from another source and, after loading, the FIFO output data becomes its input data (i.e., the input MUX selects the FIFO output to be the input after the initial loading of the coefficients). This configuration reduces the clock high minimum time requirements as the retransmit feature is not used. The clock low time does not change from the 60 ns value.


2593 drw 08
Figure 7. Logic Implementation of a Higher Speed N-Tap FIR

The FIFOs used in this application have 35ns access times, but MACs faster than the 100 ns used in the previous example have to be used. IDT has MACs that are as fast as 35ns clocked multiply-accumulate times and these would have to
be used if the clock high time was only 10ns. The FIFO read and write minimum high times are also 10 ns . This system yields a filter that gives an output every 70 ns where $N$ is the number of taps. IDT49C460 AND IDT39C60 ERROR DETECTION AND CORRECTION UNITS

APPLICATION NOTE
AN-24

## By Robert Stodieck

## INTRODUCTION

The Error Detection and Correction (EDC) chip itself is one element of an EDC system. How it is connected to the surrounding system and controlled is left to the system designer. Because there are so many design variations possible, it is important for the designer to develop a clear idea of the target design before beginning the design process. Basic design approaches and perturbations are enumerated in this application note.

The details of the EDC control logic depend on the configuration of the EDC system, EDC bus topology, the nature of the CPU or system bus involved and the nature of diagnostic hardware used. The data bus topology is highly dependent on the individual target system.

This applications note approaches the bus topology issue first. The advantages and disadvantages of using EDC word widths that are different from the system bus are discussed. The next topic to be covered is the use of EDC in a system with a cache. Then the operational configuration of the EDC system is discussed. This implies answering questions about how the EDC unit handles errors in a particular system is discussed. How an operating system deals with the EDC function is discussed, followed by a practical discussion of some non obvious hardware topics. The final topic is memory system diagnostics and verification. An appendix includes tables and software that are useful in debugging and in writing diagnostic software for an EDC board.

## Data Bus Topology

Most contemporary CPUs execute write operations of a byte or other sub-word width types. These cause special problems for all EDC units since EDC transactions with the memory are carried out on whole width EDC words. To facilitate partial word write operations with the IDT39C60 or IDT49C460 type EDC units, a set of tri-state transceivers are normally required between the system bus and the EDC unit. These buffers are required to prevent bus contention between the CPU or system bus drivers and the EDC units data outputs during partial word write operations. Figure 3 shows a bus arrangement appropriate for large DRAM arrays. The need for isolation of the EDC data bus and the system bus is shown by examining the data paths, shown with white arrows. These are used by the final write operation of a partial-word write cycle. In this case, only data bits 0-7 are being written from the processor to memory. If the processor or system bus drivers can be tri-stated on byte boundaries then this set of buffers could be removed, but this is not a common situation.

Depending on the memory size, additional buffering may be required between the EDC and the memory bus proper. The buffer configuration must be determined before beginning the EDC and memory controller design.

An appropriate general purpose bus topology is shown in Figure 1. It is common for one or the other sets of bi-directional
buffers to be a latched type such as an IDT74FCT646 instead of the IDT74FCT245 shown. A family of waveforms appropriate for the bus format shown in Figure 1 is shown in Figure 2. The waveform diagrams do not include precise timing considerations which are left to the designer.

In any given system, any of the buffers separating the EDC from the memory IC's may be eliminated if bus capacitance and speed considerations allow.

## EDC Bus Width vs. System Bus Width

The width of the EDC bus and the System Bus are normally matched. However, there are valid reasons for making the EDC bus both wider or narrower than the system bus.

Wide EDC words are significantly more efficient than narrower EDC word widths in terms of the amount of check-bit memoryused for a given amount of data memory. The amount of check-bit memory required for 64 data bits is 8 bits if the 64 data bits are organized as one word and 14 bits if it is handled as two 32-bit words. Twenty-four bits of check-bit memory would required for 64 data bits organized as four 16-bit EDC data words.

For the purposes of speed, it would be ideal to have 8 -bit EDC words for systems that do byte write operations. This would make it unnecessary to ever have to read a memory location prior to writing a partial word on these systems. Unfortunately, eight-bit EDC words are grossly inefficient in terms of check-bit memory usage. Therefore, the EDC word widths are normally 16-bits or more.

Since the EDC word widths must generally be 16 -bits or more for check-bit memory efficiency, and since general-purpose computers generally use byte or partial-word-write operations, general-purpose computers force the EDC unit to be able to process partial EDC word-width write operations. Partial word-width write operations require the EDC subsystem to execute a read-modify-write type memory cycle. Thus, the EDC controller must take over control of the memory system and execute a read before completing a partial word write. For some applications, where EDC is in use, it may be desirable to speed up processing by prohibiting partial word operations either at the hardware level or software level. Speed critical sections of code should be executed without partial-word write operations.

The read-modify-write EDC cycle executed during a partial-word write is identical to the EDC correction cycle executed during a read cycle when an error has occurred. The read-modify-write EDC cycle should not be confused with the read-modify write cycle executed by some CPU's.

Verification of a memory system using an EDC word wider than the system word is complicated by the fact that all memory write cycles become read-modify-write cycles i.e. partial-word-write EDC cycles. Careful consideration of diagnostic procedures needs to be made during the design to avoid unnecessarily complex debugging procedures.


Figure 1. A general purpose 16-bit EDC data bus topology. Corresponding timing waveforms are shown in Figure 2. IDT74FCT245 buffers separate the EDC data bus from the CPU and the main memory. Separate-I/O RAMs are used in the check-bit memory.


Figure 2. A sample family of timing waveforms for an EDC system. The target system is based on IDT71256 static RAMs for main memory with IDT71981 separate I/O RAMs for checkbit memory. (See Figure 1.) The partial word write case illustrates a low order byte write.


Figure 3. A general purpose 32-bit EDC bus topology for 1 bit wide DRAMS. The white arrows Indicate the data flow paths used on the final write phase of a partial word write cycle. Data bits $0-7$ are being written into memory from the processor.

## EDC in Systems Using Cache

In systems using cache memory, it may be desirable to place the EDC function between the cache and main memory, as opposed to locating the EDC function between the processing elements and cache. Parity can be used as a single-bit error detection scheme between the CPU and cache. RISC architectures tend to require more memory accesses per unit time that complex-instruction-set processors. This makes the use of cache memory more important in the RISC system. An appropriate bus topology for a RISC type processor with cache memory is shown in Figure 4.

Use of a cache memory also affords the possibility of using a different error correcting philosophy. If the EDC function is located between the cache and main memory, then it may be allowable for data reads to be corrected and sent on to the cache, but not to be immediately written back to main memory, after an error has been discovered. In this approach, corrected memory words are updated in the normal write-back processes of the cache memory.

Instruction reads must be thought of differently than data reads since instructions are normally not written back to memory from the cache. However, it may be possible to not write a corrected
instruction word back to memory after detection, since the instruction is usually backed up on a different media. In most systems there is no way for the EDC to know whether it is operating on instructions or data, so a correction philosophy must be selected that can be applied to both instruction and data words.

## Diagnostic Hardware

A syndrome latch for capturing syndrome values after errors and transferring them to the system data bus is always recommended. Providing a check-bit memory read-back ability allows direct verification of the gross functionality of the check-bit memory 'on board'. This greatly facilitates check-bit memory verification. More subtle problems can be explored indirectly by interpreting correction patterns on known data or by using syndrome data to interpret failure patterns. Depending on the EDC configuration, it may be possible to use the same latch to capture check-bits from the check-bit memory, or a second latch may be provided to allow this.

Ideally, diagnostic hardware includes address latches to capture the address of an error. However, this may not be practical in any particular application. It may be sufficient to identify the individual RAM in which an error has occurred.


Figure 4. An EDC bus arrangement appropriate for a CPU with caches such as the IDT R3000 or IDT R2000 RISC processor.

## OVERVIEW OF EDC OPERATIONAL MODES

## Bus Watch vs. Correct Always for the Memory Read Cycle

In a bus-watch system, errors are only corrected after they have been detected by the EDC chip. Data is corrected and written back to memory to scrub errors, only after an error has been detected. In theory, the EDC chip only "watches" the bus normally, and does not slow memory read cycles with correction delays unless an error has been detected. Since errors during read operations are normally very rare, read cycle bus-watch systems are normally faster than correct-always systems.

In correct-always systems, data read by the system is always corrected. The EDC control logic is simpler to design and implement because there is only one type of read cycle. Memory cycle timing in correct-always systems can be completely deterministic and thus such systems may lend themselves more effectiveiy to real-time applications.

## Bus Watch vs. Correct Always for the Partial Word Write Cycle

A write operation that is of a width less than the EDC word width forces the EDC subsystem to execute a read cycle prior to actually writing to memory. This is required to provide the EDC unit with the whole data word to be written into memory for the purpose of check-bit generation. No time is saved by not correcting the data read from memory prior to the subsequent write operation. The partial-word-write operation is virtually identical to a read cycle in correct-always mode or a read cycle with an error detected. Consequently, a partial word write is usually done in a "correct always" mode.

## Operating System Involvement

In systems capable of doing partial-word-write operations, it is necessary to initialize the memory on power up. This can be done in hardware but it is usually done by the operating system. Initialization implies writing every memory location with an arbitrarily chosen constant and thereby writing the check-bit memory with the correct corresponding check-bits. The need to initialize memory results from the nature of the read-modify-write EDC cycle required by the event of a partial-word-write operation. If the memory has not been initialized, the read cycle will normally result in an error indication and an attempt to 'correct' a bit in the data field before writing back to memory. This tends to introduce errors into previously written data bytes or sub-words.

It is possible to design a state machine EDC controller that corrects all single bit errors in a fashion transparent to the CPU. This is not always desirable since it masks hard single-bit errors that indicate hardware problems. In any case, the operating system must become involved in the event of multiple errors if only to issue an appropriate error message to the system operator.

It is desirable to log single bit errors and as much information about the error as is practical. Relevant data ideally includes the syndrome bits to identify the bit location in the word, and the physical address of the error. For complete EDC transparency, such as that desired for real time systems, error logging must be eliminated or accommodated entirely in hardware. For non real-time systems, interrupting the CPU after an error occurrence is the conventional way to log error data. Syndrome data is collected, and any other error information the system hardware retains is retrieved.

## Non-obvious Hardware Topics

In a 32-bit system with a bi-directional check-bit bus or in 64-bit cascaded mode, the check-bit input-output and syndrome functions are time-multiplexed onto the same bus. If the EDC unit is in the correction mode, the input latches are open, and the OESC pins are low, the bus will tend to oscillate. This combination of control inputs would not be appropriate for normal operation but might occur in an idle period between memory cycles unless the designer specifically designs this condition out. The oscillation occurs in this condition because the EDC units are attempting to output syndrome bits based on the data and 'check-bit' inputs. However, the syndrome outputs in this state are being fed back to the check-bit inputs. The result is an oscillation on the check-bit/ syndrome bus.

It is an important and sometimes overlooked fact that it is not acceptable to allow inputs on most CMOS parts to 'float'. The result of doing this is increased power consumption, on chip noise and sometimes outright oscillation which can lead to latch-up. The check-bit inputs and the data bus of an EDC unit should not be allowed to float when not being used. In low power systems in particular, all inputs not in use must be brought to logic highs or lows when not in use. This may imply not tri-stating some buffers that would otherwise be tri-stated when not actively driving, or actually including pull-up or pull-down resistors on a bus to bias it when it is not actively being driven.

## Basic EDC Unit Operation

Basic 32-bit 49C460 EDC operation with timing diagrams is illustrated in Figures 5, 6 and 7. These timing diagrams are also appropriate for a 16 -bit IDT39C60 system. In the IDT39C60, the LEout and the Generate functions have separate pins. In the IDT49C460, they are both controlled by one pin. It is usually convenient when using the IDT39C60 to wire the two pins together.

In the non-expanded case, with either EDC unit, use of the input latch may be convenient but is not logically dictated (i.e. the LEin pin may be tied high). Also, the correct pin may be simply left asserted in normal operation. The "detect" mode is usually only used as a diagnostic aid, which allows the data correction function to be shut off while still generating an error signal based on the input data.

## Diagnostic Modes

Since the EDC function introduces a complicating layer between the system bus and the memory, diagnostic modes are provided for the EDC to provide testability for the entire memory subsystem. In memory systems where the EDC word is wider that the system bus memory, verification is complicated by the fact that all writes are partial word writes. Good diagnostic design requires forethought.

The EDC unit's internal diagnostic latches have two distinct and unrelated data fields. The check-bit data field is used to provide check data to be substituted for normal check-bits in the diagnostic modes. These will be written to memory in diagnostic generate mode, or substituted for check-bits read from memory in diagnostic-detect or correct mode. The second field in the diagnostic latch is the control field. The control field is ignored except when the part is placed in the internal control mode.

The control byte is used to control the operating features of the part when the part has been placed in internal control mode. Each bit in the control field corresponds to a pin on the part and overrides the logic sense of that pin when the part is in the internal control mode. For example, we could place the part into the correct mode by setting the correct pin on the EDC unit to a logic high, or we could put the part into the internal control mode and set the correct bit in the diagnostic latch to ' 1 '. Thus there are always two ways to achieve any mode of operation. For example, the diagnostic modes may be entered by setting the external diagnostic inputs appropriately, or entering the internal control mode and setting the diagnostic latch bits appropriately. The internal control mode is provided as a convenience and is useful for controlling operating modes during diagnostic testing and software initialization. Conceptually, it is important to realize that anything that can be done in this mode can be done with external logic as well.

## Memory System Verification Strategies

When a new design is being verified, it is critical to isolate different problem factors; this is one function of the EDC diagnostics.

To prove the function of the primary memory array, the EDC unit is placed in the pass-through mode so that it does not interact with the data stream. Once the primary memory array has been verified as functional, the check-bit memory must be verified. The diagnostic generate mode is used to write known data into the check-bit memory. Reading the check-bit memory directly through the EDC is not possible, so gross functional testing must be done via an external latch or with a logic analyzer. Using an external latch greatly facilitates check-bit memory verification.

Collecting syndrome data from error events requires that an external latch be included in the design to capture the syndrome data after an error has occurred. It should be possible to clear this latch after reading its contents from the systembus. Depending on the EDC configuration, it may be possible to use the same latch to capture check-bits from the check-bit memory. More subtle problems can be explored indirectly by interpreting correction patterns on known data or by using syndrome data to interpret failure patterns.

## SUMMARY

The error detection and correction unit is located in the critical path between a CPU and the memory. The operational configuration of the EDC intimately affects the speed of the final system. Due to the wide variation between computer architectures that EDC is desirable for, the EDC unit is necessarily a generalized IC. Thus, designing an EDC system is not a straightforward process. The object of this applications note has been to illuminate some of the topics that any designer will encounter in the process of designing an EDC system.


Figure 5. 32-bit full-word-width write operation (generate mode).


Figure 6. Memory read and error detect. Identical for read operations and the first phase of a partial-word-write operation (correct mode).


$$
\operatorname{DIAG~MODE~}_{0.1}=00 \quad \text { LE DIAG }=X \quad \text { CODE } I D_{0.1}=00
$$

Figure 7. Memory correct and check-bit regenerate. Identical for the second phase of a read operation in which an error has occurred, and for a partial-word-write operation except for the state of the individual byte output enables.

## Appendix

| ERROR |  |  | HEX |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DECIMAL |  |  |  | S6 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| SYNDROME |  |  |  | S5 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| HEX |  |  |  | S4 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
|  | S3 | S2 | S1 | So |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | NE | C4 | C5 | $T$ | C6 | T | T | 30 |
| DECIMAL EQUIVALENT \gg |  |  |  |  | 0 | 16 | 32 | 48 | 64 | 80 | 96 | 112 |
| 1 | 0 | 0 | 0 | 1 | C0 | T | T | 14 | T | M | M | T |
|  |  |  |  |  | 1 | 17 | 33 | 49 | 65 | 81 | 97 | 113 |
| 2 | 0 | 0 | 1 | 0 | C1 | T | T | M | T | 2 | 24 | T |
|  |  |  |  |  | 2 | 18 | 34 | 50 | 66 | 82 | 98 | 114 |
| 3 | 0 | 0 | 1 | 1 | T | 18 | 8 | T | M | T | T | M |
|  |  |  |  |  | 3 | 19 | 35 | 51 | 67 | 83 | 99 | 115 |
| 4 | 0 | 1 | 0 | 0 | C2 | T | T | 15 | T | 3 | 25 | T |
|  |  |  |  |  | 4 | 20 | 36 | 52 | 68 | 84 | 100 | 116 |
| 5 | 0 | 1 | 0 | 1 | T | 19 | 9 | T | M | T | T | 31 |
|  |  |  |  |  | 5 | 21 | 37 | 53 | 69 | 85 | 101 | 117 |
| 6 | 0 | 1 | 1 | 0 | T | 20 | 10 | T | M | T | T | M |
|  |  |  |  |  | 6 | 22 | 38 | 54 | 70 | 86 | 102 | 118 |
| 7 | 0 | 1 | 1 | 1 | M | T | $T$ | M | T | 4 | 26 | $T$ |
|  |  |  |  |  | 7 | 23 | 39 | 55 | 71 | 87 | 103 | 119 |
| 8 | 1 | 0 | 0 | 0 | C3 | T | T | M | T | 5 | 27 | T |
|  |  |  |  |  | 8 | 24 | 40 | 56 | 72 | 88 | 104 | 120 |
| 9 | 1 | 0 | 0 | 1 | T | 21 | 11 | T | M | T | T | M |
|  |  |  |  |  | 9 | 25 | 41 | 57 | 73 | 89 | 105 | 121 |
| A | 1 | 0 | 1 | 0 | T | 22 | 12 | T | 1 | T | T | M |
|  |  |  |  |  | 10 | 26 | 42 | 58 | 74 | 90 | 106 | 122 |
| B | 1 | 0 | 1 | 1 | 17 | T | T | M | T | 6 | 28 | T |
|  |  |  |  |  | 11 | 27 | 43 | 59 | 75 | 91 | 107 | 123 |
| c | 1 | 1 | 0 | 0 | T | 23 | 13 | T | M | T | T | M |
|  |  |  |  |  | 12 | 28 | 44 | 60 | 76 | 92 | 108 | 124 |
| D | 1 | 1 | 0 | 1 | M | T | T | M | T | 7 | 29 | T |
|  |  |  |  |  | 13 | 29 | 45 | 61 | 77 | 93 | 10 | 125 |
| E | 1 | 1 | 1 | 0 | 16 | T | T | M | T | M | M | T |
|  |  |  |  |  | 14 | 30 | 46 | 62 | 78 | 94 | 110 | 126 |
| F | 1 | 1 | 1 | 1 | T | M | M | T | 0 | $T$ | T | M |
|  |  |  |  |  | 15 | 31 | 47 | 63 | 79 | 95 | 111 | 127 |

$\mathrm{NE}=\mathrm{NO}$ ERROR
$\mathbf{C n}=$ check-bit error bit n
$\mathrm{n}=$ data-bit error bit n
$n=$ decimal equivalent of the syndrome

T = Two errors
$\mathbf{M}=$ Multiple errors

Table 1. 32-bit Syndrome Tables with Hex, Binary and Decimal Equivalents.

| ERROR |  | HEX |  | 1 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | S7 |  | \| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  | S6 |  | । | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
|  |  | S5 |  | I | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
|  |  | S4 |  | I | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| \|HEX| S3 | S2 | S1 S01 |  |  | = = = = = = = = = |  |  |  | $=$ | $=$ | = | $=$ | $=$ | = | $=$ | = | = | = | = | = |
| \|0|0 | 0 | 0 | 0 |  | NE | C4 | C5 | $T$ | C6 | T | T | 62 | C7 | T | T | 46 | T | M | M | T |
| 1 |  | $0 \quad 1$ |  |  | 0 | 16 | 32 | 48 | 64 | 80 | 96 | 112 | 128 | 144 | 160 | 176 | 192 | 208 | 224 | 240 |
| 1110 | 0 |  |  |  | C0 | T | T | 14 | T | M | M | T | $T$ | M | M | T | M | T | T | 30 |
| 11 |  |  |  |  | 1 | 17 | 33 | 49 | 65 | 81 | 97 | 113 | 129 | 145 | 161 | 177 | 193 | 209 | 225 | 241 |
| 1210 | 0 | 1 | 10 | 1 | C1 | T | T | M | T | 34 | 56 | T | T | 50 | 40 | $T$ | M | T | T | M |
| 1 |  |  |  | 1 | 2 | 18 | 34 | 50 | 66 | 82 | 98 | 114 | 130 | 146 | 162 | 178 | 194 | 210 | 226 | 242 |
| \|3|0 | 0 |  |  |  | T | 18 | 8 | T | M | T | $T$ | M | M | T | T | M | T | 2 | 24 | T |
| 1 |  |  |  | 1 | 3 | 19 | 35 | 51 | 67 | 83 | 99 | 115 | 131 | 147 | 163 | 179 | 195 | 211 | 227 | 243 |
| 1410 | 1 | 0 | 0 | 1 | C2 | T | T | 15 | T | 35 | 57 | T | $T$ | 51 | 41 | T | M | T | T | 31 |
| 1 |  | 01 |  |  | 4 | 20 | 36 | 52 | 68 | 84 | 100 | 116 | 132 | 148 | 164 | 180 | 196 | 212 | 228 | 244 |
| \|5|0 | 1 |  |  |  | T | 19 | 9 | $T$ | M | $T$ | T | 63 | M | T | r | 47 | r | 3 | 25 | T |
| 1 |  | 0 |  | 1 | 5 | 21 | 37 | 53 | 69 | 85 | 101 | 117 | 133 | 149 | 165 | 181 | 197 | 213 | 229 | 245 |
| \|6|0 | 1 | 1 | 0 | 1 | T | 20 | 10 | T | M | T | T | M | M | T | T | M | T | 4 | 26 | T |
| 11 |  |  | 1 |  | 6 | 22 | 38 | 54 | 70 | 86 | 102 | 118 | 134 | 150 | 166 | 182 | 198 | 214 | 230 | 246 |
| \| 710 | 1 | 1 |  |  | M | T | T | M | T | 36 | 58 | $T$ | T | 52 | 42 | $T$ | M | T | T | M |
| 11 |  |  | 0 |  | 7 | 23 | 39 | 55 | 71 | 87 | 103 | 119 | 135 | 151 | 167 | 183 | 199 | 215 | 231 | 247 |
| $18 \mid$ | 0 | 0 |  |  | C3 | $T$ | T | M | T | 37 | 59 | T | T | 53 | 43 | T | M | T | T | M |
| 11 |  |  |  |  | 8 | 24 | 40 | 56 | 72 | 88 | 104 | 120 | 136 | 152 | 168 | 184 | 200 | 216 | 232 | 248 |
| 1911 | 0 | 0 | 1 | 1 | T | 21 | 11 | T | M | $T$ | T | M | M | T | T | M | $T$ | 5 | 27 | T |
| 11 |  |  |  | 1 | 9 | 25 | 41 | 57 | 73 | 89 | 105 | 121 | 137 | 153 | 169 | 185 | 201 | 217 | 233 | 249 |
| $\|\mathrm{A}\| 1$ | 0 | 1 | $0$ |  | T | 22 | 12 | T | 33 | T | T | M | 49 | T | T | M | T | 6 | 28 | T |
| 1 |  |  |  |  | 10 | 26 | 42 | 58 | 74 | 90 | 106 | 122 | 138 | 154 | 170 | 186 | 202 | 218 | 234 | 250 |
| \| B | 1 | 0 | 1 |  |  | 17 | T | T | M | T | 38 | 60 | $T$ | $T$ | 54 | 44 | T | 1 | T | T | M |
| 11 |  |  |  | 0 |  | 11 | 27 | 43 | 59 | 75 | 91 | 107 | 123 | 139 | 155 | 171 | 187 | 203 | 219 | 235 | 251 |
| \|C | 1 | 1 | 0 |  |  |  | T | 23 | 13 | T | M | T | T | M | M | T | T | M | T | 7 | 29 | T |
| 11 |  |  |  |  |  | 12 | 28 | 44 | 60 | 76 | 92 | 108 | 124 | 140 | 156 | 172 | 188 | 204 | 220 | 236 | 252 |
| \| D | 1 | 1 | 0 | $1$ |  | M | T | $T$ | M | T | 39 | 61 | T | T | 55 | 45 | T | M | T | T | M |
| 1 1 |  |  |  |  | 13 | 29 | 45 | 61 | 77 | 93 | 109 | 125 | 141 | 157 | 173 | 189 | 205 | 221 | 237 | 253 |
| \|E| 1 | 1 | 1 | 0 | $1$ | 16 | T | T | M | T | M | M | T | T | M | M | $T$ | 0 | $T$ | T | M |
| 1 1 |  |  |  | 1 | 14 | 30 | 46 | 62 | 78 | 94 | 110 | 126 | 142 | 158 | 174 | 190 | 206 | 222 | 238 | 254 |
| \| F | 1 | 1 | 1 | $1$ |  | T | M | M | T | 32 | T | T | M | 48 | T | T | M | T | M | M | T |
| 1 |  |  |  |  | 15 | 31 | 47 | 63 | 79 | 95 | 111 | 127 | 143 | 159 | 175 | 191 | 207 | 223 | 239 | 255 |

NE = NO ERROR
$\mathrm{Cn}_{\mathrm{n}}=$ check-bit error bit n
$\mathrm{n}=$ data-bit error bit n
$n=$ decimal equivalent of the syndrome

Table 2. 64-bit Syndrome Tables with Hex, Binary and Decimal Equivalents.

| CB | DATA | CB | DATA | CB | DATA | CB | DATA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 28 | 20 | 127 | 40 | E | 60 | 101 |
| 1 | 1000F | 21 | 10100 | 41 | 10029 | 61 | 10126 |
| 2 | 10000 | 22 | 1010F | 42 | 10026 | 62 | 10129 |
| 3 | 27 | 23 | 128 | 43 | 1 | 63 | 10E |
| 4 | 1000 C | 24 | 10103 | 44 | 1002A | 64 | 10125 |
| 5 | 2 B | 25 | 124 | 45 | D | 65 | 102 |
| 6 | 24 | 26 | 12 B | 46 | 2 | 66 | 100 |
| 7 | 10003 | 27 | 1010C | 47 | 10025 | 67 | 1012A |
| 8 | 10024 | 28 | 1012B | 48 | 10002 | 68 | 1010 D |
| 9 | 3 | 29 | 10C | 49 | 25 | 69 | 12A |
| A | C | 2A | 103 | 4A | 2A | 6 A | 125 |
| B | 1002B | 2B | 10124 | 4B | 1000 D | 6B | 10102 |
| C | 0 | 2 C | 10F | 4 C | 26 | 6 C | 129 |
| D | 10027 | 2 D | 10128 | 4D | 10001 | 6 D | 1010E |
| E | 10028 | 2 E | 10127 | 4E | 1000E | 6 E | 10101 |
| F | F | 2 F | 100 | 4F | 29 | 6F | 126 |
| 10 | 10022 | 30 | 1012D | 50 | 10004 | 70 | 1010B |
| 11 | 5 | 31 | 10A | 51 | 23 | 71 | 12C |
| 12 | A | 32 | 105 | 52 | 2C | 72 | 123 |
| 13 | 1002D | 33 | 10122 | 53 | 1000B | 73 | 10104 |
| 14 | 6 | 34 | 109 | 54 | 20 | 74 | 12F |
| 15 | 10021 | 35 | 1012E | 55 | 10007 | 75 | 10108 |
| 16 | 1002E | 36 | 10121 | 56 | 10008 | 76 | 10107 |
| 17 | 9 | 37 | 106 | 57 | 2F | 77 | 120 |
| 18 | 2 E | 38 | 121 | 58 | 8 | 78 | 107 |
| 19 | 10009 | 39 | 10106 | 59 | 1002F | 79 | 10120 |
| 1 A | 10006 | 3A | 10109 | 5A | 10020 | 7A | 1012F |
| 1B | 21 | 3B | 12E | 5B | 7 | 7 B | 108 |
| 1 C | 1000A | 3 C | 10105 | 5C | 1002C | 7 C | 10123 |
| 1D | 2D | 3D | 122 | 5D | B | 7D | 104 |
| 1 E | 22 | 3 E | 12D | 5 E | 4 | 7 E | 10B |
| 1F | 10005 | 3F | 1010A | 5 F | 10023 | 7 F | 1012C |

Table 3. Minimal 32-bit check-bit to data tables for diagnostic use. One data value is listed to generate every possible check-bit pattern.

| DATA | CB | DATA | CB | DATA | CB | DATA | CB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | C | 100 | 2F | 10000 | 2 | 10100 | 21 |
| 1 | 43 | 101 | 60 | 10001 | 4D | 10101 | 6 E |
| 2 | 46 | 102 | 65 | 10002 | 48 | 10102 | 6B |
| 3 | 9 | 103 | 2A | 10003 | 7 | 10103 | 24 |
| 4 | 5 E | 104 | 7D | 10004 | 50 | 10104 | 73 |
| 5 | 11 | 105 | 32 | 10005 | 1 F | 10105 | 3 C |
| 6 | 14 | 106 | 37 | 10006 | 1 A | 10106 | 39 |
| 7 | 5B | 107 | 78 | 10007 | 55 | 10107 | 76 |
| 8 | 58 | 108 | 7B | 10008 | 56 | 10108 | 75 |
| 9 | 17 | 109 | 34 | 10009 | 19 | 10109 | 3A |
| A | 12 | 10A | 31 | 1000A | 1 C | 1010A | 3 F |
| B | 5D | 10B | 7E | 1000B | 53 | 1010B | 70 |
| C | A | 10 C | 29 | 1000 C | 4 | 1010C | 27 |
| D | 45 | 10D | 66 | 1000D | 4B | 1010D | 68 |
| E | 40 | 10E | 63 | 1000E | 4 E | 1010E | 6 D |
| F | F | 10 F | 2C | 1000F | 1 | 1010F | 1 F |
| 20 | 54 | 120 | 77 | 10020 | 5A | 10120 | 79 |
| 21 | 1B | 121 | 38 | 10021 | 15 | 10121 | 36 |
| 22 | 1E. | 122 | 3D | 10022 | 10 | 10122 | 33 |
| 23 | 51 | 123 | 72 | 10023 | 5F | 10123 | 7 C |
| 24 | 6 | 124 | 25 | 10024 | 8 | 10124 | 2 B |
| 25 | 49 | 125 | 6A | 10025 | 47 | 10125 | 64 |
| 26 | 4 C | 126 | 6 F | 10026 | 42 | 10126 | 61 |
| 27 | 3 | 127 | 20 | 10027 | D | 10127 | 2E |
| 28 | 0 | 128 | 23 | 10028 | E | 10128 | 2D |
| 29 | 4F | 129 | 6C | 10029 | 41 | 10129 | 62 |
| 2A | 4A | 12A | 69 | 1002A | 44 | 1012A | 67 |
| 2 B | 5 | 12B | 26 | 1002B | B | 1012 B | 28 |
| 2 C | 52 | 12C | 71 | 1002C | 5C | 1012C | 7F |
| 2D | 1D | 12D | 3E | 1002D | 13 | 10120 | 30 |
| 2 E | 18 | 12E | 3B | 1002E | 16 | 1012E | 35 |
| 2 F | 57 | 12F | 74 | 1002F | 59 | 1012F | 7A |

Table 4. Minimal 32-bit data to check-bit tables for diagnostic use. At least one data value is listed for every possible check-bit pattern. This table is identical to Table 3 except in sequence of presentation.

Integrated Device Technology, Inc.

IMPLEMENTATION OF DIGITAL FILTERS USING IDT7320, IDT7210, IDT7216, AND IDT7383

## INTRODUCTION

Traditionally, signal processing tasks were performed with specialized analog processors. However, it is well known that digital techniques have some inherent advantages such as flexibility, accuracy, reliability over analog techniques. Moreover, because of the rapid progress in digital computer and VLSI technology, both digital processing units and storage devices are becoming less expensive year by year. Therefore, the digital approach is usually preferred over modern signal processing.

Digital filtering is one of the most important digital signal processing techniques. This technique has found many applications in a variety of areas. Perhaps the most widely known applications of digital filtering have been in the area of speech processing and communication. In many situations, speech signals are degraded in ways that limit their effectiveness for communication. In such cases digital filtering techniques are applied to improve speech quality (to remove noise or echoes from speech, etc.). Lowpass and bandpass digital filters have also been utilized in speech analysis and synthesis, speech coding, and data compression. Digital filtering techniques have also been widely used in the area of image processing: enhancement of the image to make it more acceptable to the human eye; removal of the effects of some degradation mechanism; separation of features for easier identification or measurement by human or machine. For example, we can use two-dimensional digital filters to reduce spatial low-frequency components in an $X$-ray image, and this process will make features with large high-frequency components such as fracture lines easier to identify.

## BASIC THEORY OF DIGITAL FILTERS

## General Form

A digital filter is a system or device which transforms an input sequence $\{\mu(k)\}$ into an output sequence $\{y(k)\}$. As shown in Figure 1, a digital filter is characterized by its impulse response $\{\mathrm{h}(\mathrm{k})\}$ or by its transfer function $\mathrm{H}(\mathrm{z})$.


2585 drw 01
Figure 1. Block Diagram of Digital Filter
The output sequence can be calculated from the input sequence as follows:

$$
\begin{gathered}
y(n)=\sum_{k=-\infty}^{\infty} h(k) \mu(n-k) \\
k
\end{gathered}
$$

A digital filter is said to be causal or realizable if the output at $\mathrm{n}=\mathrm{no}$ is dependent only on values of the input for $\mathrm{n} \leq \mathrm{no}$. This implies that the impulse response $h(n)$ is zero for $n<0$. The most important subset of the class of causal digital filters is that where the transfer function $\mathrm{H}(\mathrm{z})$ can be described by an Nth-order rational function

$$
\begin{equation*}
H(z)=\sum_{k=0}^{\infty} h(k) z-k=\frac{a_{0}+a_{1} z^{-1}+\ldots+a_{N} z^{-N}}{1-b_{1} z^{-1}-\ldots-b N z^{-N}} \tag{2-1}
\end{equation*}
$$

## FIR FILTERS

A digital filter is said to be a finite impulse response (FIR) filter if the number of nonzero $h(k)$ is finite. Otherwise, it is said to be an infinite impulse response (IIR) filter. It can be readily seen that for FIR filters, the denominator of $\mathrm{H}(\mathrm{z})$ is 1 , i.e. the transfer function becomes

$$
\begin{align*}
H(z) & =h(0)+h(1) z^{-1}+h(2) z^{-2}+\ldots .+h(N) z^{-N} \\
& =a 0+a 1 z^{-1}+a 2 z^{-2}+\ldots .+a N z^{N} \tag{2-2}
\end{align*}
$$

The output of an Nth-order FIR filter can be calculated from $\mathrm{N}+1$ input data as follows:
$y(k)=a 0 \mu(k)+a 1 \mu(k-1)+a 2 \mu(k-2)+\ldots .+a N \mu(k-N)$,
for $k=0,1,2, \ldots$
with initial conditions: $\mu(-1)=\mu(-2)=\ldots=\mu(-N)=0$. Therefore, FIR filters nonrecursive and can be implemented by using adders, multipliers and delay elements without a feedback path. The canonical form of an FIR filter is illustrated in Figure 2.


2585 dmw 02
Figure 2. Block Diagram of Canonical FIR Fiter

## IIR Filters

On the other hand, IIR filters are recursive, i.e., the output of an IIR filters is calculated from both input data and previous output data as follows:
$y(k)=b_{1} y(k-1)+b 2 y(k-2)+\ldots .+b N y(k-N)$
$+\mathrm{a} 0 \mu(\mathrm{k})+\mathrm{a} 1 \mu(\mathrm{k}-1)+\mathrm{a} 2 \mu(\mathrm{k}-2)+\ldots .+\mathrm{a} \mu \mu(\mathrm{k}-\mathrm{N})$,
for $k=0,1,2, \ldots$.
with initial conditions: $\mu(-1)=\mu(-2)=\ldots .=\mu(-N)=0$. The canonical form of IIR filters is shown in Figure 3.

While FIR filters have the advantages of being unconditionally stable, less sensitive to quantization error and linear phase, IIR filters have lower order than FIR filters with equivalent performance. Therefore, IIR filters require less memory and fewer arithmetic operations than FIR filters.


2585 dw 03
Figure 3. Block Diagram of Canonical IIR Filter
In this application note, we will discuss various implementations of both FIR and IIR filters using the IDT 16-bit DSP building block family: IDT7320, 16-bit 8-level pipeline register; IDT7210, 16×16-bit multiplier-accumulator; IDT7216 16x16-bit multiplier and IDT7383, 16-bit ALU.

## IMPLEMENTATIONS OF FIR FILTERS

There are many FIR filter structures. Two particular structures are universally utilized: the transversal structure and the lattice structure.

## Transversal Structure

The transversal structure is a rather direct realization of the equation (2-3) interms of delays, multiplications, and additions. As shown in Figure 4 for a 7th-order (8-tap) filter, the output
$y(k)$ of the transversal structure is simply the weighted sum of the current input $\mu(k)$ and the delayed inputs $\mu(k-1), \mu(k-2)$. The coefficient a0, $\mathrm{a} 1, \ldots$. determine the frequency response of a particular filter such as lowpass, bandpass or highpass.


Figure 4. 8-Tap Transversal Structure
Figure 5 illustrates the implementation of the 8 -tap transversal structure using two IDT7320s and an IDT7210. One IDT7320 is for the storage of input data, and the other for the storage of filter coefficients. The IDT7210 is used to perform multiplication and accumulation. Registers REG G1 and REG $\mathrm{H}_{2}$ of the IDT7320s are connected to $X$ and $Y$ input registers of the IDT7210, respectively. Both IDT7320s are shifted every clock cycle. Thus, the input data and the coefficients are loaded into the input registers of the IDT7210 in the sequence shown in Figure 6. In the first clock cycle, a new input word is loaded into REG $A_{1}$ and the pipeline registers A1-G1 shift down. Inthe next seven clock cycles, the output of REG G1 is connected to the input of REG $A_{1}$, so that the pipeline registers $\mathrm{A}_{1}-\mathrm{G} 1$ shift as a ring every clock cycle. Similarly, the output of REG $\mathrm{H}_{2}$ is connected to the input of REG A2. A new output is unloaded every eight clock cycles. A sequence controller generates the clock and the control signals SEL and ACC. The filter coefficients are preloaded into the pipeline registers $\mathrm{A}_{2}-\mathrm{H}_{2}$. Generally, for an N -tap transversal structure, a filter cycle has N clock cycles. Therefore, a filter cycle time is NSTMA, where tMA $=25 \mathrm{~ns}$ is the multiply-accumulate time of IDT7210.


Figure 5. Implementation of the Transversal Structure Using IDT7320s and IDT7210


2585 drw 06
Figure 6. Operation Sequence of IDT7320s and IDT7210 for the Transversal Structure

## Lattice Structure

The lattice structure of an Nth-order FIR filter shown in Figure 7 for $n=8$. The lattice structure is equivalent to the transversal structure, in the sense that any transfer function which can be represented by the transversal structure can
also be represented within a multiplicative constant by the lattice structure. The origin and utility of the structure is that it has several advantages over the transversal structure in the field of adaptive filtering.


Figure 7. Block Diagram of the Lattice Structure

From Figure 7, we can see that an Nth-order lattice structure consists of N stages, each having two inputs and two outputs. The outputs $\{\mathrm{efm}(\mathrm{k}), \mathrm{k}=0,1,2, \ldots\}$ and $\{\mathrm{ebm}(\mathrm{k}), \mathrm{k}=$ $0,1,2, \ldots$.$\} of the \mathrm{mth}(1 \mathrm{mN})$ stage are called mth-order forward and backward prediction errors, respectively, which are related to the inputs of the stage (the outputs of the previous stage) as follows:
efm(k) $=e_{f(m-1)}(k)-k m-1$ eb(m-1)(k-1)
$\mathrm{ebm}(\mathrm{k})=\mathrm{eb}(\mathrm{m}-1)(\mathrm{k}-1)-\mathrm{km}-1 \mathrm{ef}(\mathrm{m}-1)(\mathrm{k})$
where the input of the first stage is
eto (k) $=\mathrm{ebo}(\mathrm{k})=\mu(\mathrm{k})$
Equation (3-1) shows that we need to store $\{\mathrm{ebo}(\mathrm{k}-1)$, eb1(k-1), ... , eb(N-1)(k-1)\}, the backward prediction errors at time $k-1$, for calculating the outputs of all stages at time $k$ : $\left\{\mathrm{eb}_{1}(\mathrm{k}), \mathrm{eff}_{1}(\mathrm{k}), \mathrm{eb} 2(\mathrm{k}), \mathrm{ef} 2(\mathrm{k}), \ldots ., \mathrm{ebN}(\mathrm{k}), \mathrm{efN}(\mathrm{k})\right\}$. An implementation of the 8 -stage lattice structure is given in Figure 8 using IDT7320s, 7216s, and 7383s. Two IDT7320s store the previous outputs ebo(k-1), ebt $(k-1), \ldots ., \mathrm{eb} 7(\mathrm{k}-1)$ and the coefficients ko, k1, ...., k7. The multiplications of
$\mathrm{km}-1 \mathrm{eb}(\mathrm{m}-1)(\mathrm{k}-1)$ and $\mathrm{km}-1 \mathrm{ef}(\mathrm{m}-1)(\mathrm{k})$
are performed by two IDT7216s. Two IDT7383s execute the subtractions
$e f(m-1)(k)-k m-1 e b(m-1)(k-1)$ and $e b(m-1)(k-1)-k m-1 e f(m-1)(k)$.
The sequence of the operations is shown in Figure 9. A filter cycle consists of 8 clock cycles. In the first clock cycle,
$\mathrm{ebo}(\mathrm{k}-1)=\mu(\mathrm{k}-1)$ stored in REG $\mathrm{H}_{1}$ is loaded into registers $\mathrm{X}_{1}$ and $R_{1}$; ko stored in REG $H_{2}$ is loaded into registers $Y_{1}$ and $\mathrm{Y}_{2}$; and the new input $\mu(\mathrm{k})=\mathrm{efo}(\mathrm{k})$ is loaded into registers $\mathrm{X}_{2}$ and R2. The new input $\mu(k)=\mathrm{ebo}(\mathrm{k})$ is also loaded into REG H1. After a time delay of $\mathrm{tMUC}=30 \mathrm{~ns}$, the results of multiplication appear at the output pins of the IDT7216s which are directly connected to the input of the ALU of the IDT7383s. Then, after another time delay of tALU $=25 \mathrm{~ns}$, we obtain the outputs of the first stage, eb1 $(k)$ and ef1 $(k)$, at the output pins of the IDT7383s. In the second clock cycle, eb1(k-1) stored in REG G1, $k 1$ stored in REG G2, and ef1 (k) appeared at the output port of the IDT7383 are loaded into corresponding input registers of the IDT7216s and 7383s. At the same time, ebi(k) is loaded into REG G1. After a time delay of tMUC + tALU $=$ 55 ns , we obtain eb2(k) and ef2(k), at the output pins of the IDT7383s, and so on. Finally, in the eighth cycle, we obtain ebs $(k)$ and $y(k)=e f 8(k)$. It should be noted that in each clock cycle, the IDT7216s first perform the multiplication, then the IDT7383s complete the subtraction. Therefore, the time of a clock cycle is $\mathrm{tc}=\mathrm{tMUC}+\mathrm{tALU}=55 \mathrm{~ns}$. For an Nth-order lattice FIR filter, the filter cycle time is $55 \times \mathrm{N}$ nanoseconds ( 440 ns for $N=8$ ).

The signals lo-3 control to which register of the IDT7320 a new backward prediction error will be written. The signals SELO-2 select one of the eight registers of the IDT7320s to be read from the output port. A sequence controller is needed to generate the clock and the control signals $10-3$ and SELO-3. The filter coefficients ko-k7 are preloaded into the registers $\mathrm{A} 2-\mathrm{H} 2$.


Figure 8. Implementation of the Lattice Structure Using IDT7320s, IDT7216s and IDT7383s


Figure 9. Operation Sequence of IDT7320s, IDT7216s and IDT7383s for the Lattice Structure

## IMPLEMENTATIONS OF IIR FILTERS

Since IIR filters have feedback elements, architecture for implementing IIR filters are more complex than those for filters. Moreover, roundoff errors of multiplication may accumulate and be amplified through the feedback loop so that the roundoff noise at the filter output becomes a serious problem. However, IDT's flexible and high-precision DSP product lines provide unique solution for implementing IIR filters.

There are a variety of structures to implement IIR filters, such as direct form structure, cascade structure, parallel structure, lattice structure, ladder structure, state-space structure. Among these, direct form, parallel and cascade structures are popular in many applications. In the following, we will consider how to implement these filter structures using the IDT7320, 7210, and 7383.

## Direct Form Structure

The direct form structure is the simplest implementation of IIR filters and requires the fewest multiplication, addition and delay elements. This means that it can achieve higher speed and needs less hardware than other structures. The disadvantage of the direct form structure is that it may have multiplication roundoff noise. This can be overcome by using the IDT high-precision 16-bit multiplier-accumulator (MAC), where the whole 32-bit product is preserved and used in the accumulator.

Let $U(z)$ and $Y(z)$ be the $z$-transforms of the input $\{\mu(k)\}$ and the output $\{y(k)\}$, respectively, then an IIR filter is described by

$$
\begin{equation*}
Y(z)=H(z) U(z)=\frac{a 0+a 1 z^{-1}+\ldots+a N z^{-N}}{1-b_{1} z^{-1}-\ldots-b N z^{-N}} U(z)=\frac{A(z)}{B(z)} U(z) . \tag{4-1}
\end{equation*}
$$

Define $W(z)=\frac{1}{B(z)} U(z)$, we obtain
$W(z) B(z)=U(z)$ and $Y(z)=A(z) W(z)$.
Equation (4-2) can be written in the time domain as
$w(k)=\mu(k)+b_{1} w(k-1)+b 2 w(k-2)+\ldots+b N w(k-N)(4-3 a)$
and
$y(k)=a 0 w(k)+a_{1} w(k-1)+a 2 w(k-2)+\ldots+a N w(k-N)(4-3 b)$
From (4-3), we get the direct form structure of the IIR filter as shown in Figure 10. The direct form structure can be implemented using a single MAC or two MACs.


2585 drw 10
Figure 10. Block Diagram of the Direct Form Structure

## Implementation Using A Single MAC

Using a single MAC, for each new input $\mu(\mathrm{k})$, we first calculate $\mathrm{w}(\mathrm{k})$ given by (4-3a), and then calculate $\mathrm{y}(\mathrm{k})$ by (4-3b). The implementation of a 7th-order filter is shown in Figure 11. Three IDT7320s are used to store $\{w(k)\}$, the
coefficients $\{b 1, b 2, \ldots, b 7,1\}$ and the coefficients $\{a 0, a 1, \ldots, a 6$, a7\}. The new input $\mu(\mathrm{k})$ and the data $\{\mathrm{w}(\mathrm{k})\}$ stored in the IDT7320 are sent to X input port of the IDT7210 through a multiplexer, while the coefficients \{a0, a1, ..., a6, a7\} are sent to Y input port of the IDT7210 through another multiplexer.


Figure 11. Direct Implementation of IIR Filter Using a Single MAC

As shown in Figure 12, each filter cycle consists of 16 clock cycles. The first eight clock cycles calculate $w(k)$ while the last eight clock cycles calculate $y(k)$. In the first clock cycle, the new input $\mu(\mathrm{k})$ and the content of REG H 2 are loaded into the input registers of the IDT7210. Since 1 is stored in REG H2, the result obtained in the output register of the IDT7210 is $\mu(\mathrm{k})$. In the second clock cycle, the contents of REG G1 and REG G2 are sent to the input registers of the IDT7210, and so on. Then, in the ninth clock cycle, $w(k)$ is obtained in the output register of the IDT7210. In the tenth cycle, we load $w(k)$ into

REG A1 which will be used in the sixteenth cycle. Before w(k) is loaded, in the eighth cycle, we shift down the pipeline registers $\mathrm{A} 1-\mathrm{H} 1$, so that in the ninth cycle, the data stored in $\mathrm{H}_{1}$ is not $w(k-8)$ but $w(k-7)$ which is multiplied by a7 stored in REG H3. A new output $y(k)$ is obtained in the first clock cycle of the next filter cycle. It should be noted that in this implementation, we obtain different data at the output ports of the IDT7320s by using the output selection signal SELo-2, not by shifting the pipeline registers every clock cycle.


Figure 12. Sequence of Operations of IDT7320s and IDT7210 for the Direct Form Implementation Using a Single MAC

## Implementation Using Two MACs

In the implementation mentioned above, we use a single MAC to calculate $w(k)$ and $y(k)$ alternately. If we use two MACs, one MAC for calculating $y(k)$ given by
$y(k)=a 0 w(k)+a 1 w(k-1)+a 2 w(k-2)+\ldots+a N w(k-N)$
and another MAC for simultaneously calculating $w(k+1)$ given by
$w(k+1)=\mu(k+1)+b 1 w(k)+b 2 w(k-1)+\ldots+b N w(k-N+1)(4-4 b)$
then the processing speed canbe doubled. The implementation of a 7th-order filter using two IDT7210s is shown in Figure 13.

A filter cycle has 8 clock cycles as shown in Figure 14. In the first cycle, $\mu(k+1)$ is loaded into register $X$, and multiplied by the content of REG H2 which is one, so that the result in the output register $\mathrm{P}_{1}$ is still $\mu(k+1)$. In the next seven cycles, $w(k-6), w(k-5), \ldots, w(k)$ are loaded into register $X_{1}$ through the multiplexer and multiplied by b7, b6, ..., b1, respectively. In the eighth cycle, we shift down the pipeline registers $\mathrm{A}_{1}-\mathrm{H}_{1}$ to prepare for the next filter cycle. Then, in the first clock cycle of the next filter cycle, we obtain $w(k+1)$ in the output register $\mathrm{P}_{1}$ which is loaded into REG $\mathrm{A}_{1}$ in the second clock cycle. When one IDT7210 calculates $w(k+1)$, another IDT7210 calculates $y(k)$ and an output is unloaded from register $P_{2}$ every 8 clock cycles.



Fil 2585 dm 14
Figure 14. Sequence of Operations of IDT7320s and IDT7210 for the Direct Form Implementation Using Two MACs

Whether using a single MAC or two MACs, the signals l0-3 control whether or not the pipeline registers shift or hold and to which register of the IDT7320 a new result $w(k)$ will be written. On the other hand, the signals SELO-2 select one of the eight registers of the IDT7320s to be read from the output port. A sequence controller generates the clock and the control signals. The filter coefficients are preloaded into IDT7320s as in the FIR filter case.

## Parallel Structure

The parallel structure has the advantage of less multiplication roundoff noise and coefficient quantization sensitivity than the direct form structure. However, the parallel structure uses more hardware. The basic principle of the parallel structure is that an Nth-order rational transfer function

$$
\begin{equation*}
H(z)=\frac{a_{0}+a_{1} z^{-1}+\ldots+a N z^{-N}}{1+b_{1} z^{-1}+\ldots+b_{N} z^{-N}} \tag{4-5}
\end{equation*}
$$

can be expanded to partial fraction as follow
$H(z)=H_{1}(z)+\ldots+H M(z)$
The expansion suggests that the filtercould be implemented in a parallel structure shown in Figure 15. To minimize the roundoff noise and coefficient sensitivity, $H_{i}(z)$ is usually a

$$
\begin{equation*}
H_{i}(z)=\frac{a 0+a: z^{-1}}{1+b_{1} z^{-1}} \tag{4-7}
\end{equation*}
$$

first-order filter or a second-order filter

$$
\begin{equation*}
H_{i}(z)=\frac{a 0+a_{1} z^{-1}+a 2 z^{-2}}{1+b_{1} z^{-1}+b 2 z^{-2}} \tag{4-8}
\end{equation*}
$$

which can be implemented by the direct form structure mentioned before. For example, a fourth-order filter can be implemented with two parallel sections, each being a secondorder filter, as shown in Figure 16. In this particular implementation, each section uses two MACs. The outputs of two sections are added by the IDT7383 to obtain the filter output $\{y(k)\}$.


2585 dw 15
Figure 15. Parallel Structure of IIR Filters


Figure 16. Parallel Implementation of a Fourth-Order Filter Using Two Second-Order Sections

## Cascade Structure

Like the parallel structure, the cascade structure has the advantage of less multiplication roundoff noise and coefficient quantization sensitivity and the disadvantage of more hardware than the direct form structure. The basic principle of the cascade structure is to decompose an Nth-order rational transfer function given by (4-5) into first-order or secondorder sections as follows:
$H(z)=H_{1}(z) S \ldots . . S H m(z)$
where $\mathrm{H}_{\mathrm{i}}(\mathrm{z})$ is given by (4-7) or (4-8). From the decomposition, the filter of (4-5) can be implemented by the direct form
structure. For example, a fourth-order filtercan be implemented with two cascade sections, each being a second-order filter, as shown in Figure 18. The output of the first section is the input of the second section.


2585 drw 17
Figure 17. Cascade Structure of IIR Filters


2585 drw 18
Figure 18. Cascade Implementation of a Fourth-Order Filter Using Two Second-Order Sections

## CONCLUSIONS

In this application note, we have discussed the basic methods to implement a variety of structures of both FIR and IIR filtersusing IDT DSP buildingblockfamily: pipeline registers, MACs, multipliers, and ALUs. Which structure and implementation should be selected in a particular application is decided by many factors such as the available filter design tools, cost, speed, etc.. In many applications, the FIR transversal structures is used because of the simplicity of filter design and implementation. The FIR lattice structure is employed in the application where the filter coefficients have to be adaptively changed and fast convergency of the coefficients is required. In applications requiring high speed and compact hardware, IIR filters are usually preferred. Different IIR filter structures may have completely different finite wordlength effects (roundoff error, coefficient error and limit cycles). The direct form structure is the simplest one and uses the least hardware. However, if the filter order is large and the bandwidth of the filter is very narrow, then the direct
form structure may have severe roundoff noise and limitcycles so that the actual input-output characteristic of the filter dramatically deviates from the ideal one. In this situation, parallel structure or cascade structure should be utilized.

The building block approach discussed in this application note can achieve 10 times the performance of some simple FIR and IIR filter structures. Table 1 gives a comparison between the building block approach using IDT's DSP building blocks and the single chip DSP approach using the latest Texas Instruments TMS320C25-50; a single chip digital signal processor with an instruction cycle time of 80 ns .

IDT's extensive and flexible product lines provide various possibilities to implement different filter structures. In the FIR filter implementations and IIR filter direct form implementations shown in this application note, we have using at most two MACs, multipliers and ALUs. The number of the clock cycles in a filter cycle is proportional to the filter order. If more MACs, multipliers and ALUs are used, a filter cycle can contain only a single clock cycle to achieve the highest speed.


By Yuping Chung

## INTRODUCTION

An address generator is essential in every system requiring access to both the programming code and data. In a microprocessor-based system, the address generator is already built-in on the microprocessor chip. Other high performance systems use dedicated address generators to achieve a high degree of parallelism. The address generator must be fast and flexible to cope with the system's different addressing requirements, such as random addressing and structured data addressing. A loadable up/down counter can be used as an address generator, but it is limited to access the adjacent locations. A better solution is an ALU based address generator which can access the address in several modes: sequential accessing, interval accessing, segmented
addressing, and indexed addressing. These flexible accessing modes are especially useful in systems with structured data, such as matrices. The following sections discuss a high speed matrix manipulation engine incorporates its own ALU-based addressing generators.

Digital signal processing, array processing and scientific computing systems require matrix operations. An example shown in Figure 1 is the matrix multiplication. Most often, the data of each matrix are stored sequentially in abuffer. However, the matrix operation requires accessing the memory both sequentially and non-sequentially. We will examine the memory organization of the matrix first and subsequently examine the matrix manipulation engine.


Figure 1. Matrix Multiplication and its Unit Operation

## MATRIX MEMORY ORGANIZATION AND ADDRESSING

illustrated in Figure 2. In applications such as spectrum analysis, image processing, and graphics engine, the segment size may be as large as several thousand words.

## Sequential Memory Organization

In most applications the entries each matrix are stored linearly row by row in a dedicated memory segment, as


Figure 2. Sequential Memory Organization and Sequential Accessing for a Matrix

Interleaved Memory Organization
Another type of memory organization is implemented by interleaving matrices in the same memory segment (Figure 3). This can be found in the time multiplexed data acquisition and processing. The memory segment contains two sets of data
$[\mathrm{X}]$ and $[\mathrm{Y}]$. The entries of $[\mathrm{X}]$ and $[\mathrm{Y}]$ are interleaved in the same segment of the memory and therefore the entries of each matrix is accessed at an interval of two.


2586 drw 03
Figure 3. Interleaved Memory Organization and Interval Accessing for Two Matrices

## Matrix Column Addressing

In the example of multiplication in Figure 1, the multiplier matrix $[B]$ is accessed by the column instead of the row.

Therefore, the address pointer increments at an interval of $k$, the column size of the matrix. Figure 4 shows the memory organization and accessing of the matrix $[B]$.


2586 drw 04
Figure 4. Sequential Memory Organization and Interval Accessing for Matrix [B]

## Address Generator

Different addressing schemes are required to access different memory organizations, or different structured data
organizations. An ALU-based address generator is best suited for this type of application since it can increment the address based on a pointer and a displacement (Figure 5).


Figure 5. ALU-based Address Generator for Matrix Column Addressing

## MATRIX UNIT OPERATIONS

In a matrix multiplication (Figure 1) involving two matrices $[A]$ and $[B]$, each entry in the product matrix [C] is obtained by summing the products which are obtained by multiplying the entries in the first matrix [A] with the corresponding entries in the second matrix [B].

The matrix multiplication process can be described as C-language program where the loop in the line 6 and 7 fetches two entries from the memory and stores the product entry back into the memory. The unit operation line 7 consists of a multiplication and an addition which can be performed in hardware with a single chip multiplier-accumulator, such as the IDT7210 16-bit MAC.
\{
for ( $\mathrm{i}=0, \mathrm{i}<$ MaxRow_A, $^{\mathrm{I}} \mathrm{i}++$ )
1 for ( $\mathbf{k}=0, \mathrm{k}$ < MaxColumn_B, $\mathrm{k}++$ ) l

$$
\text { for }(j=0, j<\text { MaxColumn_A, } j++)
$$

$\mathrm{Cik}_{\mathrm{ik}}=\mathrm{Ci}_{\mathrm{i}}+\mathrm{aij} \mathrm{X} \mathrm{bj}$
\}
\}
10 \}

* MaxRow_A = number of row in matrix $A$,

MaxColumn_A = number of column in matrix $A$, MaxColumn_B = number of column in matrix $B$.

## PIPELINED MATRIX MANIPULATION ENGINE

To implement the matrix operation in hardware, three functional blocks are required: the address generator, the multiplier/accumulator (MAC), and the memory (Figure 6). The IDT7383 or IDT7381 is used as the address generator. An IDT7210 is used to implement the multiply-accumulate operation. This implementation uses both pipeline registers and a multi-bank memory to achieve the highest performance using a high degree of parallelism. Inthe pipelinedarchitecture, four operations execute in parallel during a single cycle: generating a read address, reading out data from memory, loading two operands and multiplying and adding, and generating write address and writing data to memory. These four stages are easily identified by locating the clock input of
the pipeline registers (Figure 7).
The multiplication-and-addition is performed using a multiplier-accumulator. The two input data pipeline registers and output data pipeline register reduces the part count during pipelined operation. It allows the systemto do the multiplication and addition while the result of the previous operation is stored into memory.

The multi-bank memory allows the system to simultaneously access two entries of matrices $[A]$ and $[B]$. It also allows the system to write the product entry into matrix [C] in the same cycle. It requires one address generator for each bank of memory to simultaneously access all three banks of memory. The 16 -bit ALU-based address generator is capable of accessing up to 64 K locations.


Figure 6. Block Diagram of Pipelined Matrix Manipulation Engine

## PIPELINED STAGE, DATA PATH, AND CYCLE TIME

The first pipeline stage, i.e. address calculation, consists of the input pipeline registers and the ALU in the IDT7383/ IDT7381. The ALU calculates the address and sends the results to the output pipeline register. The propagation delay from the input clock to the valid result from the ALU is 25 ns
(Figure 7).
The second pipeline stage, i.e. memory read, consists of the output pipeline register of the IDT7383/7381 and two banks of IDT6116 $2 \mathrm{~K} \times 8$ SRAMs. The address generator provides the address to the memory. The data is subsequently read from the memory. The propagation delay from the output clock to the memory output data valid is 33ns (Figure 7).


Figure 7. Propagation Delay of the 4 -Stage Pipelined Matrix Manipulation

The third pipeline stage, i.e. multiply-accumulate, consists of the input registers and multiplier-and-accumulator in the IDT7210. Two operands are multiplied and added to the content retained in the accumulator. The result, stored in the accumulator, is ready to be clocked into the output register. The propagation delay from the clock of the input register to the valid output of the MAC is 25 ns .

The fourth pipeline stage, i.e. memory write, consists of the output pipeline register of the IDT7210 and the third bank of IDT61162K x 8 SRAM. An address generator simultaneously provides the address for the memory write. The propagation delay from the clock of the uutput register of the IDT7210 to the
end of the memory write is 32 ns .
The control section consists of the IDT6116 $2 \mathrm{~K} \times 8$ SRAM and IDT74FCT374 Octal register. It is found that the propagation delay is the combination of the output valid delay, 6.5 ns , and the instruction setup time, 19 ns . The total propagation delay is 25.5 ns .

Effectively, the cycle time of this engine is determined by the memory read cycle which requires a 35 ns cycle time. The four-stage pipelined cycle time and timing diagram are shown in Figure 8 and Figure 9. For the corresponding control signals, please refer to the IDT data book.

|  | Stage 1 ADDRESSING | Min. CLK to CLK IDT7383/81 | 25ns | Total Delay |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 25ns |
|  | Stage 2 <br> SRAM READ | CLK to F IDT7383/81 $(\mathrm{FTAB}=0, \mathrm{FTF}=0)$ <br> Addr to Data IDT6116-12 <br> Input Setup IDT7210 | 11ns <br> 12ns <br> 12ns | 35 ns |
|  | Stage 3 MAC CYCLE | Min. CLK to CLK IDT7210 | 25ns | $25 n s$ |
|  | Stage 4 SRAM WRITE | CLK to P IDT7210 <br> Addr to Data IDT6116-12 | $20 \mathrm{~ns}$ $12 \mathrm{~ns}$ | 32ns |
|  | CONTROL CYCLE | $\begin{gathered} \text { CLK to Q IDT74FCT374 } \\ \text { Setup IDT7383/81 } \\ \text { (FTAB }=0, \text { FTF }=0 \text { ) } \end{gathered}$ | $\begin{gathered} 6.5 \mathrm{~ns} \\ 19 \mathrm{~ns} \end{gathered}$ | 25.5ns |

Figure 8. Minimal Cycle Time of Each Stage of Matrix Manipulation Engine


Figure 9. Pipelined Timing Diagram of Matrix Manipulation Engine

## SUMMARY

A high performance matrix manipulation engine can be implemented by using the IDT7383/IDT7381 16-bit ALU, IDT7210 MAC, and IDT6116 $2 \mathrm{~K} \times 8$ SRAM. A cycle time of 35 ns is achieved in the matrix unit operation engine by using a 4-stage pipelined architecture. These four stages, addressing, SRAM read, Multiply-Accumulate, and SRAM write, are pipelined together so that effectively one matrix unit operation is processed every cycle. Both the IDT7383/ IDT7381 16-bit ALU and the IDT7210 16-bit MAC have on
chip input/output pipeline registers, which reduce board space and chip count.

Highly structured data is easily accessed by using the IDT7383/7381 ALU-basedaddress generator. The structured data may be organized in several ways: segmented organization, sequential organization, and interleaved organization. The ALU-based address generator supplies the sequential or non-sequential addresses based on the base-pointer and displacement provided by the system.

# HIGH-PERFORMANCE GRAPHICS SYSTEM DESIGN USING THE IDT75C458 PaletteDAC ${ }^{\text {™ }}$ 

By Tao Lin, Wing Leung and Frank Schapfel

## INTRODUCTION

The IDT75C458 PaletteDAC ${ }^{\text {тм }}$ is a triple 8-bit video DAC with on-chip dual-ported color palette memory. The PaletteDAC is optimally designed for use in high performance bit-mapped graphics display applications. The architecture eliminates the ECL pixel interface by providing multiple TTL-compatible pixel ports and by multiplexing the pixel data on chip.

Video data rates of 165 MHz enable color monitors of 1600 $\times 1280$ pixel resolution to display up to 256 simultaneous colors from a palette of 16.8 million colors using one PaletteDAC. Using three IDT75C458s, the full spectrum of 16.8 million colors can be displayed, a required feature in true color, photo realistic graphics display.

## Synchronizing Three PaletteDACs

When synchronizing three PaletteDACs for true color applications, an on-chip Phase-Locked Loop (PLL) fixes the pipeline delay from the pixel input ports to the triple DAC. The PLL sets the pipeline delay to nine clock cycles, and insures synchronization of the three PaletteDACs with only one clock signal. The performance of true color systems is enhanced because the time skew from the digital components of the pixel data path.

Other implementations of the PaletteDAC, such as the Brooktree ${ }^{\circledR} \mathrm{Bt} 458$, have a variable pipeline delay of six to ten clock cycles, which must be set during the power up sequence. To set the pipeline delay of the Bt458, a complicated power up and timing sequence is necessary by starting, stopping and re-starting the CLOCK and CLOCK signals. When using multiple Bt458s, a hardware reset of the blink counter circuitry is not possible when setting the pipeline delay to 8 clock cycles. Therefore, the blink counters must be synchronized using software control.

The PaletteDAC's on-chip PLL automatically sets the pipeline delay to 9 clock cycles, thereby eliminating the complicated power up sequence required by the Bt458. We will discuss the mechanism to fix the pipeline delay and the role of the PLL.

## On-Chip Phase-Locked Loop

The next generation, true color graphics display will use a $1600 \times 1280$ pixel resolution screen and requires three PaletteDACs with the pixel clock operating at 165 MHz to display the full spectrum of 16.8 million colors. Typically, slow speed video RAMs (VRAM) built using dynamic RAM technology store the pixel information in the frame buffer. Five
pixel ports and internal multiplexing on the PaletteDAC enable a TTL-compatible interface to the frame buffer while maintaining a 165 MHz pixel clock rate.

On the rising edge of Load Clock input ( $\overline{\mathrm{LD}}$ ) color data for four or five consecutive pixels is latched into the PaletteDAC. Therefore, the $\overline{L D}$ signal is four to five times slower than the pixel clock (CLK), and istypically derived by externally dividing the pixel clock by 4 or 5 . Inevitably, the $\overline{L D}$ signal is phase shifted with respect to CLK because of the propagation delay of generating $\overline{L D}$.


2592 dwo 01
Figure 1. Phase Locked Loop on the PaletteDAC
The PLL on the IDT75C458 synchronizes the $\overline{\mathrm{LD}}$ and CLK signals. As shown in Figure 1, the PLL receives the external $\overline{L D}$ and CLK signals and generates internal $\overline{L D}$ and CLK signals. The phases of the external $\overline{L D}$ and external CLK may differ, (Figure 2). The PLL corrects the phase shift by forcing the internal $\overline{L D}$ and internal CLK to have the same phase. The PLL approach guarantees that the internal $\overline{\mathrm{LD}}$ follows the external $\overline{\mathrm{LD}}$ by less than one pixel clock cycle. Alternatively, the internal counter approach implemented in the Bt458 allows the internal $\overline{\mathrm{LD}}$ to follow the external $\overline{\mathrm{LD}}$ by between one and four clock cycles.


2592 drw 02
Figure 2. Phase Relationship of the Internal and External Load Clock and Clock

[^24]
## Fixing the Pipeline Delay

Figure 3 illustrates the data path inside the PaletteDAC for the pixel select input data, overlay select input data, $\overline{\text { SYNC }}$ and BLANK signals. All data operations are pipelined to maximize throughput performance. The rising edge of external $\overline{\mathrm{LD}}$ latches pixel data to the Master Latch while the rising edge
of the internal $\overline{\mathrm{LD}}$ latches pixel data to the Slave Latch. All subsequent internal data operations are controlled by the internal pixel clock. Since the on-chip PLL forces the internal $\overline{\mathrm{LD}}$ signal to follow the external $\overline{\mathrm{LD}}$ by less than one clock cycle, the pipeline delay from the pixel input port to the triple DAC is fixed at 9 clock cycles.


2592 dw 03
Figure 3. Pixel Data Path of the IDT75C458

## 25 MHz Graphics Engine Interface

Today's high-speed graphics workstations employ graphics engines operating at clock frequencies in excess of 10 MHz . The IDT75C458's microprocessor interface can handle a data rate of up to 25 MBy tes per second. The enhanced interface to the color palette allows today's 25 MHz graphics engines or RISC microprocessors, such as the IDT7953000, the ability to change the colors in the PaletteDAC's RAM thereby increasing the throughput of the controlling microprocessor. Since the IDT75C458 is intended for high-speed operation, there is less control timing error tolerance compared to that of a slower part. To maintain proper operation, the control timing parameters (i.e., zero write data hold time) must not be exceeded at full operational speed and throughout the operational temperature range.

## High-Speed Analog Output

To achieve a 165 MHz pixel conversion rate, the analog outputs are designed to operate with a 1.5 ns rise/fall time at a full-scale swing of 0 to 0.7 V . The full-scale output settles within 6 ns (including the rise and fall time) with proper termination and an output load to 17 pF . The fast settling time is the result of the low output capacitance $(7-8 p F)$ of the digital-to-analog converters and the minimal package inductance of the 84-pin grid array and plastic leaded chip carrier (PLCC).

## High Performance Design Considerations

When designing high performance digital and analog systems using the IDT75C458, special attention should be paid to the PC board layout, impedance matching and decoupling considerations, as these are crucial to minimizing noise and obtaining stable performance.

## Analog Output Connection and Impedance Matching

To fully utilize the superior performance capabilities of the IDT75C458, special attention must be paid to the handling of the analog output signals. To minimize the transmission line effects, accurate termination resistance, cable assembly and well-matched characteristic impedance in the operating frequency range are necessary. The loading impedance to the analog outputs resulting from the PC board metal trace, cable assembly, and termination must not be inductive. Inductive loading impedance introduces overshoots and ringing on the analog output waveforms, which in turn in increase the settling time and smear images on the CRT screen. To avoid inductive loading impedance, the PC board metal traces connecting the analog outputs of the IDT75C458 to the BNC must be as short as possible, as illustrated in Figure 4.

For most applications, the inductive effect can be cancelled out (at the expense of frequency bandwidth) by adding 10 to 20pF capacitor at the analog outputs as close to the package pins as possible. Each analog output should have a 75 ohm
load resistor connected to ground to achieve maximum performance. To minimize transmission line effect reflections, the resistors should have the shortest leads and be placed as close to the IDT75C458 as possible.


2592 dw 04
Figure 4. Output Connection and Impedance Matching

## Ground Plane

Although the ground pins on the IDT75C458 are called analog ground (AGND), they should be connected to the digital groundplane of the PC board through ferrite beads and
decoupled to the analog VAA. To minimize noise on the board, the analog groundplane area should surround all peripheral circuitry and connections for the IDT75C458: the decoupling capacitors, the external voltage reference circuitry, the analog output traces and output amplifiers and all digital input signals leading to the IDT75C458.

## Analog Power Plane and Supply Decoupling

Most of the circuits on the chip are synchronized to the pixel clock and switch at the clock edges. Consequently, large voltage spikes are generated on the power supply lines. Without good power supply decoupling these voltage spikes can be decoupled to the analog outputs and result in a snowy screen. Therefore, a separate analog power plane should be furnishedfor the IDT75C458 and its associated analog circuitry. Figure 5 illustrates how the analog power plane should be connected to the digital PC board power plane (Vcc) at a single point through a ferrite bead located as close as possible to the IDT75C458. The IDT75C458 has six analog ground pins separated into three groups, with each group decoupled with a $0.1 \mu \mathrm{~F}$ ceramic capacitor in parallel with a $0.1 \mu \mathrm{~F}$ chip capacitor. These capacitors should be installed close to the PaletteDAC using the shortest leads possible.


Figure 5. Analog Power Plane and Decoupling of Each Group of Analog Pins

Forthe lowest levels of cross talk and noise pickup between the PaletteDAC's analog circuitry and the digital traces on the printed circuit board, power for the digital logic should come from the digital power supply plane.

## CONCLUSION

The PaletteDAC provides an easy upgrade of existing high performance graphics display boards: With the 165 MHz version, a $1600 \times 1280$ pixel screen resolution canbe achieved
with minimal design effort. Taking advantage of the on-chip phase locked loop, three PaletteDACs display true color images using a palette of 16.8 million colors, without complicated external synchronization circuitry. The 25 MHz microprocessor interface allows today's high performance graphics engines and RISC microprocessors to change palette colors without wait states. The PaletteDAC clearly supplies the best upgrade path for today's graphics display boards. GRAPHICS APPLICATIONS

AN-63

## by Tao Lin

The IDT75C457 is the newest member in the IDT PaletteDAC ${ }^{\text {M }}$ family which targets high-performance graphics systems. The IDT75C457 is primarily used in high-resolution true-color applications, although it can also be applied to high-resolution monochrome graphics systems.

Besides having all the features of the industry standard Bt457, the IDT75C457 is unique in that the device includes an on-chip Phase-Locked Loop (PLL) and consumes less power. The block diagram of the IDT75C457 is shown in Figure 1. The PLL automatically synchronizes the load-data clock, $\overline{L D}$, and the high-frequency pixel clock, CLOCK. This feature results in the following major advantages of the IDT75C457 over the Bt457: (1) a reset operation is not required. Therefore, an external clock chip with a reset feature such as the Bt439, is not necessary, (2) the internal pipeline delay is automatically fixed to 9 clock cycles and (3) in truecolor graphics systems where three IDT75C457s are used for red, green and blue channels, respectively, the internal pixel clocks of all the three chips are synchronized to the same external reference clock, LD. The synchronization minimizes the internal pixel clock skew from chip to chip. Consequently, the video output skew among the three channels is usually within sub-pixel resolution even without an external PLL.

The low power consumption of the device results from the lower static and dynamic switching current of the chip. Thus, the IDT75C457 generates less digital noise than the industry standard part. As a result, less noise is coupled to the analog output and the display quality is improved. To further decouple
the internal analog circuitry from outside noise and improve the stability of the analog video output, it is recommended that a separate ground be provided for the external voltage reference circuitry.

A typical configuration using the IDT75C457 in a monochrome graphics system is shown in Figure 2. In truecolor applications, three IDT75C457s are needed and a typical configuration is shown in Figure 3. Note that a separate ground is provided for the external voltage reference circuitry. This ground is connected to the PC board ground plane at a single point through a ferrite bead. Moreover, for maximum and stable performance, designers using the IDT75C457 should pay close attention to high-speed design issues such as PC board layout, impedance matching and decoupling. They should follow the same guidance as given in Application Note AN-37 ${ }^{(1)}$ for the IDT75C458.

Since the IDT75C457 does not need an external clock reset operation to synchronize the internal clock signals, the clock generator can be simply built using a crystal oscillator and a few ECL chips. Figure 4 shows a typical clock circuit using three ECL chips for either $4: 1$ multiplexing or 5:1 multiplexing. Figure 5 shows another typical clock circuit using two ECL chips for $5: 1$ multiplexing.

In conclusion, the IDT75C457 simplifies the design of high-resolution graphics systems and, with the advantages of the internal PLL and low power dissipation, offers the best upgrade path towards tomorrow's photo-realistic graphics display systems.

NOTE:

[^25]


Figure 2. A Typical Configuration for Monochrome Applications


Figure 3. Typical Configuration for True-Color Applications



Figure 5. A Typical Clock Circuit for 5:1 Multiplexing

PROTECTING YOUR DATA WITH THE IDT49C465 32-BIT Flow-thruEDC ${ }^{\text {TM }}$ UNIT

## APPLICATION NOTE <br> AN-64

by Tao Lin, Gerard Lyons and Frank Schapfel

## INTRODUCTION

## A TIME FOR ERROR-FREE MEMORIES

With the advent of high-performance 32-bit RISC and CISC microprocessors, general purpose computing across a wide spectrum of applications software is now easily accessible on a desktop. We can now draw on computer resources which are very sophisticated, multi-task systems with distributed processing power, and we no longer must rely on the centralized mini-computers and mainframes for processing horsepower. Both the technical and the commercial computing environments demand the insatiable hunger for processing power.

This increasing demand for sophisticated applications software requires more system memory on a local level. Tightly coupled microprocessors and cache memory are designed for optimized processing throughput, but the cache memory is no substitute for system memory. Cache memory is typically composed of very high-speed static RAMs, with access times of 35 nanoseconds or less. System or main memory is almost always comprised of slower but very
high-density dynamic RAMs, typically with access times of 100 nanoseconds or more, but with four times the density of static RAMs. So, when the state-of-the-art static RAMs are 1 Megabit large, the newest density dynamic RAM is 4 Megabits. Therefore, dynamic RAMs will always provide the most cost-effective implementation for system memory.

Dynamic RAMs, though, are very prone to externally induced errors. These externally induced errors are called soft errors, since they do not cause permanent damage to the memory cell. Soft errors can be induced by system noise, alpha particle and power supply surges, and will cause random data bits to be flipped from " 1 " to " 0 ", or vice versa. Although these soft error occurrences may be rare and inconsequential when using small amounts of DRAMs, large DRAM arrays are much more error prone. Also, as seen in Figure 1, larger DRAM components are much more susceptible to soft errors by virtue of their smaller memory cell size. Hardware errors may also occur on system memory boards. These hard errors occur if one RAM component or RAM cell fails and is stuck at " 0 " or stuck at " 1 ". Although less frequent, hard errors may cause a complete system shut down.



## ERROR CORRECTION TO THE RESCUE

A scheme exists that not only is able to detect soft and hard errors, but is capable of correcting the erroneous bits. This scheme is implemented by a family of error detection and correction chips from Integrated Device Technology. Using a modified Hamming code, developed at AT\&T Bell Labs, all single-bit errors may be detected and corrected, while all two-bit and most three-bit errors canbe detected. IDT pioneered EDC chips, using CMOS technology in 1986, after recognizing the importance of large DRAM memory arrays in distributed computing.

## TYPICAL ARCHITECTURE OF

## HIGH-PERFORMANCE RISC/CISC SYSTEMS

Figure 2 shows a typical architecture of high-performance RISC or CISC systems which have the following features: (1) high-speed cache memory (separate or common, Instructioncache and Data-cache) for fast access to frequently used instructions and data, (2) write and read buffers to handle the mismatch between the high-speed CPU and the slow-speed main memory and (3) high-speed flow-thru EDC unit to insure data integrity.

While most high-performance computer systems in current market have the first and second features, the third feature is becoming more attractive and important when the main memory space grows and the memory word-length increases. Certainly, using an EDC unit is an effective way to improve the system reliability.

## GENERAL EDC OPERATION

The basic function of an EDC device is to check the integrity of data being read from a memory system, flag an error if one has been detected and if possible correct that error. The IDT family of EDC devices implements this function using the same general principles, with some variations from device to device.

The operation of an EDC device can be generally split into:(1) generation of a coded word based on the data-word being written to memory. This coded word is called The Check-Bit Word. This operation is called Generate; (2) detection of errors in a data-word read from memory by comparing the corresponding check-bit word read from memory and a newly generated check-bit word (based on the data-word read from memory) and if possible correcting this error. The comparison of these two check-bit words (an exclusive-or (XOR) function) produces the so-called Syndrome Word. This operation is called Detect/Correct.

The coding scheme employed in IDT's EDC devices is a modified Hamming Code. For each data-word written to memory, a coded pattern, or check-bit word, is appended to the date-word. The new word (the data-word plus the checkbit word) can be termed a valid code. The modified Hamming Code establishes a Distance-of-4 between one valid code and another. This means that to go from one valid code to another, 4-bits have to change. It can be shown that a Distance-of-4 code enables you to detect all Single and Double-Bit errors and correct all Single-Bit errors.

To implement a Distance-of-4 code on a 32-bit data-word, a 7-bit check-bit word must be appended. For a 64-bit word, a 8 -bit check-bit word must be appended. The Hamming Code algorithm to generate a check-bit word from a 32-bit data-word or a 64-bit data-word can be found in either IDT49C460 data sheet or IDT49C465 data sheet.

## EDC ARCHITECTURES AND WORD-LENGTH

There are two basic architectures for EDC operation: flowthru and bus-watch. IDT provides a full line of EDC devices to support 16 -bit and 32 -bit bus-watch architectures and 32 -bit and 64-bit flow-thru architectures, as shown in Table 1.

| Part Number | Architecture | Word-length | Comment |
| :---: | :---: | :---: | :--- |
| IDT39C60 | Bus-watch | 16 -bit | Cascadable up to 64-bit <br> using 4 devices |
| IDT49C460 | Bus-watch | 32 -bit | Cascadable up to 64-bit <br> using 2 devices |
| IDT49C465 | Flow-thru | 32-bit | Cascadable up to 64-bit <br> using 2 devices |
| IDT49C466 | Flow-thru | 64-bit |  |

Table 1. IDT EDC Product Line

(a) Common I/O Memory System

(b) Separate I/O Memory System

Figure 3. Basic Configurations Using a Bus-watch EDC Architecture

(a) Common I/O Memory System

(b) Separate I/O Memory System

Figure 4. Basic Configurations Using a Flow-thru EDC Architecture

System Data Bus

(a) Cascading Flow-thru EDC IDT49C465

(b) Cascading Bus-watch EDC IDT49C460

Figure 5. 64-bit Configurations by Cascading Two 32-bit EDC Units

## BUS-WATCH ARCHITECTURE

A bus-watch EDC such as the IDT49C460 has a single data bus. The basic configurations, using the IDT49C460 for common I/O memory and separate I/O memory, are illustrated in Figure 3.

During a write (store) operation, the CPU sends data to the main memory. At the same time the data goes to the EDC unit, which then generates the check bits and stores them in the check-bit memory.

On the other hand, during a read (load) operation, the data from the main memory and the check bits from the check-bit memory first go to the EDC unit. Based on the information carried by the check bits, the EDC unit can detect all single-bit and some multiple-bit errors, and correct all single-bit errors. The corrected data is then sent to the CPU.

## FLOW-THRU ARCHITECTURE

In contrast to a bus-watch EDC, a flow-thru EDC such as the IDT49C465 provides two data buses: a system data (SD) bus and a memory data (MD) bus. The dual-bus architecture improves the throughput of the EDC operation and simplifies the interface between the CPU system bus and the memory
bus. The basic configurations using the IDT49C465 for common I/O memory and separate //O memory are illustrated in Figure 4.

In the common I/O configuration, during a write (store) operation, the data from CPU flows through the EDC unit and is written to the main memory. When the data flows through the EDC, the check bits are generated and stored into the check-bit memory. During a read (load) operation, the data from the main memory enters the EDC unit through the MD bus while the check bits enter the EDC unit through the CBI bus. The EDC unit then detects any errors and loads the corrected data to the CPU through the SD bus.

In the separate I/O configuration, during a write (store) operation, the data from CPU are directly sent to the main memory. At the same time, the data is sent to the EDC unit through the SD bus. The EDC unit then generates the check bits and stores them into the check-bit memory. During a read (load) operation, the data from the main memory enters the EDC unit through the MD bus while the check bits enter the EDC unit through the CBI bus. The EDC unit then detects any errors and loads the corrected data to the CPU through the SD bus.


Figure 6. Block Diagram of IDT49C465

## CASCADING 32-BIT EDC DEVICES FOR 64-BIT MEMORY SYSTEMS

As mentioned in the previous section, for a 32 -bit data word, 7 check bits are necessary, while for a 64 -bit data word, 8 check bits are needed. Although the IDT49C460 and the IDT49C465 are both 32 -bit EDC units, they have an 8 -bit output-bus for output of generated check-bits to memory and an 8-bit input bus to read back check-bit from memory. In this way, they can be cascaded to support 64 -bit applications. In the 32 -bit mode, only 7 bits of the check-bit input and output buses are used, while in the 64-bit mode, all 8 bits are used.

Figure 5 shows how two IDT49C465s (ortwo IDT49C460s) can be cascaded to build a complete 64 -bit EDC unit. In the cascaded 64-bit mode, the EDC operation can be broken into two stages; a lower 32-bit stage and an upper 32-bit stage.

For the IDT49C465 (see Figure 5a), a general description of the EDC operation is discussed below.

1. Generation starts by generating a Partially Generated Check-bit Word in the lower slice, based on the lower 32 -bit of the 64 -bit data-word, and sending this to the upper slice. The upper slice combines the Partially Generated Check-bit word from the lower slice, with its generated check-bit word (based on the upper 32-bit of the 64 -bit data-word), to form a final check-bit word. Thus, the source of check-bit in a cascaded system is the upper-slice device.
2. Detection/Correction starts in the lower-slice where the check-bits from memory are input, as well as the lower 32 -bit of the 64 -bit data-word. Here the inputted checkbits are compared with the newly generated check-bits (based on the lower 32-bit of DATA-word) using an XOR function to produce a Partial Syndrome Word, which is passed onto the upper-slice device. At the same time, in the upper slice the upper 32-bits of 64 -bit data-word is used to generated a so-called Partial Check-Bit Word which is sent to the lower slice. So now we have in both the upper and lower slice devices almost simultaneously two pieces of data; the Partial Syndrome Word (generated in the lower-slice) and the Partial Check-Bit Word (generated in the upper-slice). In each slice these two pieces of data are XOR'd to produce a Final Syndrome Word which is used to detect and correct errors on the 64 -bit data word.

The IDT49C460 carries out Detect/Correct slightly differently (see Figure 5b), namely, the Partial Syndrome generated in the lower-slice is sent to the upper slice, then the Final Syndrome is generated in the upper-slice and this FinalSyndrome is now fed back to the lower-slice. Thus Detect/ Correct in the IDT49C460 employs a serial approach, whereas the IDT49C465 uses a faster paralleled approach. Moreover, in the IDT49C460 case, an additional tri-state buffer such as the IDT74FCT244 is needed while in the IDT49C465 case, no additional external logic is needed.

## OVERVIEW OF THE IDT49C465 ARCHITECTURE

The IDT49C465 architecture is an evolutionary development on the IDT49C460 EDC device. The IDT49C460 is a single-bus 32 -bit EDC cascadable to 64 -bits. The IDT49C465 draws on this basic architecture to provide a dual-bus or flow-Thru 32-bit EDC cascadable to 64 -bits. Figure 6 shows a block diagram of the IDT49C465; the key difference between the IDT49C460 and the IDT49C465 is the presence of a second 32 -bit DATA bus to provide the flow-thru path for data through the device.

## DATA BUSES

The System Data Bus, or SD Bus, is a 32-bit bi-directional bus. Data is written to the EDC using this bus for Check-Bit Generation, so that when a data-word is written to memory the corresponding check-bits are written simultaneously. Also when a data-word read from memory is corrected, the corrected data-word is read from the SD Bus by the system processor. The SD Bus has associated with parity-checking and generation and also separate byte enables on the SDBus' output buffers so that Partial Byte operations can be supported.

The Memory Data Bus, or MD Bus, is a 32-bit bi-directional bus. Data written from the system processor through the SD Bus can be written to memory using this bus. When the processor is reading a word from memory, the data word is read in through the MD Bus and the corrected data word (depending on the status of the data) is sent to the processor through the SD Bus.

## EXPANSION BUSES

The IDT49C465 has four 8-bit buses that are an integral part in the Detect/Correct path for both a 32-bit EDC system and a 64-bit EDC system.

CBI(7:0)

1. When the IDT49C465 is operating as a 32-bit EDC system or is the lower 32-bit slice in a 64-bit EDC system, this 8-bit bus is the input port for Check-Bits read from Memory.
2. When the IDT49C465 is operating as the upper 32-bit slice in a 64-bit EDC system, this bus is the input port for partial Syndromes from the lower slice.

## PCBI(7:0)

1. When the IDT49C465 is operating as a 32 -bit EDC system, this bus is unused.
2. When the IDT49C465 is operating as the lower 32 -bit slice in a 64-bit EDC system, this 8-bit bus is the input port for Partial Check-Bits read from the upper slice.
3. When the IDT49C465 is operating as the upper 32-bit slice in a 64-bit EDC system, this bus is the input port for Partially Generated Check-Bits from the lower slice.

## CBO(7:0)

1. When the IDT49C465 is operating as a 32-bit EDC system or is the upper 32-bit slice in a 64-bit EDC system, this 8-bit bus is the output port for Check-Bits being written to Memory
2. When the IDT49C465 is operating as the lower32-bit slice in a 64-bit EDC system, this bus is the output port for Partially Generated Check-bits being sent to the upper slice.

## SYO(7:0)

1. When the IDT49C465 is operating as a 32-bit EDC system, this 8 -bit bus outputs the Final Syndrome word associated with the Detect/Correct logic.
2. When the IDT49C465 is operating as the lower 32-bit slice in a 64-bit EDC system, this bus is the output port for Partial Syndrome word being sent to the upper slice.
3. When the IDT49C465 is operating as the upper 32-bit slice in a 64-bit EDC system, this bus is the output port for Partial Check-bit word being sent to the lower slice.

## Operating Modes

The IDT49C465 has 3 mode control pins, MODEID(2:0), which enable the user to select which mode the part is operating in. These modes are summarized in Table 2.

|  | MODE DESCRIPTION |
| :---: | :---: |
| 000 | ERROR DATE MODE |
| X01 | DIAGNOSTIC OUTPUT MODE |
| X10 | GENERATE-DETECT MODE |
| 100 | CHECK-BIT INJECTION MODE |
| X11 | NORMAL OPERATING MODE |

Table 2. IDT49C465 Operating Modes

## ERROR DATA MODE (000) :

In this mode the contents of the Error-Data Register are output uncorrected on the SD Bus. The Error-Data Register is a 32-bit register which gets latched under the following conditions: 1. an error condition has been detected by the EDC-ERROR) and is asserted low, 2. the on-chip 4-bit Error-Counter reads zero 0000 (i.e. no error has occurred since the last clear operation), 3. the input signal, $\overline{\text { SCLKEN }}$, is held low so that the diagnostic clock, SYNCLK, is enabled, 4. the diagnostic clock, SYNCLK, undergoes a LOW-to-HIGH transition.

Data is latched into the Error-Data Register from the output of the Memory Data Latch when and only when these conditions are met. Thus, the Error Data Register contains the Memory Data word corresponding to the first error since a clear operation (assuming SYNCLK has been run continuously). If the Error Data Register has just been cleared, then output of the contents of this register will provide a source of zero-data if that is required.

## DIAGNOSTIC OUTPUT MODE (X01) :

In this mode a 32-bit Diagnostic Word is output on the SD Bus. The structure of this word is outlined in Figure 7.
BITS 0:7 The output of the check-bit multiplexer is output directly on the SD Bus at these positions (LSB at bit 0 and MSB at bit 7).
BIT 8:15 Whatever is being forced on the $\operatorname{PCBI}(7: 0)$ input pins is output on the SD Bus at these positions (LSB at bit 8 MSB at bit 15).

BIT16:23 The contents of the Syndrome Register, which is an 8-bit register within the Diagnostic Unit, is output on the SD Bus at these positions (LSB at bit 16, MSB at bit 23). The Syndrome Register gets latched at the same time as the Error Data Register and contains the Final Syndrome corresponding to the first error to occur since a clear operation.
BIT 24:27 The contents of the on-chip 4-bit Error-Counter are output on the SD Bus at these positions (LSB at bit 23 and MSB at bit 27). The Error-Counter which gets clocked under the following conditions: 1. An error condition has been detected by the EDC, i.e. xto(ERROR) is asserted low, 2. the on-chip 4-bit Error Counter does not read 1111 (or F HEX), therefore, not more than 16 errors have occurred since the last clear operation, 3. the input signal, xto(SCLKEN), is held low so that the diagnostic clock, SYNCLK is enabled and 4. the diagnosticclock, SYNCLK, undergoes aLOW-to-HIGH transition.
The Error Counter will tell the number of errors that have occurred since the last clear operation.
BIT28:29 Reserved
BIT30:31 The contents of the Error Signal Register, which is a 2-bit register is output on the SD Bus at these positions (SB at bit 30 and. MSB at bit 31 ). Bit 0 and bit 1 of the register are set if a Multiple Error has been flagged and bit 1 only is set if a Single Error has been flagged at the same time and under the same conditions as the Error Data and Syndrome Registers are latched.


Figure 7. Output Syndrome/Diagnostic Word

## GENERATE-DETECT MODE (X10) :

In this mode, detection and generation take place but no correction. Data whether correct or not, passes thru the device from the MD Bus to the SD Bus.

## NORMAL OPERATING MODE (X11) :

This is the mode where normal detection/correction and generation takes place for a single-slice device (32-bit EDC system) or for the upper and lower slices in a cascaded 64-bit EDC system.

## CHECK-BIT INJECTION MODE (100) :

In this mode the check-bit multiplexer enables bits 0:7 from the output of the System Data Latch to be fed into the EDC as a check-bit input, normal correction is activated. This is a very useful capability for carrying out a diagnostic check on the detect/correct path of the EDC.

## PARITY FOR THE SYSTEM BUS

The IDT49C465 supports byte parity on the SD Bus, with the polarity of the parity ( even or odd) selectable using the input pin PSEL. If PSEL is low, then parity (both checking and generation ) will be even. If SPSEL is high, then parity will be odd. The part has 4 parity I/O lines one for each byte of the SD Bus and a parity error signal, $\overline{\operatorname{PERR}})$, which flags a parity error on in-coming data by being asserted low.

## PARTIAL BYTE WRITE AND READ-MODIFY-WRITE CAPABILITY

The IDT49C465 supports, through a number of features, Partial Byte Writes and Read-Modify-Writes cycles. Firstly the SD Bus has 4 Byte Enable signals associated with it, $B E(3: 0)$, these input lines provide, in conjunction with $\overline{S O E})$, separate output enable control on each byte of SD bus data. The BE bus is also the control input to the Sys-Byte-Mux, this mux enables mixing on a byte-by-byte basis of data from the SD latch (A input to mux) and from the Pipe-Line latch (B input to mux). So, for example, if the processor wanted to do a Partial Write or Partial Store of a byte (byte position 3) to a memory location byte position 3 the following sequence would occur: (1) read the memory location in question through the MD Bus and correct if possible or necessary. The corrected data-word will be latched into the Pipe-Line latch, (2) the byte to be written is latched into the SD Latch at byte position 3, all other byte are undetermined, (3) Now we have both pieces of data necessary to construct the 32 -bit word to be written to memory and (4) $B E(3)$ is held low and all other BEs are held high. Thus the output of the Sys-byte-Mux is the correctly constructed 32 -bit word which is then written to memory through the MD Bus with it's corresponding check-bits.

## 64-BIT GENERATE

A very useful and ultimately cost-saving measure associated with the IDT49C465, is its 64-bit generate mode. If the CODE ID of the IDT49C465 is set at 01, the part is configured as a single-slice 64-bit generate EDC. While operating in this mode, the lower 32-bit of the 64-bit data word is input on the

MD bus pins and the upper 32-bit of the 64-bit data word is input on the SD bus. The 8-bit generated check bits are output on the CBO bus. In 64-bit generate mode, the EDC is dedicated to check-bit generation, all other features are disabled.

Because the 64-bit generate is executed in a single slice, very fast generate speed can be achieved (15ns as opposed to 30 ns in a two-slice 64-bit cascaded system). This feature can also help reduce part count. In 64-bit memory systems, it is common to use 432 -bit EDC devices; 2 for detect/correct and 2 for generate. With the 64-bit generate capability, this part count is reduced from four to three.

## WHY FLOW-THRU EDC

To fully understand the advantages of the IDT49C465 flow-thru EDC over the IDT49C460 bus-watch EDC, it is necessary to first know the architectural differences between the IDT49C465 and the IDT49C460. Figure 8 compares the simplified internal architectures of the two chips. As compared with the IDT49C460, the IDT49C465 has the following unique features:

- Dual data buses
- Dual check-bit generators: one forSD Bus and the other for MD bus
- Independent check-bit generation path
- Independent error detection/correction path
- Dedicated syndrome output
- Dedicated check-bit output
- Output pipeline latch
- Parity check/generation

These features greatly simplify the interface of the EDC unit with the system data bus and the memory data bus, and thus can considerably improve the system performance. Generally speaking, in a single bus EDC architecture like the IDT49C460, the data bus connects to both the processor and the memory system. Thus, in a normal correction cycle, data is read into the EDC from memory through the data bus, and the data is corrected. Then, the data bus is enabled as an output and the corrected data is sent to the processor. Therefore, during a correction cycle, the data bus must be turned around from being an input to being an output. Consequently, a single bus architecture has inherent delays associated with the enable/disable times of the data bus output buffer. On the other hand, separate data buses, as in the IDT49C465, allow us to dedicate buses to a specific direction of data flow and, as such, is a superior architecture.

In a 32-bit system using common I/O memory, the dual bus architecture of the IDT49C465 allows direct interface of the flow-thru EDC unit with the system data bus and the memory data bus, as shown in Figure 4a. On the other hand, if the IDT49C460 is used, then two sets of transceivers are needed to buffer both system data bus and memory data bus to the single data bus of the IDT49C460, as shown in Figure 3a.

Similarly, in a 32-bit system using separate I/O memory, the dual bus architecture of the IDT49C465 allows direct interface of the flow-thru EDC unit with the memory data bus. Only a single set of transceivers is used to connect the CPU
system data bus to the EDC unit, as shown in Figure 4b. On the other hand, if the IDT49C460 is used, then a set of transceivers and a set of buffers are needed to hook up both system data bus and memory data bus with the single data bus of the IDT49C460.

In particular, the multi-bus architecture and the independent error generation and detection/correction paths of the IDT49C465 provide significant performance improvement in a 64 -bit system using two cascaded EDC units. Figure 9 shows the internaldata paths of cascaded IDT49C465s and cascaded IDT49C460s during a read (error detect/correct) operation. In the IDT49C465 case, the entire error detect/correct path can be divided into two steps. In the first step, the lower 32-bit unit generates the partial check bits from the lower 32-bit data, and then compares the partial check bits with the original check bits to generate the partial syndrome bits. At the same time, the upper 32-bit unit generates the partial check bits from the upper 32 -bit data. Then, the partial syndrome bits from the lower unit and the partial check bits from the upper unit are exchanged between the two units. In the second step, both lower and upper units generate the final syndrome bits independently and then correct errors in the lower 32-bit data and the upper 32-bit data, respectively, in parallel. Therefore, the total delay time is the sum of MD-to-SYO plus CBI-to-SD. On the other hand, in the IDT49C460 case, the entire error detect/correct path can be divided into three steps. In the first
step, like in the IDT49C465 case, the lower32-bit unit generates the partial check bits from the lower 32-bit data, and then compares the partial check bits with the original check bits to generate the partial syndrome bits. At the same time, the upper 32-bit unit generates the partial check bits from the upper 32-bit data. However, in contrast to the IDT49C465 case, only the partial syndrome bits from the lower unit are sent to the upper unit. In the second step, the upper unit compares the partial check bits from the upper32-bit data with the partial syndrome bits from the lower unit to generate the final syndrome bits. Then, the final syndrome bits are sent back to the lower unit. Finally, in the third step, the lower unit and the upper unit correct the errors in the lower 32-bit data and the upper 32-bit data, respectively. Consequently, the total delay time is the sum of DATA-to-SC plus BC-to-SC plus CB-to-DATA, which is much longer than the delay in the IDT49C465 case. Moreover, since the IDT49C460 has only one check bit input bus, an external octal tri-state buffer is needed to multiplex the original check bits and the partial check bits.

Based on the above discussion, Table 3 summarizes the performance comparison between the IDT49C465 and the IDT49C460D, the fastest version of the IDT49C460. It can be seen that in most situations, the IDT49C465 has significant speed advantage over the IDT49C460.


Features Of IDT49C465
-Dual Data Bus Architecture -Dual CheckBit(CB) Generators
-Independent CB Generate Path

- Independent Error Detect/Correct Path
-Dedicated Syndrome Output
-Dedicated CB Output
- Output Pipeline Latch
-Parity Check/Generate
-1 Off-chip Feedback for
64-bit Error Correct
-144-pin PGA
(a) Simplified Block Diagram of IDT49C465 EDC Unit


Features Of IDT49C460

- Single Data Bus Architecture -Single Checkbit Generator -Shared Syndrome and CB Output -2 off-chip Feedback for 64-bit Error Correct -68-pin PGA
(b) Simplified Block Diagram of IDT49C460 EDC Unit

Figure 8. Internal Architecture Differences Between IDT49C465 and IDT49C460

(a) 64-bit Error Detect/Correct Path of Cascading IDT49C465

(b) 64-bit Error Detect/Correct Path of Cascading IDT49C460

Figure 9. Comparison of 64-bit Error Detect/Correct Path Between IDT49C465 and IDT49C460


NOTES:

1. The EDC units perform correction always.

Table 3. Performance Comparison
2. FCT245 is high-speed bidirectional transceiver

## CONCLUSIONS

Whether designing a correct always (flow-thru) EDC or bus-watch EDC memory systems, IDT offers a high performance solution for keeping memories error free. The key system benefit for using EDC is the continuous system operation, even with hard or soft errors occur. The key benefit for using a flow-thru EDC is the reduced memory design time when performing the correct always function, and improved performance for 64-bit memory systems.

|  | USING IDT73200 OR IDT73210 AS READ AND WRITE BUFFERS WITH R3000 | APPLICATION NOTE AN-65 |
| :---: | :---: | :---: |

## CONTENTS

AN-65A USING THE IDT73200 MULTILEVEL PIPELINE REGISTER AS READ AND WRITE BUFFERS WITH R3000/1
by Danh Le Ngoe, Ignasio Osorio, Avigdor Willenz
AN-65B USING IDT73210 AS READ AND WRITE BUFFERS WITH R3000 by V.S. Ramaprasad

By Danh Le Ngoc, Ignacio Osorio and Avigdor Willenz

## INTRODUCTION

The objective of this application note is to describe the use of the IDT 73200 multilevel pipeline register as the write buffer and read buffer for the R3000/1 RISC processor. The following topics are discussed:

- The IDT73200 Multilevel Pipeline Register, presents a brief description of general characteristics and configura tions of the multilevel pipeline register.
- Read-Write buffers, explains what read and write buffers are, and how they function in a R3000/1 system.
- Implementing R-W Buffers, describes how to implement the IDT73200 as read and write buffers. Buffer depths are also discussed in this section.
- A Typical System, provides an example of read-write buffers using the IDT73200, within a RISC system. It also presents the control logic and PAL equations to operate the IDT73200 as read and write buffers.


Figure 1. Block Diagram of the IDT73200

| 13 | 12 | 11 | 10 | MNEMONIC | FUNCTION | PIPELINE LEVEL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | LDA | D0-15->A | 1 |
| 0 | 0 | 0 | 1 | LDB | D0-15->B | 1 |
| 0 | 0 | 1 | 0 | LDC | D0-15->C | 1 |
| 0 | 0 | 1 | 1 | LDD | D0-15->D | 1 |
| 0 | 1 | 0 | 0 | LDE | D0-15->E | 1 |
| 0 | 1 | 0 | 1 | LDF | D0-15->F | 1 |
| 0 | 1 | 1 | 0 | LDG | D0-15->G | 1 |
| 0 | 1 | 1 | 1 | LDH | D0-15->H | 1 |
| 1 | 0 | 0 | 0 | LSHAH | D0-15->A->B->C->D->E->F->G->H | 8 |
| 1 | 0 | 0 | 1 | LSHAD | D0-15->A->B->C->D | 4 |
| 1 | 0 | 1 | 0 | LSHEH | D0-15->E->F->G->H | 4 |
| 1 | 0 | 1 | 1 | LSHAB | D 0 -15->A->B | 2 |
| 1 | 1 | 0 | 0 | LSHCD | D $0-15->C->D$ | 2 |
| 1 | 1 | 0 | 1 | LSHEF | D0-15->E->F | 2 |
| 1 | 1 | 1 | 0 | LSHGH | D0-15->G->H | 2 |
| 1 | 1 | 1 | 1 | HOLD | HOLD ALL REGISTERS |  |

Figure 2. Load Control

## THE IDT 73200 MULTILEVEL PIPELINE REGISTER

The IDT 73200 is a high-speed, low-power Programmable Multilevel Pipeline Register. It has a dedicated 16-bit input port and a dedicated 16 -bit output port.

As shown in figure 1, the IDT73200 contains eight 16-bit registers which can be configured as one 8 -level, two 4 -level, four 2-level, or eight 1-level pipeline registers. Data at the input port D0-15 can be written into any of the eight registers under control of the load control: $10-3$. Figure 2 illustrates the load control for the input port .

An eight-to-one output multiplexer allows data to be read on the $Y$-bus from any of the eight registers using the outputselection control: $\mathrm{S0}-2$. Figure 3 illustrates the output control.

## READ-WRITE BUFFERS

As shown in the Figure 4 , a high-speed computer system consists of a R3000/1 chip set, high-speed cache, write buffer, read buffer, $1 / O$ devices, and main memory. Since the main
processor supports a write-through cache policy, all data written into the data cache must also be written into the main memory to maintain the cache coherency. Due to the data-rate mismatch between the high-speed processor bus ( $33 \mathrm{MHz} \rightarrow 240 \mathrm{Mbytes} / \mathrm{sec}$ ) and slow speed main memory ( $10-15 \mathrm{MHz}->10-40 \mathrm{Mbytes} / \mathrm{sec}$ ), a write buffer and a readbuffer are required. The write buffer is an elastic buffer which is used to capture addresses and data at the cache speed. At the other side of the write buffer, data is transfered into the main memory at the system memory speed.

When a load operation causes a cache miss, a main memory read is initiated. Two types of main memory read are supported on the R3000/1: single word transfer and multiple word transfer. In either case, a read-buffer is used to capture data from the system memory at memory speed. Then data is written into the cache at the cache speed. The depth of the write buffer and the read-buffer are dependent on different factors such as processor speed, system memory speed, bus protocol and the application.

| SEL2 | SEL1 | SELO | Y OUTPUT |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | A REG |
| 0 | 0 | 1 | B REG |
| 0 | 1 | 0 | C REG |
| 0 | 1 | 1 | D REG |
| 1 | 0 | 0 | E REG |
| 1 | 0 | 1 | FREG |
| 1 | 1 | 0 | GREG |
| 1 | 1 | 1 | HREG |

Figure 3. Output Selection


Figure 4. Simplified Block Diagram of a High-Speed RISC System

## IMPLEMENTING R-W BUFFERS

As previously described in section 1, the IDT 73200 is like a high-speed synchronous memory with a depth that is programmable from 1 to 8 deep. Therefore, a write buffer and read buffer for the high performance R3000/1 system can be easily implemented with the help of the IDT 73200.

Figure 5 illustrates a detailed R3000/1 system which consists of the R3000/1 chip set, write buffer, read buffer, IDT49C465 Flow-thruEDC ${ }^{\text {TM }}$, system main memory, and several state machines to control the main memory interface. Inthis scheme, the data bits together with the parity bits flow from the main memory through the EDC device for error detection and correction. When an error is detected, the EDC informs the read buffer control through an error feedback path.

In figure 5 the write buffer consists of two paths: address and data. The address path (34-bit) is created with three IDT 73200 s to capture the address, tag, and the access type bits. The data path of the write buffer (32-bit), is formed by two IDT73200. Data coming from the CPU is buffered into the "data path" write buffer prior to being written into the main memory.

The read buffer in figure 5 consists only of a "data path" (36-bits) which includes the required data parity on the R3000/1 system. The IDT 49C465 high speed Flow-thruEDC can be used to maintain the data integrity of the system main memory. Also, parity bits are generated with the help of the IDT49C465 Flow-thruEDC.


## BUFFER DEPTH

As discussed earlier, the IDT 73200 can be configured for different depths: eight 1 -level, four 2-level, two 4 -level or one 8 -level deep registers. This feature makes the 73200 particularly flexible in Read/Write buffer applications.

The depth of the write buffer is programmable using the load-control and the output selection. A single IDT 73200 can be programmed to a buffer depth of 1 to 8 . A deeper write buffer can be implemented by cascading several devices in depth as shown in the figure 6 . The right depth depends on the application program and/or hardware requirements.


Figure 6. 16-Deep and 32-Wide Write Buffer Using IDT73200s
With the help of the write buffer, the CPU can write to the memory without regard to the memory speed. However, if consecutive (or back to back) write operations take place, the write buffer would eventually become full and cause the CPU to stall. Naturally, this could present a problem in high performance systems. A logical solution to CPU stalls is to increase the depth of the write buffer.

Typical write buffer depths are two and four levels. However, high end applications with intensive memory access may require deeper write buffers, i.e., eight or sixteen levels as shown in figure 6.

Read buffer depth design issues are somewhat different from those of the write buffers. For example, when an I-cache miss occurs we are faced with the question of "how many blocks to refill in the I-cache? "To answer this question, we should recall that the miss rate is determined by the cache size and the block size. Therefore, the block size determines the size of the read buffer. Thus to bring 16 words from memory into the I-cache would require a 16 level deep read buffer.

Fetching small blocks of instructions using a shallow read buffer implies constantly fetching instructions and therefore stalling the CPU for several cycles. Depending on the application, this could impose significant penalty on system performance. Due to program locality (sequentiality of instructions), we would benefit most by fetching a large block. Deep read buffers for I-cache are therefore an appealing solution. Typical read buffer depths are 4 levels; high end applications could consider from 8 to 16 levels read buffers.

D-cache fetching, on the other hand, is random in nature and typical schemes prefer a 1 -level deep read buffer.

The flexibility of the 73200 allows instantaneous re-configuration when fetching for the 1 -cache and then for the D-cache. For example, we could have an R3000/1 initialized for 16 words I-cache fetching and 1 word D-cache fetching and still use the same read buffer. This can be accomplished through a read buffer controller capable of configuring the 73200 to different depths.

Lets now discuss two popular read buffer configurations.
a) 1-level deep Read Buffer \&
b) 8 -level deep Read Buffer

## 1-LEVEL DEEP READ BUFFER

One-level deep read buffers can be used in high performance systems where the data transfer between the main memory and the CPU is efficiently handled. This can be accomplished through a sophisticated memory scheme, like interleaving, and supported by a fast DRAM architecture. Such a scheme minimizes the transfer rate mismatch between the CPU and the main memory. One-level deep read buffers can also be applied in low performance systems where the penalty in fetching one word at a time is not significant.

## 8-LEVEL DEEP READ BUFFER

This configuration can be used in a general purpose system. An 8 -level deep write buffer offers the benefit of effective data rate capture from the R3000/1 to the main memory. The 8 -level Read Buffer is convenient for slow main memory systems.


Figure 7. R3000/1 System with the Read-Write Buffers

## A TYPICAL SYSTEM

Figure 7 shows the interconnections among the R3000/1, Instruction and Data Cache, Read/Write Buffers, control state machine, and the system memory. The read and write buffers are built from multilevel pipeline registers denoted by the IDT 73200. The control state machine represents the logic needed to drive the read and write buffers.

## WRITE BUFFER INTERFACE

A write buffer, as discussed earlier, transfers data from cache to main memory and provides address bits to select memory locations. This is illustrated in Figure 8: one write buffer is dedicated to pass address bits and the othertransfers data to the main memory. Therefore, the write buffer labeled "address" is activated in both memory reading and memory writing operations.

As seen in Figure 8, the address path carries address, tag and Acc type bits. Notice that the write buffer labeled "Address", is formed by two IDT 73200. The first 73200 captures Address low 0-13 and AccTyp 0,1. The second 73200 captures Adr High 14-29 and Tag 0,1.

The Data path, as shown in figure 8 , carries data and parity bits. The data write buffer uses two IDT 73200. They latch 32 data bits from the cache and transfer them to a memory location selected by a memory controller. Notice that parity bits can be generated using the IDT49C465 when data is flowing from the write buffer to the system memory.

A situation of interest in deep write buffers is the following: The CPU requests reading data from a memory location that is about to be updated by the write buffer. The potential problem is clear: reading data that hasn't been updated yet. To avoid this problem, write buffer systems use conflict checking schemes.

A common "conflict checking scheme" is implemented by comparing addresses of memory locations to be read and written by the read/write buffers. When an address match is found, a match signal is send to the CPU. This solution may involve using more hardware to implement such scheme. Another approach is "flushing". To simplify the design, the write buffer is "flushed", i.e., all pending writings are placed in the main memory before any read buffer operation takes place. Such is the case in figure 8 where no additional hardware was needed.

Figure 8 shows the associated control circuitry to drive the write buffer. Notice that write buffer "data" and AdrHi (14-31) are clocked at the SYSOUT signal, whereas AccTyp (0:1) and adr-Lo(0:13) are clocked at SYSOUT.

## WRITE BUFFER CONTROLLER

The write buffer controller is internally driven by two counters: The I-counter selects the load operation for the input to the 73200 . The SEL-counter selects the register to be read in the 73200 output. The write buffer controller also takes care of the "flushing" scheme.


Figure 8. Write Buffer Interface

The PAL equations for the write buffer controller are:
MODULE WB_CONT;

TITLE WB_CONT;
TYPE MMI 16R4;
Inputs;

| IC3 | Node[pin2]; |
| :--- | :--- |
| SELC3 | Node[pin3]; |
| $\overline{\text { WBEMPTY }}$ | Node[pin4]; |
| WRACQ | Node[pin4]; |
| MEMRD | Node[pin5]; |
| $\overline{\text { WBFULL }}$ | Node[pin6]; |
| $\overline{M E M W R}$ | Node[pin7]; |
| $\overline{\text { RESET }}$ | Node[pin9]; |
| $\overline{\text { LRD }}$ | Node[pin15]; |
| LWR | Node[pin14]; |

Outputs;

| $\overline{L R D}$ | Node[pin15]; <br> $\overline{L W R}$ |
| :--- | :--- |
| Node[pin14]; |  |
| $\overline{\text { WBCEN }}$ | Node[pin19]; |
| ICE | Node[pin12]; |
| SELCE | Node[pin13]; |
|  | Node[pin18]; |

Table;
$X$ NOT $=\quad$ ICE3 $\times$ OR SELC3;
$\overline{\text { LWR }}$ NOT: $=\quad \overline{\text { LRD AND }} \overline{\text { WBEMPTY AND }} \overline{\text { WRACQ }}$
AND RESET OR $\overline{L R D}$ AND! $\overline{M E M W R}$
AND WRACQ AND! WBEMPTY AND RESET;

LRD NOT := (!WBEMPTY AND !MEMRD AND LWR AND RESET) OR (!LRD AND ! MEMRD AND $\overline{R E S E T})$;
$\overline{\text { WBCEN }}$ NOT $=\overline{\text { WBFULL; }}$
$\overline{\text { ICE }}$ NOT $=$ (!MEMWR AND $\overline{\text { WBFULL }})$
OR(!MEMRD AND !WBEMPTY);
$\overline{\text { SELCE }}$ NOT $=$ (!LWR AND ! $\overline{\text { WRACQ }})$ OR
(!LRD AND MEMRD);
END;
END WB_CONT.

The PAL equations for the I-counter are:

MODULE I-COUNTER;
TITLE I_COUNTER;
TYPE MMI 16R4;
Inputs;

| X | Node[pin2]; |
| :--- | :--- |
| IC | Node[pin3]; |
| $\overline{\text { ICE }}$ | Node[pin4]; |
| R3KRST | Node[pin5]; |
| IC3 | Node[pin17]; |
| IC2 | Node[pin16]; |
| IC1 | Node[pin15]; |
| IC0 | Node[pin14]; |

Outputs;
IC3
IC2

## IC1

ICO
WBFULL
WBEMPTY
Table;
ICO NOT :=

IC1 NOT:= (!IC0 AND !!C1 AND !!C1AND
! $\overline{\mathrm{CCE}}$ ) OR (ICO AND IC1 AND
! ! $\overline{\mathrm{CE}})$ OR (!IC1 AND $\overline{\mathrm{ICE}}$ ) OR
! R3KRST;
IC2 NOT:= (!!C0 AND !|C1 ABD !!C2
ABD !lCE) OR (ICO AND IC1
AND IC2 AND !lCE) OR
(!IC0 AND IC1 AND !IC2 AND
$!\overline{\mathrm{CE}})$ OR (ICO AND !IC1
AND !IC2 AND !(ICE) OR
(!!C2 AND $\overline{\mathrm{CCE}}$ ) OR
: RZKRRST;
IC3 NOT :=
(!IC2 AND !IC3 AND ! ICE
OR (!IC1 AND IC2 AND !IC3
AND !(ICE) OR (!ICO AND
IC1 AND IC2 AND !IC3 AND
!lCE) OR (ICO AND IC1 AND
IC2 AND IC3 AND ! ICE) OR
(!IC3 AND ICE) OR
! $\overline{\text { R3KRST }}$;
$\overline{\text { WBFULL }}$ NOT $=$ !IC AND !X;
$\overline{W E M P T Y}$ NOT = !!C AND X;
End;
End I_Counter;
The PAL equations for the SEL-counter are:
MODULE SEL_COUNTER;
TITLE SEL_COUNTER;
TYPEMMI 16R4;
inputs;

| SELCE | Node[pin2]; |
| :--- | :--- |
| IC0 | Node[pin3]; |
| IC1 | Node[pin4]; |
| IC2 | Node[pin5]; |
| R3KRST | Node[pin6]; |

Node[pin17];
Node[pin16];
Node[pin15];
Node[pin14];
Node[pin18];
Node[pin13];
Node[pin19];
Node[pin18];
Node[pin13];
Node[pin17];
Node[pin16];
Node[pin15];
Node[pin14];
Node[pin19];
Node[pin12];
Table;
SELCO NOT:=

SELC1 NOT:=

SELC2 NOT:=

SELC3 NOT:=

SO NOT =
S1 NOT =
S2 NOT =


Figure 9. Read Buffer Interface

## READ BUFFER INTERFACE

When reading from the main memory to the cache, the R3000/1 sends a memory read signal to the control state machine, represented in Figure 9 as the Read Buffer Control Logic. Once the signal has been acknowledged, the R3000/1 places the address, tag, and data size in the write buffers. Internally, the 73200 registers capture this information at R3000/1 clock rate with load and output configurations determined by the read buffer controller. Once the address is available in the address bus, the controller will then drive memory signals to initiate the memory transfer at memory clock rate into the read buffer.

## READ BUFFER CONTROLLER

The read buffer controller monitors the flow of data within the Read Buffer by programming the 73200 internal registers to the appropriate load mode and memory clock frequency. Finally, the controller selects the output registers at such speed to match the R3000/1 frequency.

The PAL equations for the read buffer controller are:
MODULE W/RB_CONT;
TITLE W/RB_CONT; TYPE MMI 16R8;
Inputs;

| $\overline{\text { WRACQ }}$ | Node[pin5]; |
| :--- | :--- |
| $\overline{\text { MEMRD }}$ | Node[pin6]; |
| $\overline{M E M W R}$ | Node[pin8]; |
| $\overline{\text { RESET }}$ | Node[pin9]; |
| $\overline{\text { LRD }}$ | Node[pin15]; |
| $\overline{L W R}$ | Node[pin14]; |
| WB_CLK_DIS | Node[pin19]; |
| $\overline{\text { CMEMRD }}$ | Node[pin13]; |
| $\overline{\text { CCMEMRD }}$ | Node[pin18]; |
| WRBUSY | Node[pin16]; |

Outputs;

| $\overline{\text { LRD }}$ | Node[pin15]; |
| :--- | :--- |
| $\overline{\text { LWR }}$ | Node[pin14]; |
| WB_CLK_DIS | Node[pin19]; |
| WB_DATA_DE | Node[pin12]; |
| $\overline{C M E M R D ~}$ | Node[pin13]; |
| $\overline{\text { CCMEMRD }}$ | Node[pin18]; |
| WRBUSY | Node[pin16]; |

Table;

| LWR NOT := | $\overline{\text { LRD }}$ AND ! $\overline{M E M W R}$ AND RESET OR !LWR AND WRACQ; |
| :---: | :---: |
| $\overline{\text { LRD }}$ NOT := | LWR AND ! $\overline{M E M R D}$; |
| $\overline{\text { WRBUSY NOT := }}$ | !MEMWR OR |
|  | !WRBUSY AND WRACQ |
|  | OR !MEMRD; |

$\overline{\text { WBCEN }}$ NOT $:=\quad$ !MEMWR OR !WB_CLK_DIS AND WRACQ OR ! $\overline{\text { MEMRD }}$ AND $\overline{C C M E M R D ; ~}$

WB_DATA_ $\overline{O E}$ NOT:= $\overline{\text { LRD }}$ AND ! MEMWR $O R$
\{need to be inverted\}
!LWR AND WRACQ;
CMEMRD NOT :=
$\overline{\text { CCMEMRD }}$ NOT:=
End;
End W/RB_CONT;

## CONCLUSION

As the speed of the processor increases, write and read buffers must also become faster and deeper. The high-speed multi-level pipeline register IDT 73200 meets that challenge by providing a fast and flexible data path to suit various highspeed RISC and CISC processors.

By V. S. Ramaprasad

## INTRODUCTION

In this application note, the design of one deep read and one deep write buffer to be used in an R3000 system is described with boolean equations and timing diagrams. The boolean equations are for the control signals of the read and write buffers and the main memory interface. This control logic can be implemented with any PLD. The syntax chosen to describe these equations is simple and it is not associated with any PLD programming software. The timing diagrams explain the various states during the operation of one deep read and write buffers. Also described in this application note are the other possible configurations of implementing read and write buffers with IDT73210s. These components can be used as two deep read and one deep write , and one deep read and two deep write buffers. Before the application is presented, the features of 73210 are described and a summary of the memory interface signals of R3000 is given.

R3000 based systems require read/write buffers between the CPU and the main memory due to memory bandwidth mismatch. The main memory systemsupplies the instructions/ data through a read buffer. The CPU makes the data updates to the main memory through a write buffer. The speed differences between the CPU, the caches and the main memory that typically exist in many systems demand the use of at least one level deep read and write buffers. The use of these buffers isolates the caches from the rest of the memory system. They also limit the physical length of the address and data lines and serve as drivers to the rest of the system.

The gain in performance by increasing the depth of the read and the write buffers is completely dependent on the application program being executed. By modeling memory subsystems with different depths of read/write buffers (using the System Programmer's Package tools for the R3000) and running the application program on the model, the designer can make the trade-off between the cost and the depth of the buffers. For high performance systems with sophisticated main memory schemes like interleaving, and for systems with fast DRAM architectures like Page Mode, or Static Column Mode, a one deep read buffer might satisfy the transfer rate of the processor.

For low performance systems, where the penalty of fetching one word at a time is not significant, and for applications with infrequent successive writes, a one deep write buffer might also deliver optimal performance.

In systems where one-level deep read and write buffers proved to be sufficient, a bidirectional register can be utilized to serve as both read and write buffers. The 8-bit bidirectional register, IDT73210, with parity checking and parity generation is an ideal candidate for this purpose. This bidirectional register also allows the designerto build a two-level deep read buffer and one level deep write buffer, or one- level read buffer and two-level write buffer configurations. Using IDT73210 reduces the parts that are needed for parity generation. Also, by clocking in the lower address bits and the higher address bits with separate clocks, the designer can eliminate latching the address low bits.

## IDT73210 FEATURES

Figure 1 shows the features of IDT73210 with all the control signals and data paths. It is a bidirectional buffer with separate output enables and clock enables. Data is registered with the same clock in both directions. There is a single data path from port A to port B. The 8-bit data and the parity bit are clocked through register $X$. The POLARITY signal is used to select even or odd parity generation. Even parity checking is done on the data, and a parity error is indicated by PERRA. The 8bit data and the parity bit are enabled through a tri-stateable buffer to port B.

There are two data paths fromport B to port A. A multiplexer controlled by SEL selects a path. Even parity checking is done in both the paths and parity error is indicated by PERRB. The first path is through latch $W$ and register $Z$. In this path bit W8 is complemented by POLARITY to yield either even or odd parity. The second path is through registers $Y \& Z$ and even parity is generated on the data. The two registers in the second data path provide the user with two- level deep buffering. The 9 -bit output is enabled through a tri-stateable buffer to port A.


Figure 1. IDT73210


Figure 2. Memory Interface Signals

## IDT79R3000 MEMORY INTERFACE

The R3000 has interfaces to the main memory through the asynchronous memory bus. The output signals indicate the nature of operation that the R3000 is performing. The input signals are used to indicate the termination of a stall, block refills, and to cause exception processing.

The figure above shows the signals used to interface to main memory. The address bus is split into AdrHi and AdrLo. The AdrHi bus is also used as the Tag bus for cache reads and therefore is shown as bidirectional.

MemRd: This signal indicates the entry into the stall on a read operation. It is an active-low output signal. This output signal of the R3000 is used by the state machines to enter a read state and signal the memory system that the R3000 accepts data from the supplied32-bit address. For one word refill, MemRd is deasserted by the R3000 onecycle after the RdBusy signalis deasserted indicating that the required data is ready. The deassertion of $\overline{M e m R d}$ signals the end of a read stall. MemRd stays asserted during the entire stall cycles.

RdBusy: This input signal to the R3000 is used to enter and terminate read stall cycles. The deassertion of RdBusy terminates stall cycles and the R3000 enters a fixup one cycle later during single word loads or it enters refill cycles in case of multiple word loads. RdBusy assertion and deassertion is sampled by the R3000 in phase 1 of the clock cycle.
$\overline{\text { XEn: }}$ This active-low, output signal is used to enable the output of the read buffer in refill and fixup cycles.
$\overline{M e m W r}$ : This output signal is asserted low for store operations. Unlike MemRd, this signal is active for only one cycle as are the associated data and addresses. MemWr is used to enter a write state.

WrBusy: In order to create a write stall, this input signal to the R3000 has to be asserted low during the cycle in which $\overline{M e m W r}$ is asserted. The deassertion of $\overline{W r B u s y}$ terminates a write stall and the R3000 enters the fixup cycle. In the fixup cycle, the last write operation during which WrBusy was asserted is repeated. $\overline{\text { WrBusy }}$ is usually tied to the signal that indicates the write buffer is full. WrBusy assertion is sampled by the processor in phase 2 and the deassertion is sampled in phase 1 of the clock cycle.

SysOut: This is the clock output of the 79R3000 and is the clock frequency at which the R3000 is rated.

CpCond0: The condition of this input signal to the R3000 in stall cycles determines if the processor will do a single word read or a multiple word read.

BusErr: This input signal is provided as a mechanism to create an exception in the R3000 and as an aid to escape from interminable stall cycles.

AccTyp0: This output signal has three functions. During cached reads it indicates whether there was a data cache miss or an instruction cache miss. This information is useful if the block refill size is different for data and instructions. During uncached reads it is used with AccTyp1 to indicate the size of the data being read. During writes it is used along with the AccTyp1 to indicate the size of the data being written.

AccTyp1: This output signal is undefined for cached reads. For uncached read operations and for store operations, AccTyp1 along with AccTyp0, indicates the size of data transfer.

AccTyp2: AccTyp2 is undefined for store operations with stall cycles. For load operations, it is high for cached operations and low for uncached operations. During run cycles, this line indicates whether there is any data transfer during the second phase.

## USING IDT73210s

Figure 3 shows the application of the 73210s as one-deep read and one-deep write buffer. Four 73210s are used to transfer the 32-bit data and the associated four parity bits. On the address bus, four 73210s are used to pass the 32-bit physical address and the access type bits( $0: 1$ ) to the main memory. Port B of the 73210 s are connected to the processor side, and Port A of the 73210 s are connected to the memory side.

The read and the write data paths are explained in Figures 4 and 5 . In this design, one single set of four IDT73210 s serve the function of read and write buffers. Also, a set of four IDT73210s are used to capture the addresses during read and
write operations. The timing diagrams point out the control signals that resolve any conflicts in the use of these buffers.

The control logic, described in the following sections, can be implemented with any PLD that matches the processor speed. To interface with the main memory, signals are defined to make a request to the main memory ( $\overline{\mathrm{MREQ}}$ ), to specify a read or a write operation to the main memory ( $\overline{M R D}$, $\overline{M W R}$ ), and a signal from the main memory to indicate the completion of read or write operation (CYCEND).

The memory interface signals from the R3000 are used by the PAL state machine inorder to generate controls to the buffers and the main memory. The RdBusy, WrBusy, $\overline{\text { MREQ, }}$ $\overline{M R D}, \overline{M W R}$, and the clock and data output enables for the 73210 s are generated by the state machine.


2647 drw 03
Figure 3. Using IDT73210 as Read and Write Buffer

## Read Operations

The data path for the read operations is through register $X$. The address and the access type bits go through the latch $W$ and the register $Z$. The lower address bits are clocked in with $\overline{\text { SysOut. The tag bits, along with the access type bits, are }}$ registered with inverted SysOut (SysClk). The latch $W$ is
always transparent to bypass the address bits and access type bits. The POLARITY signal is held low to pass the access type bits as parity bits through the two 73210 on the tag bus. The low POLARITY signal to the four 73210s on the data bus generates even parity on the data passing through register $X$.


2647 drw 04
Figure 4. Read Data Path. One Deep Read, One Deep Write Buffers Using IDT73210

## Write Operations

The data path for write operations is through latch W and register $Z$. Data is clocked in the 73210 s on the data bus with SysClk along with the tag bits. The lower address bits are clocked in with SysOut. Once the address and data are
available in the $Z$ registers, the PAL state machine generates the output enable signals and presents the address and the data to the memory. The even parity that is generated by the CPU passes through the parity unit without getting modified.


2647 dw 05
Figure 5. Write Data Path. One Deep Read, One Deep Write Buffers Using IDT73210

## CONTROL LOGIC

The control logic for the signals that control the address 73210 s, the data 73210 s, and handshake signals to the main memory system is described with simple boolean equations. The 73210s are used to capture the data and addresses during read and write operations and to provide the system with one-level deep read and write data paths. Byte enable signals for partial word writes can be generated by extending these equations. Inthis design, block refills are supported and instruction streaming is assumed to be enabled.

The control signals that are utilized by the PAL state machine to control the read/write buffers, and communicate
with the main memory controller are WIP, WrBusy, RdBusy, $\overline{M R D}, \overline{M W R}, \overline{M R E Q}$ and $\overline{C Y C E N D}$. The clock input to the PAL is inverted SysOut. In the following boolean equations the following notation is adopted:
! Logical NOT operation.

* Indicates the corresponding signal is active low.

OR Logical OR operation.
AND Logical AND operation.
; To end a boolean equation.
$:=\quad$ Registered output.
$=$ Combinatorial output.

## Main Memory Controls

\{ RdBusy usually stays asserted even when there is no read
\{ operation going on. It is deasserted when the memory system
\{ acknowledges ( asserting CycEnd) that the read is finished. It
\{ remains deasserted till MemRd gets deasserted.
\{ It is assumed here that the memory system asserts $\overline{\text { CYCEND }}$ in \{ phase 1. RdBusy gets deasserted in phase 2, and the CPU puts \{ out $\overline{\mathrm{XEn}}(\mathrm{s})$ from the next clock cycle.
( RdBusy is not deasserted with CYCEND associated with a prior \{ write operation.
\{ RdBusy is a registered output.
RdBusy := !(! $\overline{\text { WIP AND }} \overline{\text { MemRd AND }} \overline{\text { CYCEND }})$ OR
!( !RdBusy AND MemRd);
(A single pulse request is sent out to the main memory system to ( indicate that a read or write operation is coming along. It is \{ asserted only when a read or write operation is feasible through (the one deep read and write buffers.
(This is a registered output.
$\overline{\text { MREQ }}:=\left(\frac{\overline{W I P}}{}\right.$ AND $\overline{\text { MemRd }}$ AND $\overline{\text { MemWr }}$ AND $\left.\overline{\text { MREQ }}\right)$ OR (!WIP AND MemRd AND !MREQ );
\{ A read strobe is given out to the main memory system to
$\{$ indicate a read operation. This signal is asserted while there is
\{ no write in progress and MemRd is asserted.
\{ To support block refills $\overline{M R D}$ stays asserted with $\overline{M e m R d}$.
[ This is a registered output.

## $\overline{\mathrm{MRD}}:=(\overline{\mathrm{MRD}}$ AND $!\overline{\mathrm{WIP}}$ AND $\overline{\mathrm{MemRd}})$ OR

 (MRD AND MemRd);The control signal $\overline{C Y C E N D}$ is asserted by the main memory controller to indicate the finish of a write operation or the availability of the first word of the block refill in the read buffer.

It is assumed that $\overline{C Y C E N D}$ is asserted in phase 1 , so that RdBusy can also be deasserted in phase 1.
\{ $\overline{\text { WIP }}$ signal is used to indicate whether the write buffer is in

$$
\begin{aligned}
\overline{\mathrm{WIP}:=} & (!\overline{\mathrm{WIP}} \text { AND } \overline{\mathrm{MemRd}} \text { AND } \overline{\text { MemWr }) ~ O R ~} \\
& (\overline{\mathrm{WIP}} \text { AND }!\overline{\mathrm{CYCEND}}) ;
\end{aligned}
$$

\{ Write busy (WrBusy) is asserted when there is a write in
路
\{ asserted to stop any writes because there is a common data
\{ buffer for both read and writes.
$\overline{\text { WrBusy }}=\overline{\text { WIP OR }} \overline{\text { MemRd; }}$
\{ A write strobe is given out to the main memory system to \{ indicate a write operation is in progress.
$\overline{M W R}=\overline{W I P} ;$

## Higher Address Buffer Controls

\{ Controls for 73210s that pass higher address bits (Tag 16:31)
\{ and access type bits (AccTyp 0,1).
\{ The path through latch $W$ \& register $Z$ is selected by the internal
\{ Mux.
$S E L=1$;
\{ Register Z is enabled for read and write operations when there
\{ is no contention between read and writes.Latch $W$ is transparent.
\{ A read operation in progress is indicated by MemRd signal.
\{ For write operations $\overline{A B E N}$ is enabled for one clock cycle.
$\overline{\text { DMemWr }}:=\overline{\text { MemWr }}$;
$\overline{\mathrm{ABEN}}=(\overline{\text { MemRd }}$ AND ! $\overline{\mathrm{WIP}}$ AND $\overline{\mathrm{MemWr}})$ OR ( $\overline{\text { MemWr }}$ AND !WIP AND ! $\overline{\text { MemRd }}$ ) OR ( $\overline{\text { ABEN }}$ AND $\overline{M e m W r}$ AND ! $\overline{\text { DMemWr }}$ );
\{ Allows the Access Type bits to pass through "Compliment
\{ Even/Odd Parity" unit as parity bits without getting modified.
POLARITY $=0$;
\{The higher address bits along with the access type bits are
\{ clocked into the register $Z$ with inverted SysOut.
$C P=!\overline{\text { SysOut }} ;$
\{ The higher address bits along with the access type bits are put \{ out to port A when there is a write in progress or while MemRd \{ is asserted.
$\overline{\text { AAOE }}=\overline{\text { WIP }}$ OR $\overline{\text { MemRd; }}$
\{ $\overline{\mathrm{AEN}}$ always disabled for the address 73210.
$\overline{\operatorname{AEN}}=1 ;$
\{ $\overline{B O E}$ always disabled for the address 73210.
$\overline{B O E}=1 ;$

## Lower Address Buffer Controls

\{ Controls for 73210s that pass lower address bits (AddrLo 0:15)
\{ The path through latch W \& register $Z$ is selected by the internal \{ Mux.

SEL $=1$;
\{ Register $Z$ is enabled for read and write operations when there ( is no contention between read and writes.Latch $W$ is transparent. \{ A read operation in progress is indicated by MemRd signal.
( For write operations $\overline{\mathrm{ABEN}}$, is enabled for one clock cycle.
$\overline{\text { DMemWr }}:=\overline{\text { MemWr }}$;
$\overline{\mathrm{ABEN}}=(\overline{\text { MemRd }}$ AND ! $\overline{\mathrm{WIP}}$ AND $!\overline{\mathrm{MemWr}})$ OR ( $\overline{\text { MemWr }}$ AND ! $\overline{W I P}$ AND ! $\overline{M e m R d}$ ) OR ( $\overline{\text { ABEN }}$ AND $\overline{M e m W r}$ AND ! $\overline{D M e m W r}$ );
\{ POLARITY is Don't Care.
POLARITY $=0 ;$
\{ The lower address bits are clocked into the register Z with
[SysOut signal, because they are available in the first phase.
$C P=\overline{\text { SysOut }} ;$
(The lower address bits are put out to port A when there is a
[ write in progress or while MemRd is asserted.
$\overline{\mathrm{AAOE}}=\overline{\mathrm{WIP}}$ OR $\overline{\text { MemRd}} ;$
( $\overline{\mathrm{AEN}}$ always disabled for the address 73210.
$\overline{\operatorname{AEN}}=1 ;$
\{ $\overline{B O E}$ always disabled for the address 73210.
$\overline{\mathrm{BOE}}=1$;

## Data Buffer Controls

\{ Controls for 73210 s that transfer data bits for reads \& writes.
\{ The path through latch $W$ \& register $Z$ is selected by the internal \{ Mux to provide one-deep write buffer.

SEL = 1;
\{ Register $Z$ is enabled for write operations when there is no
\{ read operation in progress. A read operation in progress is
\{ indicated by MemRd signal. Latch W is transparent.
$\overline{\text { DMemWr }}:=\overline{M e m W r}$;
$\overline{\text { DBEN }}=(\overline{\text { MemWr }}$ AND ! $\overline{\text { WIP }}$ AND ! $\overline{\text { MemRd }})$ OR
( $\overline{\text { DBEN }}$ AND $\overline{M e m W r}$ AND ! $\overline{\text { DMemWr }}$;
\{ Even polarity generated by the CPU is passed through by setting \{ POLARITY to ZERO.

POLARITY $=0 ;$<br>\{The data bits along with the parity bits are clocked into the \} \{ register Z with inverted SysOut.<br>$C P=!\overline{\text { SysOut }} ;$<br>\{The data bits are put out to port A when there is a write in \{ progress.<br>$\overline{\mathrm{DAOE}}=\overline{\mathrm{WIP}} ;$<br>\{ $\overline{\text { DAEN }}$ is enabled during read operations.<br>$\overline{\text { DAEN }}=\overline{\text { MemRd }}$ AND !WIP;<br>$\overline{\mathrm{DBOE}}$ is enabled by $\overline{\mathrm{XEn}}$ to read the data from the read buffer.

## TIMING DIAGRAMS

Figures 6 through 11 give the timing waveforms for the onedeep read and one-deep write buffer described in Figure 3. The signals shown in these figures are described by the boolean equations presented earlier. Inthese timing diagrams, the signals that are generated by the PAL state machine are shown with a displacement in relation to their input signals. Also, some of the signals generated by the PAL state machine are registered with SysClk. The main memory interface signals generated by the PAL are $\overline{M R E Q}, \overline{M R D}, \overline{\mathrm{CYCEND}}$, and $\overline{M W R}$. The enable signals to the address 73210 s are $\overline{\mathrm{ABEN}}$, and $\overline{\mathrm{AAOE}}$. The enable signals to the data 73210 s are DBEN, DAOE, DAEN, and DBOE. The memory acknowledge signal, $\overline{\mathrm{CYCEND}}$ is asserted two cycles after MREQ is asserted, for both read and write operations.

Figure 6 shows read and write operations. The memory read operation starts with the MemRd signal being asserted. A MREQ pulse is sent out to the memory, and $\overline{M R D}$ signal is asserted for the duration that the MemRd signal stays asserted. The memory system responds to the request by placing the data in the read buffer and asserting $\overline{\mathrm{CYCEND}}$. This deasserts the RdBusy signal. RdBusy is sampled in phase 1 by the processor, and it generates $\overline{X E n}$ in the next clock cycle. Since the one-deep read and write buffers are implemented using the same buffers, during a memory read operation the WrBusy signal is asserted to halt any write operations. The address enables are asserted through out the read operation to capture the addresses. For read operations, $\overline{\text { DAEN }}$ is asserted with $\overline{M e m R d}$ signal to capture the data coming from the memory. The port B output enable for the data buffers is controlled by $\overline{X E n}$ for reading in the data. The read latency is five clock cycles including the fixup cycle.

For write operations in Figure 6 , the $\overline{\text { WrBusy }}$ signal is asserted as long as the write operation is in progress. This is indicated by WIP. It should be noticed that the RdBusy signal is asserted during write operations to block any read operations. The address enables are asserted during the write run cycle,
and the address output enable is asserted throughout the write operation. The data buffer enables are asserted in the same way. It should be noted that WIP is a clocked output. The write operation takes three cycles.

Figure 7 shows a four word data block refill. The RdBusy signal, once deasserted, remains deasserted until MemRd is deasserted.

Figure 8 shows four word instruction block refill with streaming enabled. The instruction cache miss occured on the instruction 11. The refill starts with the basic block boundary instruction 10. The processor enters fixup as the missed instruction is fetched. The processor streams through the rest of the block.

Figure 9 shows a memory read requested by the processor before a previous write is retired to the main memory. The state machine puts out a request for the read operation only after the completion of the write operation, indicated by the first assertion of $\overline{C Y C E N D}$. The enable $\overline{A B E N}$ is not enabled for the read untill the previous write is completed.

Figure 10 shows two write operations in two consecutive clock cycles. Since the write buffer is one word deep, the second write is not absorbed by the write buffer, and the processor stalls untill the first write is retired to the main memory. In the following fixup cycle, the second write is completed to the write buffer. The memory request $\overline{M R E Q}$ for the second write is only generated in the fixup cycle. The data and the address of the second write are not captured by the buffers while the first write is in progress. In should be noted that deassertion of $\overline{W r B u s y}$ is sampled by the processor in phase 1.

Figure 11 shows a write operation occuring in the middle of streaming. Streaming starts with instruction 11. The next instruction 12 issues a write. Since the write busy signal is already asserted, instruction streaming is aborted. The instruction 12 is executed in the following fixup cycle. $\overline{\mathrm{WIP}}$ is asserted only in the fixup cycle. The data and the address of the write instruction 12 are not captured during streaming.


Figure 6. Read, Write Operations


Figure 7. Data Block Refill


Figure 8. Instruction Streaming


Figure 9. Read During Write in Progress


Figure 10. Write During Write in Progress


Figure 11. Write in Streaming

## TWO DEEP READ AND ONE DEEP WRITE

IDT73210s can also be used in two-deep read and one deep write configuration. For capturing the addresses and the access type bits, four IDT73210s are used with B ports connected to the processor. For transfering data, four IDT73210s are used with A ports connected to the processor.

This configuration of the data path uses the registers $Y$ and $Z$ for read operations as two-level deep buffers. For write operations, the data is wrtten to the register X , thus providing a one-deep write buffer. The read and write data paths are shown in Figures 12 and 13. It should be noticed that even parity is generated on the data in both the directions.


2647 drw 12
Figure 12. Read Data Path - Two Deep Read, One Deep Write Buffers Using IDT73210


2647 drw 13
Figure 13. Write Data Path - Two Deep Read, One Deep Write Buffers Using IDT73210


Figure 14. Read Data Path - One Deep Read, Two Deep Write Buffers Using IDT73210

## ONE DEEP READ AND TWO DEEP WRITE

To use IDT73210s in a one deep read and two deep write configuration, four IDT73210s are connected to the address bus with B ports on the processor side. Four IDT73210s are connected to the data bus with B ports on the processor side to transmit data. The data path for the read operations is shown in Figure 14. The address and the access type bits can be passed through the latch $W$ and the register $Z$. Data is read back from the memory through the register $X$ after even parity is generated.

Figure 15 shows the write data path. To utilize the 73210 s as two deep write buffer, the addresses and the data are
passed through registers $Y$ and $Z$. These two registers provide the two-level deep buffering for the addresses and the data. If any write operations, such as writing to the registers of I/O devices, require only one-deep write buffer, then the path through the latch $W$ and the register $Z$ is useful for both data and the addresses. It should be noticed that to transfer access type bits in two-deep write configuration, separate two-level deep buffering is required. Increasing the depth of the write buffer to two may improve the performance significantly if the application executes the second store before the first store is absorbed by the main memory.


2647 drw 15
Figure 15. Write Data Path. One Deep Read, Two Deep Write Buffers Using IDT73210

## CONCLUSIONS

IDT73210 is an ideal part for one/two-deep read/write buffers for R3000 applications. It is bidirectional, and speed compatible with the existing RISC processors. It generates and checks even parity and hence reduces the parts count in
the memory interface for R3000 based systems. Using IDT73210s on the address bus, separate latches for capturing the address low bits can be eliminated. IDT73210 also provides the designer two different data paths from port $B$ to port A to be selected dynamically depending on the operation.

## HIGH-SPEED CMOS LOGIC APPLICATION NOTES


#### Abstract

This collection of application notes is presented to provide information which has been proven useful to the designers who use of plan to use high-speed, TTL-compatible, CMOS logic in high-performance systems. These notes cover a broad range of topics; some explore specific issues applicable to the FCT and FCT-T logic families, while others discuss general topics such as Simultaneous Switching Noise, Printed Circuit Board layouts and series termination.


## INTRODUCTION

With the push for high clock rates to increase system performance in a predominantly TLL world, the hardware designer is now required to deal with problems and issues which were largely academic only a few years ago. The introduction of high-speed, high-drive CMOS logic, combined with the increase packing density of multi-layer boards, has resulted in the awareness and the need to deal with problems such as simultaneous switching noise (a.k.a. Ground Bounce), transmission line effects and dynamic power dissipation.

Integrated Device Technology, Inc. pioneered the highspeed, high-drive, TTL-compatible CMOS logic with the introduction of the FCT family. This logic family is now the established leader in the high-performance logic area. By offering a variety of speed grades, functions and packages, the system designer now has an opportunity to optimize overall system performance in terms of speed, power, cost and board space. However, experience has shown that using high-speed logic is an exercise that is more complex than package replacement or paper design. An understanding of switching noise and related issues is important for a successful outcome. Recently, the FCT-T family of TTL-compatible logic with "true TTL" output swing (approximately 3.3 volts typ.) has been added to IDT's logic product line offering functions with a reduced level of switching noise for those users who do not need the rail-to-rail output swing of the FCT family.

This collection of application notes is intended to assist the hardware designer in designing with the FCT and FCT-T logic families. Each application note is independent and deals with a separate topic. Typical device characteristics and
performance data are providedwhere possible. The following is a brief summary of the subjects covered:

- SIMULTANEOUS SWITCHING NOISE - The cause and effects of ground bounce caused by simultaneous switching of high-drive outputs are discussed. Effects of package parasitics are explained. Different solutions for the ground bounce problem are given.
- USING HIGH-SPEED LOGIC - This application note gives general guidelines and recommendations in terms of board layout, power distribution and device selection.
- CHARACTERISTICS OF PCB TRACES - In this application note we discuss the transmissive behavior of printed circuit board traces in the presence of fast signal edges. Effect of loading on trace parameters is described and a simplified measurement method is given.
- SERIES TERMINATION - Pros and cons of series termination are discussed in detail in this note.
- POWER DISSIPATION IN CLOCK DRIVERS - The components of power dissipation in CMOS and CMOSbased BiCMOS circuits are described. The FCT244 Octal Buffer is used as an example to illustrate the effect of loading on the dynamic component of power dissipation.
- FCTOUTPUT STRUCTURES AND CHARACTERISTICS - This application note describes the implementation of the output buffer in various mask-sets used to produce FCT logic product. The output characteristics corresponding to each implementation are shown. This information is useful in calculating estimated speed derating due to capacitive loading and also to determine the impact of termination on the signal characteristics.
- POWER-DOWN OPERATION - Use of FCT family of devices in power-down mode is discussed.
- FCT-T LOGIC FAMILY - This application note describes in detail the features and benefits, electrical characteristics and performance of the FCT-T family of products. Typical V-I characteristics of all important DC parameters are shown. The power-off disable feature of backplane drivers is described.
- SPECIFIC PRODUCT APPLICATION BULLETINS These application notes describe in detail technical information referring to the pertaining part number.


Integrated Device Technology, Inc.

SIMULTANEOUS SWITCHING NOISE

APPLICATION NOTE
AN-47

## By Suren Kodical

## INTRODUCTION

The need for increasing levels of throughput and improved performance in today's systems has placed certain demands on the logic and interface devices used in these systems. Two of the key requirements are high speed and high dynamic drive. Often the traditional glue logic and interface parts are in the critical timing paths and play a key role in determining system performance. Better speed (shorter propagation delays) lead to improved timing margins and offer opportunities for performance upgrading. The techniques used for improving the speed also result in faster edge rates at the outputs of these devices. As edge rates get faster, printed circuit board traces and back plane wiring appear transmissive at shorter distances. More and more interconnections between circuits now have to be treated as transmission lines. This scenario leads to a requirement for higher dynamic drive at the outputs of most high-speed circuits in order to drive low impedance transmission lines and to sustain high levels of DC current if the traces or backplane wiring are terminated at the far end.

This simultaneous requirement for high speed and high drive has certain important implications. First, the high speed in most CMOS integrated circuits is achieved by improved device processing and topology. Internal nodes slew faster and transistors reach their saturation current more rapidly, resulting in a higher rate of change of current (di/dt) in all switching transistors. Since most outputs of glue logic and interface devices are designed to handle high levels of dynamic current, the rate of build-up of current is particularly severe in the output transistors. When several outputs switch simultaneously, the total build-up of current in the common ground or Vcc lead inductance can be substantial (of the order of $200 \mathrm{~mA} / \mathrm{ns}$ to $300 \mathrm{~mA} / \mathrm{ns}$ ) and can develop a large transient potential differ-
ence between the device power trace (ground or $V_{c c}$ trace) and the external power plane. The term "lead" used here refers to the combination of bonding wire and package pin. A specific area of interest is the simultaneous switching of several "sink" transistors during the logic HIGH to LOW transition and the resultant transient potential difference between the chip ground and the external ground plane. This phenomenon is the simultaneous switching noise on the device (chip) ground plane and is commonly referred to as "GROUND BOUNCE".

Second, the high dynamic drive currents will cause very fast voltage edges at the switching outputs of the device subjected to predominantly capacitive loads. For example, a load capacitance of 50 pF (equivalent of 6 to 7 typical CMOS inputs) will be discharged at a rate of $2 \mathrm{~V} / \mathrm{ns}$ during the high-to-low output transition if the dynamic drive current of the output sink transistor is 100 mA . Such rapid edge rates will make relatively short PCB traces look like transmission lines. For example, a $2 \mathrm{~V} / \mathrm{ns}$ edge rate will make a typical trace of 6 inches or more look transmissive. These fast edges will contribute to system noise due to ringing, overshoots and undershoots on the signals, EMI and RFI due to sharp output voltage transitions and cross-talk between two adjacent signal lines on a PCB surface.

In this application note we will discuss the phenomenon of GROUND BOUNCE, its contributing factors and some design and application guidelines for minimizing the effects of ground bounce.

## THE "GROUND BOUNCE" PHENOMENON

Figure 1 shows the equivalent circuit of a typical CMOS output buffer stage with the package parasitics and the external load.


Figure 1. Output Buffer with External Parasitics

The parasitic components which influence ground bounce are; (a) inductance and resistance of the ground bond wire and pin, (b) inductance and resistance of the output bond wire and pin, and (c) load impedance. Forfirst order analysis, the parasitics associated with the VCc terminal can be ignored. Also the external ground plane is assumed to be ideal.
During the output high to low transition, the sum of output load current and all switching current through the internal gates of the device flows through the ground lead. The rate of change of this current (di/dt) develops a voltage drop across the ground lead inductance (Lg) and causes a positive ground bounce or an overshoot in an otherwise quiet ground. This positive bounce is normally followed by an undershoot coincident with the voltage waveform on the output terminal. The amplitudes of both positive and negative ground bounce are a function Lgdi/dt and of the number of outputs switching simultaneously. The ground bounce phenomenon can be clearly observed at an unswitched "LOW" output of a device by switching several other outputs simultaneously from
logic HIGH to LOW. Figure 2 shows a typical output voltage transition and the corresponding ground bounce as observed at the unswitched LOW output.

The positive ground bounce is primarily the result of the rate of change of current (dig/dt) through the ground lead inductance. This rate is determined by the rate at which the gate to source voltage (Vgs) of the sink transistor changes. During the early part of the output fall time, the ground voltage rises while the output voltage (at the drain of the transistor) falls, forcing the sink transistor into the linear region. The transistor then behaves like a resistor Ron (the "on" resistance of the transistor in the linear region). For the remainder of the output voltage excursion, the equivalent circuit at the output can be treated like a resonant L-C-R circuit formed by the ground and output lead inductance, load capacitance and the total resistance in the loop which includes Ron. The oscillation frequency is determined by the net values of $L$ and $C$ while the damping is determined by $L$ and the total resistance in the loop.


Figure 2. Ground Bounce Waveform

Ground bounce is also generated during the output LOW to HIGH transition. However, the magnitude of this ground bounce is much smaller because of the absence of load current in the ground lead.

## GROUND BOUNCE MEASUREMENT

There is no industry standard per se for measuring ground bounce. However, the method most commonly used by IC vendors and customers alike is based on observing the disturbance of the logic LOW level of an unswitched output of a multiple output device while switching all other (or several other) outputs from HIGH to LOW state. Figure 3 shows the schematic for measuring ground bounce on a device such as the FCT244 octal buffer. One output is in the LOW state while 7 outputs are switched simultaneously. The load on each output consists of a 50 pF capacitor to ground in par-
allel with a $500 \Omega$ resistor to ground. Two outputs are connected to the oscilloscope; one for observing the HIGH to LOW transition of a "switched" output and the other for observing the ground bounce on the "quiet" output. At these outputs, the $500 \Omega$ load is split into a $450 \Omega$ resistor in series with the $50 \Omega$ input impedance of the scope probe. Alternatively, a $500 \Omega$ load resistor can be returned to ground and a high impedance probe connected to the device output pins.
With careful layout, proper bypassing to filter out high frequency noise and with a good oscilloscope and probes (bandwidth of at least 400 MHz ), it is possible to observe the ground bounce on the internal ground of the chip by observing the voltage at the unswitched "LOW" output whose sink transistor operates in the linear region and provides a "Kelvin connection" to the chip ground.


Figure 3. Ground Bounce Test Circuit

A scheme similar to the one shown in Figure 3 can be adapted for any multiple-output circuit. It can also be modified (by changing the load on the switched outputs) to observe and measure ground bounce during HIGH $Z$ to LOW transitions in devices with 3-state control.

## THE RELATIONSHIP BETWEEN GROUND BOUNCE AND SPEED

In CMOS circuits, the effective channel length (Leff) is the primary determinant of speed. However, for a given topology, this pa-
rameter also determines the saturation current (dynamic drive current) in the output sink transistor. A shorter Leff results in a faster device, but at the same time gives a larger di/dt in the sink transistor. Therefore, there is a direct correlation between ground bounce (caused by di/dt) and speed. This relationship is shown in Figure 4 where the positive ground bounce is plotted as a function of $t_{P H L}$ for an FCT244 device in PDIP, SOIC and LCC. The ground bounce is measured at room temperature and $V_{C C}=5 \mathrm{~V}$ using the test method shown in Figure 3.


Figure 4.

Figure 4 illustrates two important points. First, because faster devices show a higher amplitude of ground bounce, one must exercise caution when comparing different logic families or different vendors for ground bounce. The samples to be compared should be in the same type of package and their propagation delays should be in close proximity. Second, package parasitics (ground
lead inductance in particular) have a significant impact on the magnitude of ground bounce. In a standard DIP package, the corner pin ground lead inductance (pin \#10 in a 20 pin package) is around 12 nH . In an SOIC this inductance is only about 7 nH and shrinks to around 4 nH in an LCC. The difference in ground bounce amplitude for different packages is clear from the above graph.

## EFFECT OF NUMBER OF OUTPUTS SWITCHING

Ground bounce increases as more outputs switch HIGH to LOW simultaneously. Actual measurements indicate that the relationship is not linear. The reason is as follows. When the chip ground voltage rises due to the Ldi/dt effect, it modulates the gate-tosource voltage ( Vgs ) of the sink transistor and limits the peak cur-
rent in the transistor. As more outputs switch simultaneously, the peak current in each transistor actually decreases, although the total current in the ground lead increases. This "diminishing returns" effect results in a non-linear relationship between ground bounce and the number of outputs switching simultaneously.
Figure 5 shows the ground bounce for an FCT244 octal buffer in a PDIP package measured on pin \#18 under nominal operating conditions.


Figure 5. Simultaneous Switching Effect on Ground Bounce

## EFFECT ON DEVICE PERFORMANCE

Ground bounce causes a variety of effects in the application environment as described below:

1. The most commonly observed effect is the noise on a "quiet" logic LOW output level in a device when several other outputs switch from high to low simultaneously. If the amplitude of the positive ground bounce exceeds the input threshold of the device driven by it, then all noise margin disappears and the driven device may recognize the noise as a legitimate input transition. A workaround for this problem is to allow some settling time before the signals at the output of the device are treated as valid. This solution generally applies to combinatorial paths only. A large positive transition on certain control signals such as CLOCK, LATCH ENABLE, RESET, etc. can cause loss of data. Such a problem can only be solved by taking steps to reduce the magnitude of the positive ground bounce below the recognition level (threshold) of the device.
2. Changes in the chip ground voltage disturb the thresholds, or trip points, of internal gates. This can cause non-monotonic output transitions that look similar to the effect of short unterminated transmission lines. Often this is not a serious issue.
3. The phenomenon described in (2) also causes a skew or a separation between edges of several outputs switching simultaneously. This skew is a function of the number of outputs switching. Figure 6 shows the effect of simultaneous switching on output
skew for an FCT244 device used as a clock driver. The actual measurements were made under worst case commercial temperature and $V_{C C}$ conditions for speed.

In critical clock driving applications, the absolute magnitude of output skew can be reduced by using devices in SOIC or LCC packages. Switching fewer outputs per device will further reduce the skew. However, this approach has to be weighed against the device to device skew if more packages have to be used as a result.
4. The most serious effect of ground bounce is associated with the loss of dynamic noise margin which results in the loss of stored data in latches and registers. This loss of noise margin is often caused by the negative ground bounce which follows the high to low transition of several simultaneously switching outputs (see Figure 2). Simply stated, the undershoots on the chip ground lower the input threshold, or trip point, of the device. This has the same effect as an input making a LOW to HIGH transition relative to the chip ground. If the undershoot is large enough to bring the input threshold near the logic LOW level of any of the inputs held LOW (with reference to the external ground plane), all dynamic noise immunity in the input stage of the device is destroyed. The apparent LOW to HIGH transition of clock (or latch enable) and any logic "LOW" data inputs of registers (or latches) will have the effect of losing stored "LOW" data which is now replaced by "HIGH" data.


Figure 6. Effect of Simultaneous Switching on Output Skew

## SOLUTIONS TO THE GROUND BOUNCE PROBLEM

Ground bounce is a pervasive phenomenon. It can be minimized or circumvented, but rarely eliminated since the parasitic inductance cannot be totally removed from the package. The solutions to the ground bounce problem take essentially two forms; (a) minimizing the effects of ground bounce and (b) minimizing the magnitude of ground bounce.
To minimize the effects of ground bounce, the design should be made "ground bounce tolerant". This can only be done at the expense of system throughput, since additional time must be allowed for the ground bounce to settle. As a result, the benefit of using high speed logic is partially negated.
The techniques for minimizing the magnitude of ground bounce take many forms. They are generally aimed at reducing either the parasitic inductance, or the amount of di/dt or both. These techniques are discussed in some detail below.

## Using Smaller Packages

Since ground bounce is the voltage induced in the ground lead inductance by the rapid rate of change of current through it, there is a direct correlation between the amount of inductance and the magnitude of ground bounce. Ground lead inductance can be reduced by using packages with smaller internal cavities and lead dimensions. For example, for corner VCC and GND configuration, the typical ground lead inductance for a 20 or 24 pin Plastic DIP package is of the order of 12 nH to 15 nH . This inductance drops to about 7 nH in an SOIC package and to about 4 nH in an LCC package. Figure 7 shows the effect of package lead inductance on the positive ground bounce for an FCT244 device.
Another method of reducing ground lead inductance is to arrange the pad layout such that the power pins (particularly the GND pins) are at the center of the package for the shortest lengths. Although this is an acceptable solution, it raises standardization and compatibility issues on industry-standard functions. This choice does exist for new functions and as an addition to existing standard functions.


Figure 7. Effect of Package Lead Inductance

## Series Damping

di/dt can be reduced either by limiting the magnitude of the peak current (Imax) through the ground leador by slowing down the buildup of the total ground lead current during the output transition. The value of Imax depends on the size of the output sink transistor as well as on the load. Since this is a dynamic phenomenon, the peak current depends more on the amount of energy stored in the load capacitance.

One effective method of limiting the magnitude of Imax is to use a series damping resistor at the output. During the output transition, this resistor comes in series with the "on" resistance of the output buffer and limits the peak current, and hence the di/dt. Figure 8 shows the effect of series damping resistance on ground bounce for an FCT244 device.


Figure 8. Effect of Series Damping on Positive Ground Bounce

As seen from the figure above, the series damping resistor causes a significant reduction in ground bounce. However, it is important to understand the implications of using series damping. Since the total output impedance is significantly higher, the transmitted signal is attenuated at the driving end; the attenuation being determined by the source impedance ( $\mathrm{R}_{0}+\mathrm{R}_{\mathrm{s}}$ ) and the loaded transmission line impedance $\left(\mathrm{Z}_{\mathrm{L}}\right)$. $\mathrm{R}_{0}$ is the "on" impedance of the output circuit. This attenuation limits the amplitude of the first incident wave. Therefore, the series damping technique must be used with caution and is not recommended if first incident wave switching is desired. This subject is covered more thoroughly in the Application Note entitled "SERIES TERMINATION". The series damping resistor, if properly chosen, does have the advantage of limiting overshoots and undershoots on the transmitted signal without increasing system power dissipation.
The series damping resistor also decreases the magnitude of negative ground bounce and the undershoot on HIGH to LOW transitions. Therefore, series damping is effective in driving CMOS memories, particularly DRAMs where undershoots on input signals are undesirable.

## Reduced Output Swing

Another technique for reducing ground bounce relies on limiting the energy stored in the load on the device output(s). If the voltage
swing at the output is limited, less energy stored in the load. For example, if the output swing is limited to 3.3 volts nominal (similar to most bipolar or BiCMOS totem-pole outputs) instead of rail-torail, the energy stored in the output load can be decreased by a factor of 2.5:1 for a given load capacitance. This results in a smaller positive as well as negative ground bounce.
There is a beneficial side effect of this method. Since the high to low transition starts from a lower voltage level, the fall time component (the time taken for the output to switch from the logic HIGH level to the 1.5 V measurement level) of tphL is smaller than that for a rail-to-rail transition. This translates into an improvement in tPHL. However, since speed improvement is not the primary objective, some or all of this speed improvement can be sacrificed in order to further reduce the simultaneous switching noise. This can be achieved by means of a circuit configuration which provides a smaller initial di/dt during the logic HIGH to LOW transition. The resulting degradation in the output fall time cancels the speed improvement. In practice, about 40 improvement in ground bounce (relative to rail to rail swing output) can be obtained for the same speed. The FCT-T family of products introduced by IDT has been designed using this approach. Figure 9 shows the ground bounce characteristics for IDT74FCT244T/AT devices in PDIP and SOIC packages in comparison with the IDT74FCT244/A.


Figure 9. Improved Ground Bounce in FCT-T Family

## SUMMARY

The requirement for high speed and high drive results in the phenomenon of ground bounce or simultaneous switching noise in high speed logic and interface circuits. The effects of ground bounce range from a noise spike on a quiet output to data loss in registers and latches. The magnitude of ground bounce can be re-
duced by using smaller packages with lower ground lead inductance, by switching fewer outputs of a device simultaneously, or by using a series damping resistor in the rail-to-rail swing FCT logic. The new FCT-T logic family is designed to offer much smaller ground bounce at the same speed by reducing the output voltage swing and by controlling the di/dt in the ground lead during the output transitions.


APPLICATION NOTE AN-48

## By Suren Kodical

This application note gives some general guidelines and recommendations for using high speed logic such as FCT, FCT A and FCT B family of products.

## POWER DISTRIBUTION

1. Use Ground and $V_{C C}$ planes on multi-layer boards.
2. On two-layer boards with no $V_{C C}$ and Ground plane, use a "grid" type ground distribution system to equalize ground potential at different points on the P C board.
3. Use Power Distribution Elements - PDEs (conductor-dielec-tric-conductor) to reduce characteristic impedance. Use separate PDEs for devices that switch large amounts of sink and source currents.
4. Do not use jumper wires for ground connections.
5. Provide a separate "noisy" ground distribution for high current drivers, particularly those driving backplanes.
6. Place high current driving circuits near their loads. For example, place backplane drivers at the edge of the board.
7. Make adequate provision for supplying transient energy to handle PC trace impedance and load capacitance. This is done by connecting individual bypass capacitors across the power pins of high current switching circuits.
8. Use low-inductance, ceramic disk capacitors ( 4700 pF to 0.1 $u F)$ for high frequency filtering. These can be used in parallel with normal bypass capacitors.

## SIGNAL TRACES

1. Treat the PC board traces as transmission lines. A conservative rule of thumb is to consider a trace as a transmission line if the unloaded signal transition time at the driving end equals the round-trip propagation delay for the trace in question. Typically, the transmission line delay is 0.15 ns per inch, or 0.3 ns for one inch round-trip. That means, for a transition time of 2 ns , a trace longer than 7 inches should be considered as a transmission line.
2. To minimize cross-talk between signal traces, avoid running sensitive signal lines close to traces connected to high current drivers.
3. Any signal lines that cross each other should be placed at right angles to further reduce cross-talk.

## DEVICE SELECTION

1. Select devices which offer the largest amount of "real" noise margin. Ground noise due to simultaneous switching of multiple outputs causes a loss of dynamic noise immunity in the logic low state. Therefore, it is important to improve "low level" noise immunity. This can be achieved by:
a. Using CMOS outputs to drive inputs of "storage" devices such as latches and registers. This will offer better noise margin
when compared to driving with devices with bipolar outputs which have a higher logic low level due to the offset voltage of the Schot-tky-clamped NPN sink transistor.
b. Reducing DC loading, i.e. reduce the fanput, on the outputs of devices that drive the data and control inputs of latches and registers.
c. Using devices with "hysterisis" on the inputs. This will further improve dynamic as well as static noise margin.
d. Use of series damping resistors ( 25 to 35 ohms) at the output of latches and registers will reduce the undershoot on the device intenal ground due to simultaneous switching of multiple outputs of the device. This undershoot normally follows the overshoot (also referred to as the ground bounce).

Series damping will overdamp the series L-C-R circuit formed by the parasitic ground path inductance, load capacitance and the low impedance of the sink transistor.
2. Several measures can be taken to reduce the power supply noise - both ground bounce and VCc bounce:
a. Contention should be avoided on devices connected to a bus. Although bus contention is not detrimental to the device in a normal application, it causes very large positive and negative di/dt in the ground and $V_{C C}$ paths. Such contention has the same effect as charging a very large load capacitance.
b. Series termination (i.e. series damping resistors) will also reduce the magnitude of the ground bounce by limiting the maximum transient current and thereby decreasing the total energy transferred to the parasitic inductances.
c. Use of local high frequency filtering will minimize the propagation of noise on ground and $V_{c c}$ traces.
3. Avoid running control lines through a device that drives data/ address buses.
4. Since the magnitude of ground and $V_{C C}$ noise is a direct function of parasitic inductance, if all other conditions are unchanged, much benefit is gained by using packages with lower bond-wire and lead inductance. Thus, surface mount packages (SO, LCC, PLCC, etc.) will offer lower levels of ground and VCC noise than standard DIP packages
5. Output drive "overkill" should be avoided. In non-critical paths, use of low-drive circuits will generally reduce the overall supply noise.
6. In very high speed circuits, minimize the loading per device to reduce total load capacitance.

## SUMMARY

A combination of high speed (particularly fast edge rates) and high drive contribute to increased noise in power supply path as well as in signal paths. Much care is needed to minimize such noise so that maximum performance benefit is derived from the FCT family of high speed logic products.


Integrated Device Technology, Inc.

CHARACTERISTICS OF PCB TRACES

## By Suren Kodical

Printed circuit board traces carrying high speed digital signals can behave like transmission lines for fast edge rates of the driving signal. The transmission line effects can cause signal distortion, overshoots, undershoots and crosstalk between adjacent lines. It is therefore important to understand this behavior for trouble-free board design. In this application note we discuss the transmissive effects of PCB traces, the relevant electrical parameters and a simple technique for measuring unloaded or loaded characteristic impedance.

## PCB TRACE AS A TRANSMISSION LINE

A PCB trace is normally regarded as a very low impedance medium which carries electrical signals from one point to another. This is true for most signals with relatively slow edge rates (long rise and fall times). However, when a trace is subjected to fast edge rates, its behavior changes completely. It behaves like a transmission line with a certain characteristic impedance $Z$. This impedance now presents a load to the driving circuit. In addition, the transmissive trace introduces a finite signal delay from source (driving end) to destination (receiving end). The equivalent circuit for a transmission line, represented by distributed $L+R$ and $C$ is shown in Figure 1.


Figure 1. Transmission Line - Equivalent Circuit
in this schematic,
$L_{0}=$ Inductance of the trace per unit length, and
$\mathrm{C}_{0}=$ Capacitance per unit length.
For the purpose of this discussion the series resistance can be ignored, thus treating the PCB trace as a "lossless" transmission line. The subscript " 0 " implies that the inductance and capacitance pertain to the "unloaded" condition, i.e. the inductance is the "self inductance" of the trace and the capacitance is that offered by the dielectric separating the trace in question from the adjacent conducting media.
Two important parameters can be derived from $L_{0}$ and $C_{0}$. The first one is $Z_{0}$, the characteristic impedance of the trace. The second parameter is $T_{0}$, the propagation delay per unit length of the trace. It should be noted that the parameter $Z_{0}$ is independent of the length of the trace.

$$
\begin{align*}
& Z_{0}=\left(L_{0} / C_{0}\right)^{1 / 2}, \text { normally defined in ohms.........(1) }  \tag{1}\\
& T_{0}=\left(L_{0} C_{0}\right)^{1 / 2} \text { per unit length, normally defined in } \\
& \text { nanoseconds.....(2) }
\end{align*}
$$

## Example

A typical MICROSTRIP PCB trace (a dielectric separating the trace from the ground plane on one side and free air on the other 3 sides of a rectangular trace cross-section) which is 10 mils wide and 1.5 mil thick separated from the ground plane by 15 mil glassfilled epoxy has atypical $\mathrm{C}_{0}=2 \mathrm{pF} /$ inch and $\mathrm{L}_{0}=10 \mathrm{nH} /$ inch. Using the above equations, we get $Z_{0}=70 \Omega$ and $T_{0}=0.15 \mathrm{~ns} / \mathrm{inch}$. The table in Figure 2 gives various transmission line geometries and their parameters.

| TYPE | GEOMETRY | $\begin{gathered} \mathrm{Z}_{0} \\ \text { ohms } \end{gathered}$ | To ns / inch |
| :---: | :---: | :---: | :---: |
| CO-AX | (0) | 50-125 | 0.13 |
| WIRE OVER GROUND | $\qquad$ | 70-170 | 0.14 |
| MICROSTRIP LINES | $\text { GND } \frac{\text { DIELECTRIC }}{\square}$ | 30-150 | 0.15 |
| STRIP LINE |  | 15-100 | 0.19 |
| PC BOARD TRACES | DIELECTRIC | 50-200 | 0.16 |

Figure 2. Transmission Line Geometries

## EFFECT OF LOADING

The concept of an unloaded transmission line applies to point-to-point connections which consist of a driver and a receiver at the two ends of a trace, with no connections to the trace in-between. Most often, a PCB trace is tapped at several points and connected to inputs of several ICs. Clock, R/W, Chip Select lines and Data and Address buses are examples of this. These IC inputs represent a quasi-distributed load to the driving circuit. Whereas bipolar TTL inputs present a $D C$ leakage path to $V_{C C}$ in addition to the
input capacitance, most CMOS inputs offer a capacitive load (ignoring the effects of input lead inductance).
As a result, the transmission line parameters are modified under the loaded condition, because the additional distributed load capacitance must be taken into account in addition to the unloaded distributed capacitance $\mathrm{C}_{0}$.
To simplify the discussion, let us assume that the distributed load capacitance is represented by $C_{L}$ per unit length, as shown in Figure 3.


Figure 3. Loaded Transmission Line

Taking the effect of $C_{L}$ into account, the loaded trace impedance $Z_{L}$ and the loaded transmission delay $T_{L}$ per unit length are given by:

$$
\begin{align*}
& Z_{L}=Z_{0}\left[C_{0} /\left(C_{0}+C_{L}\right)\right]^{1 / 2} \text { ohms.................................... }  \tag{3}\\
& \text { and } T_{L}=T_{0}\left[\left(C_{0}+C_{L}\right) / C_{0}\right]^{1 / 2} \text { per unit length........... }
\end{align*}
$$

$\qquad$

## Example

Consider a clock driver driving a bank of registers in DIP package, mounted 0.5 inches apart. Assuming a typical input capacitance of the clock pin of 5 pF , the PCB trace is loaded with 5 pF capacitance every $1 / 2$ inch. This is equivalent to a distributed $C_{L}$ of

10 pF per inch.. Using the example for the PCB trace given earlier, the loaded parameters can be calculated using equations (3) and (4):

$$
\begin{aligned}
& Z_{\mathrm{L}}=70[2 /(2+10)]^{1 / 2}=70[1 / 6]^{1 / 2}=70 / 2.45=29 \Omega \text { and } \\
& T_{\mathrm{L}}=0.15 \times 2.45=0.37 \mathrm{~ns} / \text { inch } .
\end{aligned}
$$

This example illustrates the need for a significantly higher drive as the trace impedance drops from $70 \Omega$ to $29 \Omega$. It also shows the impact of such loading on clock skew caused by the increase in transmission delay.

## WHEN IS THE PCB TRACE TRANSMISSIVE?

As a general statement, a PCB trace looks like a transmission line for fast edge rates of the transmitted signal. To quantify this, a commonly used rule of thumb is:

TREAT A PC BOARD TRACE AS A TRANSMISSION LINE IF

$$
T_{\leq} 2 L \times T_{L}
$$

In this equation, $T=$ output transition time (rise or fall time)
$T_{L}=$ loaded transmission delay per unit length.
$T_{L}=T_{0}$ for the point-to-point case
$L=$ Length of the PCB trace

## Example

Consider the loaded transmission line in the example cited above. If the clock driver has an output transition time of 5 ns , the length at which the PCB trace should be treated as transmissive is given by:

$$
L=T / 2 T_{L}=5 /(2 \times 0.37)=6.8 \text { inches. }
$$

It is clear that, with slower edge rates a driver can drive longer traces without transmission line effects. The table in Figure 4 shows the limiting signal line length for different logic families based on typical edge rates for each of the families and typical unloaded signal traces.

| LOGIC FAMILY | SIGNAL LINE LENGTH* <br> (INCHES ) |
| :---: | :---: |
| LS | 25 |
| S, AS | 11 |
| F, ACT | 8 |
| AS, ECL | 6 |
| FCT, FCT A | 5 |

*Length above which the signal trace looks like a transmission line.
Figure 4. Signal Line Length vs Logic Family

This table shows that, as we go to faster logic devices, it becomes more critical to understand the transmission-line effects. Note that the signal lengths given in the table are not guarantees for any logic family. The actual limiting signal length is a function of trace and board characteristics, trace loading and the edge rates of individual devices in any logic family.

## MEASUREMENT OF PCB TRACE PARAMETERS

Since both $Z_{L}$ and $T_{L}$ depend on board layout and loading, a simple practical method of determining these two parameters is use-
ful. Described below is one such method which is particularly applicable to traces with well-distributed loading.
Equipment required:

1. Pulse generator with known source impedance (typ. $50 \Omega$ ) and capable of rise and fall times faster than 2.5 ns .
2. Oscilloscope: $>350 \mathrm{MHz}$ bandwidth.
3. High impedance scope probes.

## Method

a. If the source impedance of the pulse generator is unknown, it can be easily obtained by observing the unloaded output waveform of the pulse generator, and then loading the pulse generator output with a resistance that will halve the amplitude of the original signal. The value of this load resistance is the source impedance (Rs) of the pulse generator.
b. Connect the pulse generator and the oscilloscope to one end of the PCB trace. Use a minimum of 9 inches of PCB trace. Insert the devices that will form the distributed load on the $P C B$ trace. See Figure 5.


Figure 5. Test Set-Up for Measuring PCB Trace Parameters
c. Set up the pulse generator to obtain a 5 V amplitude square wave of 1 MHz frequency. Adjust the rise and fall times to get 30 ns ( $10 \%$ to $90 \%$ ). These slow edges ensure that the PCB trace behaves like a lumped load and not like a transmission line. Overshoots and undershoots on the waveform are avoided. Record the amplitude ( $V_{s}$ ) observed on the oscilloscope under these conditions as shown in Figure 6A.
d. Now change the setting on the pulse generator to get the fastest rise and fall time. Observe the high to low transition on the oscilloscope. Note that there is a step in the output transition as shown in Figure 6B. Record the amplitude of the first segment of the output transition $\left(V_{t}\right)$ and time interval between the start of the first transition and the start of the second transition ( $2 \mathrm{~L} \times \mathrm{T}_{\mathrm{L}}$ ).
e. Determine the characteristic impedance of the loaded PCB trace $\left(Z_{L}\right)$ by the formula:

$$
Z_{L}=R_{S} \times\left[V_{t} /\left(V_{s}-V_{t}\right)\right]
$$



Figure 6A.

The line propagation delay to the end of the trace is given by $T_{L}$.

## Example

In a test performed on a 9 inch trace, we get $\mathrm{R}_{\mathrm{s}}=45 \Omega, \mathrm{~V}_{\mathrm{t}}=2.8 \mathrm{~V}$ and $2 \mathrm{~L} \times \mathrm{T}_{\mathrm{L}}=6 \mathrm{~ns}$. Then,

$$
\begin{aligned}
& \mathrm{ZL}=45 \times[2.8 /(5-2.8)] \\
&=57 \Omega . \\
& \mathrm{TL}=6 /(2 \times 9) \\
&=0.33 \text { ns per inch }
\end{aligned}
$$

## THE IMPORTANCE OF PCB TRACE CHARACTERISTICS

The relative values of source impedance ( $\mathrm{R}_{\mathrm{s}}$ ) of the driving circuit and the loaded characteristic impedance of the transmission line $\left(Z_{L}\right)$ determine the effectiveness of driving transmission lines. As Rs increases for a given ZL , the amplitude of the transmitted component of the waveform $\left(V_{t}\right)$ decreases. If the transmitted wave does not cross the threshold of a receiving device, the receiving


Figure 6B.
device may not respond to the signal at the driving end (see Figure $6 B$ ) until the reflected wave reinforces the signal after a turnaround delay along the PCB trace. This implies that if a driver is driving a PCB trace from one end, the receiver nearer to the driver will respond after the receiver at the far end of the PCB trace. Such skew may be unacceptable in certain conditions.
The relative values of trace impedance and the load impedance at the far end also determine the amount of reflection and hence the overshoots and undershoots on the waveform. By understanding the implications of transmissive traces, a designer can choose the right termination and drive capability of the driving circuit to derive the maximum benefit.

## SUMMARY

This application note describes the effect of fast edge-rates on the behavior of PCB traces. A simplified method for measuring the trace parameters in a given application environment is shown. The procedure discussed here can be extended to fully loaded backplanes.


## By Suren Kodical

Series termination is one of several forms of terminating transmissive lines. In this bulletin we discuss the pros and cons of series termination and the effect of termination impedance on simultaneous switching noise (a.k.a. Ground Bounce).

## WHY TERMINATE?

With the constant push for higher speeds, particularly in the area of standard logic and bus interface products, system designers have to deal with devices with fast edge rates. At the same time, high packing density of multi-layer boards results in PC board traces with low loaded impedance and long transmission delays. This combination of fast edge rates and low transmission line impedance requires the system designer to pay careful attention to PCB design in order to maximize the benefits of today's highspeed logic. As more and more devices on the boards go to CMOS technology, typical nets consist of outputs with fast edges looking into transmission lines with some distributed capacitance along the line or lumped capacitance of CMOS IC inputs at the end of the line or a combination of both. In the absence of some form of termination, overshoots and undershoots on the signal can impose bandwidth limitation on the system, or subsystem due to settling time requirements or, even worse, can cause false triggering and data loss.
Termination of transmission lines is the time-honored method of improving signal quality. There are several forms of termination:
a. Parallel or shunt termination: a single resistor terminated to either $V_{C C}$ or GND at the end of the PCB trace. For backplanes, termination is provided at each end.
b. Series termination: a single resistor is connected between the output node of the driver and the PCB trace or any other transmission line being driven.
c. Thevenin termination: two resistors form a potential divider at the far end of the transmission line. The junction of the two resistors goes to the transmission line and the two ends typically go to GND and $V_{C C}$. This type of termination is commonly used on backplanes at both ends.
d. RC termination: an R-C series combination is connected between the transmission line and GND at the far end.
Each of the termination schemes listed above has certain advantages and disadvantages. A detailed discussion of the relative merits of these schemes will be part of a separate application note. In this issue, we will focus on SERIES TERMINATION.

## SERIES TERMINATION

Figure 1 shows a typical case of a series terminated driver connected to a load via a PCB trace.


Figure 1.

The effective output impedance of the driver is now the sum of device source impedance ( $\mathrm{R}_{0}$ ) and the series terminating resistance ( $\mathbf{R}_{\mathbf{s}}$ ). This modified output impedance of the driver comes in series with the characteristic impedance ( $Z_{0}$ ) of the PCB trace and forms a potential divider for the incident signal. Therefore, the signal that propagates down the trace is a fraction of the "open-circuit" signal at the driving end. The magnitude of the transmitted wave is given by the following equation:

$$
\begin{equation*}
V_{t}=V_{s}\left[Z_{0} /\left(R_{0}+R_{s}+Z_{0}\right)\right] \tag{1}
\end{equation*}
$$

This equation shows that, as the total source impedance approaches the characteristic impedance of the line, approximately half of the incident wave will be transmitted to the other end of the trace. Since the load impedance is much larger than $\mathrm{Z}_{0}$ due to the high input impedance of the CMOS devices, most of the transmitted wave is reflected. As a result, overshoots and undershoots on the signal are minimized at the receiving end. If $R_{0}+R_{5}$ is much smaller than $\mathrm{Z}_{0}$, a larger portion of the incident wave is transmitted down the trace. Since most of it is reflected, such a condition will cause overshoots and undershoots at the receiving end. Figure 2 shows the effect of series termination under prefect matching (total source impedance equals trace impedance).


Figure 2.

The example shown highlights some important points:

1. For the best signal quality, the series terminating resistor should be chosen such that the total source impedance ( $R_{0}+R_{s}$ ) is close to the characteristic impedance of the PCB trace. It is not essential that the two quantities match exactly. It is, however, important to ensure that the total source impedance is not greater than the trace impedance. Otherwise, multiple reflections may be needed to obtain the entire signal transition at the receiving end.
2. The waveforms in Figure 2 clearly show the effect of series termination on the waveform at both the sending end $A$ and receiving end $B$. For a perfectly matched condition, the signal will attain the final value at the sending end after a round-trip delay ( $2 \mathrm{~T}_{\mathrm{D}}$ ), although it will attain the final value after one transmission delay (TD) at the receiving end. If loads (several IC inputs) are distributed along the PCB trace and are driven by the driver at one end, this condition results in signal skew which may be unacceptable. Therefore, series termination may not be the most suitable form of termination for distributed loads. Of course, the ratio of source to trace impedance can be adjusted to ensure that the threshold of the receiver is crossed on the first incidence of the transmitted wave, but this is normally at the expense of some undershoot and overshoot during signal transitions.
3. There is no limit to the number of lumped loads (as shown in Figure 1) that can be used, provided that the total DC loading does not reduce the static noise margin because of a voltage drop across the series terminating resistor. This implies that series termination is well-suited to drive inputs of CMOS devices because of their very low input current requirements. The primary limitation to the number of CMOS loads is the additional delay due to the total input capacitance being driven.
4. When series termination is used with lumped loads, the distance between the indvidual loads should be kept to a minimum. If the loads being driven are spread apart, a preferred method of driving them from one source is to make several groups of loads and drive each group from the driving source via individual transmission lines with their own series termination resistors. The driver should of course be capable of handling this additional transmission line loading.
5. It is clear that the series termination does not add any power dissipation to the system. It is, therefore, the preferred form of termination if power dissipation is a key consideration.
6. Series termination adds flexibility to the design in that the termination values can be tailored to suit a variety of trace characteristics and timing requirements.

## SERIES TERMINATION WITH FCT DRIVERS

Like most TTL-compatible drivers designed to meet the standard DC specifications, the FCT output buffers offer different output impedance in the logic LOW and HIGH states. Typically, the output impedance is 6 ohms in the LOW state and 25 ohms in the HIGH state. Since the internal thresholds of all TTL-compatible devices (independent of technology) are with reference to GND and the noise immunity is normally worse in the logic LOW state, it is important to consider the logic LOW state and the high-to-low transitions when evaluating the effect of terminations.
First, let us consider the requirements for first incident wave switching. The aim is to cause enough voltage swing on the first part of the transmitted wave to cross the threshold of a receiving device close to the driver. For a typical $\mathrm{V}_{\mathrm{OH}}$ of 4.8 V with CMOS P -channel pull-up transistors and specified $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ for the receiver, the required amplitude of the incident signal is $\mathrm{V}_{\mathrm{t}}=\mathrm{VOH}_{\mathrm{OH}}$ $\mathrm{V}_{\mathrm{IL}}=4.8-0.8=4 \mathrm{~V}$. The open circuit swing is $\mathrm{V}_{\mathrm{s}}=4.8 \mathrm{~V}$.

Reworking equation \#1, we get:

$$
\text { Therefore, } \begin{array}{ll}
Z_{0}=\left(R_{0}+R_{S}\right)\left[\left(V_{O H}-V_{\mathrm{I}_{\mathrm{L}}}\right) / V_{\mathrm{IL}}\right] \\
& R_{\mathrm{S}}=Z_{0}\left[V_{\mathrm{IL}} /\left(V_{\mathrm{OH}}-V_{\mathrm{IL}}\right)\right]-R_{0} .
\end{array}
$$

Using the values for $V_{S}$ and $V_{t}$ and for a device source impedance of 6 ohms, the maximum value of series termination resistance which will assure incident wave switching is given by

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{s}}=\mathrm{Z}_{0}[0.8 /(4.8-0 .)]-6 \\
& =\left(0.2 Z_{0}-6\right) \text { ohms }
\end{aligned}
$$

For example, if the PCB trace impedance is 70 ohms, the maximum value of series termination resistance is 8 ohms to assure incident wave switching. A similar consideration for the low to high transition yields the expression:

$$
\begin{equation*}
R_{s}=Z_{0}\left[\left(V_{O H}-V_{\mathrm{IH}}\right) / V_{\mathbb{H}}\right]-R_{0} \tag{3}
\end{equation*}
$$

For a $\mathrm{V}_{\mathrm{OH}}=4.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.0 \mathrm{~V}$ and a source impedance of 25 ohms in the logic high state, the maximum value of series termination resistance to assure incident wave switching is,

$$
R_{s}=\left(1.4 Z_{0}-25\right) \text { ohms }
$$

Again, if the PCB trace impedance is 70 ohms, the maximum value of $R s$ is 73 ohms. This indicates that the high to low transition is the worst case.
The above example shows that a requirement for incident wave switching will impose severe restrictions on the series termination resistance due to the high to low switching case. Since the termination value is much less than the trace impedance, a certain amount of overshoots and undershoots are to be expected on the output waveform at the far end of the PCB trace. In effect, the incident wave switching requirement is in conflict with signal integrity for FCT logic devices with rail to rail output switching when using series termination. If signal integrity is the primary consideration, then the series termination has to be chosen to match the trace impedance. However, signal skew has to be tolerated when driving a transmission line with distributed loading. Alternatively, series termination should be limited to driving lumped loads at the far end of the transmission line (PCB trace).
In high-speed switching circuits, series termination offers another advantage. When driving predominantly capacitive loads, the series resistor serves to limit the peak current in the output pull-down transistor and therefore the resultant di/dt in the parasitic lead and bond wire inductance. This has the beneficial effect of limiting the amount of ground bounce (induced by the L.di/dt effect) as a result of simultaneous switching of high drive outputs.

## SUMMARY

Series termination is an effective method for minimizing overshoots and undershoots on signals with fast edges and for reducing the amount of ground bounce caused by simultaneous switching. An understanding of the device output characteristics, particularly the output impedance values, is required to properly determine the value of series termination in order to assure incident wave switching.


## By Suren Kodical

Power dissipation in switching circuits is discussed in this bulletin, particularly with reference to CMOS clock driver circuits. The IDT54/74FCT244 octal buffer is used as an example to compare the power supply current in CMOS, bipolar and bipolar-based BiCMOS technologies over a wide range of operating frequencies.

## POWER DISSIPATION COMPONENTS

There are two components of power dissipation in integrated circuits. One is the steady-state component. This is the dissipation when all inputs are held at some fixed voltage level. The other component is frequency dependent and is generally referred to as the dynamic component.
In CMOS and CMOS-based BiCMOS circuits, the steady-state component is further divided into two sub-components; the quiescent power supply current (lcc) primarily due to device leakage and the quescent power supply current when inputs are at TTL high level ( $\Delta \mathrm{lcc}$ ). This latter component applies to circuits with TTL compatible inputs. In bipolar and bipolar-based BiCMOS circuits, no such distinction is made and it is customary to specify power supply current for a given logic state on the output(s).
The dynamic component of power dissipation (lccD) is dominant in CMOS circuits because most of the power is dissipated in moving charge in the parasitic capacitors of CMOS gates. Therefore, the simplified model of a CMOS circuit consisting of several gates looks like one large capacitor which is charged and discharged between power supply rails. For this reason, a parameter called CPD (power dissipation capacitance) is often specified as a measure of this equivalent capacitance and is used by the designers to estimate the dynamic power supply component. In the bipolar technology, the dynamic component is generally very small in comparison with the steady-state component because internal voltage swings are small.
Since power supply parameters are traditionally specified under "unloaded" condition, a comparison of power dissipation for a given device type (FCT244 with F244, for example) based on data sheet numbers alone can be misleading. For a true "apples-toapples" comparison, the effect of capacitive load on the device should be taken into consideration. This is particularly true in the case of clock drivers which drive heavy capacitive loads and operate at high frequency. Under these conditions, the dynamic power dissipation component due to output loading could be significant in both bipolar and CMOS circuits. This is illustrated in the following section by using the ' 244 Octal Buffer as an example.

## '244 Example

Consider the ' 244 as a clock driver with 30 pF load on each of the 8 outputs, operating at room temperature and $\mathrm{V}_{\mathrm{CC}}=$ max. Power dissipation of IDT's FCT244 is compared with F244 (FAST ${ }^{\text {M }}$ ) and Ti's BCT244. Data sheet numbers are used where applicable.

## FCT244

First, we need to determine the CPD for the device. Since CPD $=$ ICCD $N$ in pF if ICCD is expressed in $\mu \mathrm{A} / \mathrm{MHz}$, we can determine $\mathrm{C}_{P D}$ using the max. limit specified for ICCD in the data sheet. Therefore,

$$
C_{P D}=250 / 5.5=45 \mathrm{pF}
$$

When the device is loaded with 30 pF capacitance per output, the dynamic dissipation component increases due to load. The loaded value is given by,

$$
\begin{aligned}
& \text { ICCD (loaded })=\left\{\left(C_{P D}+C_{L}\right) / C_{P D}\right\} \text { ICCD } \\
& =\{(45+30) / 45\} 250 \mu \mathrm{M} / \mathrm{MHz} / \mathrm{bit} \\
& =0.42 \mathrm{~mA} / \mathrm{MHz} / \text { bit. }
\end{aligned}
$$

When all eight outputs are switching simultaneously, the total ICCD (loaded) is $3.3 \mathrm{~mA} / \mathrm{MHz}$.
If quiescent power dissipation is ignored, the above equation can be used to determine the total power dissipation at any frequency when the input levels are CMOS compatible. For the case where the inputs are driven from a bipolar TTL device, the $\Delta$ lcc component needs to be added in order to obtain the total power dissipation. Assuming a 50 duty cycle, for $\Delta \mathrm{Icc}$ (max.) of 2 mA , this static Icc component is 8 mA . Figure 1 shows the power dissipation versus frequency for both conditions.

## F244

The specified power dissipation is $\mathrm{ICCL}=90 \mathrm{~mA}$ and $\mathrm{ICCH}=60$ mA . For a 50 duty cycle, the steady-state dissipation is 75 mA . In addition, the dynamic dissipation component appears due to the external load capacitance and the output pin capacitance of the device. For $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ and Cout $=10 \mathrm{pF}$ (assumed), the dynamic component can be derived:

$$
\begin{aligned}
& \text { Icco }(\text { loaded })=40 \mathrm{pF} \times(4.3 \mathrm{~V}-0.3 \mathrm{~V}) \text { in } \mu \mathrm{A} / \mathrm{MHz} . \\
& =160 \mu \mathrm{~A} / \mathrm{MHz} / \mathrm{bit}
\end{aligned}
$$

where the $4.3 \mathrm{~V}-0.3 \mathrm{~V}$ represents the voltage swing (for $\mathrm{V}_{\mathrm{CC}}=$ 5.5 V ) on the total load capacitance. For 8 outputs switching simultaneously, ICCD is $1.28 \mathrm{~mA} / \mathrm{MHz}$. The total dissipation as a function of frequency is also shown in Figure 1.

## BCT244

The BCT family from TI is developed with a bipolar-based BiCMOS process. Therefore, the power dissipation characteristics are similar to F244. The steady-state dissipation is 57.5 mA for a 50 duty cycle. The dynamic component of the dissipation is $1.28 \mathrm{~mA} / \mathrm{MHz}$. The total power dissipation versus frequency is again shown in Figure 1.

The graph in Figure 1 shows that over a wide range of frequencies the power dissipation of FCT family of circuits is much less
than that of BCT and F families, even under heavy capacitive loading.


Figure 1. Total Icc vs Frequency

## SUMMARY

A simple method for calculating "real" power dissipation in an operating environment is shown by using '244 as an example. This
method can be extended to any other product and can be used to determine realistic power consumption if the loading and effective operating frequency can be estimated for each device.


FCT OUTPUT STRUCTURES AND CHARACTERISTICS

## By Suren Kodical

## INTRODUCTION

The FCT family of products has gone through an evolution in terms of die size, process technology (critical dimensions) and circuit implementation. Originally, the family of products was derived from the Z-step gate arrays ("4004" gate array for small gate count and " 8000 " array for large gate count). Later, a "shrunk" version of the smaller array was developed to obtain performance improvement. This array is called the Y-step. Recently, some of the high volume runners have been "customized", i.e. redesigned to minimize the die size and get some performance improvement with a more efficient topology. These customized versions are called the W-step devices. The current FCT portfolio consists of a mix of $Z, Y$ and $W$ step devices. This bulletin describes the output structures used in different steppings and the corresponding output characteristics for the logic HIGH and LOW states.

## "4004" Z- STEP OUTPUT BUFFER

The schematic for the buffer used in the " 4004 " $Z$ step devices is shown in Figure 1. This output consists of an N-channel "sink" transistor which turns on in the logic low state at the output and maintains a logic low voltage close to GROUND for normal loading.
The pull-up or "source" circuit consists of a combination of a Pchannel transistor, an N-channel transistor and an NPN bipolar transistor with a series current limiting resistor. This circuit configu-


Figure 2A. "4004" Z Step Logic "High" Characteristics

The output characteristic in the logic HIGH state is dominated by the current limiting resistor in series with the NPN pull-up transistor. As the output reaches the $V_{C C}$ rail, the output characteristic is primarily influenced by the P -channel transistor. In the logic LOW
ration is designed to give a resistive characteristic during the LOW to HIGH transition at the output.


Figure 1. Step Output Structure

The output V -I characteristics for the Z step output structure in the logic HIGH and LOW states are shown in Figures 2A and 2B, respectively.


Figure 2B. "4004" Z Step Logic "Low" Characteristics
state, the output characteristic is that of a large N -channel pulldown transistor. Note that the characteristics shown in Figure 2 represent typical process parameters at $25^{\circ} \mathrm{C}$.

## Y-STEP OUTPUT BUFFER

The circuit schematic for the $Y$ step output buffer is shown in Figure 3.


Figure 3. Y-Step Output Structure

This output structure is designed to get shorter propagation delays. The output characteristic in both HIGH and LOW states is non-linear as shown in Figures 4A and 4B, below.


Figure 4A. Y Step Logic "High" Characteristics

## W STEP \& "8000" Z STEP OUTPUT BUFFER

The schematic of the output buffer used in the " 8000 " $Z$ step gate array as well as the W step devices is shown in Figure 5. The


Figure 4B. Y Step Logic "Low" Characteristics
structure consists of a parallel combination of P -channel and N channel transistors in the pull-up circuit and a large N -channel transistor in the pull-down circuit.


Figure 5. W Step and " 8000 " $Z$ Step Output Structure

The pull-up structure yields an almost resistive characteristic in the logic HIGH state. The characteristic in the logic LOW state is again non-linear due to the N -channel transistor.


Figure 6A. W \& "8000" Z Step Logic "High" Characteristics

These output characteristics are shown in Figures 6A and 6B.


Figure 6B. W \& "8000" Z Step Logic "Low" Characteristics

## SUMMARY

The output V-I characteristics are determined by the circuit implementation and transistor geometries. Output buffer schemes and the corresponding typical characteristics for FCT devices manufactured in the $Z, Y$ and $W$ stepping are shown in this bulletin.

The characteristics are intended to aid the designer in developing nominal circuit simulation models so that the effect of driving different types of lumped and transmissive loads can be evaluated. In order to develop suitable models, the customer should first determine the stepping for the subject device. This information can be obtained by contacting IDTs LOGIC Marketing group.

| Integrated Device Technology, Inc. | $\begin{aligned} & \text { POWER-DOWN } \\ & \text { OPERATION } \end{aligned}$ | APPLICATION NOTE AN-53 |
| :---: | :---: | :---: |

## By Suren Kodical

## INTRODUCTION

In a POWER-DOWN mode, a device operates with a supply voltage that is lower than the normal operating range of $5 \mathrm{~V} \pm 5$ for commercial grade and $5 \mathrm{~V} \pm 10$ for military grade. This should not be confused with the "low-power dissipation standby mode" of CMOS static RAMs where part of internal circuitry is shut off to reduce standby power. The power-down mode is used to either conserve power in a part of a system or to provide a battery back-up in faulttolerant systems. The devices operating in the power down mode are expected to co-exist with other devices which are connected to normal power supply rails in the same system. This builetin discusses the use of our FCT devices in the power-down mode.

## DESIGN FEATURES

All FCT and AHCT devices currently manufactured by IDT support rail-to-rail output voltage swing. This is a benefit in the
power-down operation because the logic high noise immunity is not compromised. In addition, these circuits have the following design features:

- The inputs (except for I/O ports) do not have a clamp diode to Vcc but do have a clamp diode to ground to prevent excessive undershoot on the inputs.
- The outputs have P -channel pull-up transistors to raise output high level close to Vcc.
The P -channel devices have a junction diode as an integral part of the geometry. To prevent this junction from floating, the cathode of this diode is tied to $\mathrm{V}_{\mathrm{CC}}$, the most positive potential. Similarly, the N -channel transistors used in the output circuit have an integral junction diode whose anode is tied to GND, the most negative potential. Figure 1 shows the diodes associated with inputs and outputs.


Figure 1. FCT Logic with Parasitic Diodes

## POWER-DOWN OPERATION

Consider the case where an FCT or AHCT device operating in the power-down mode (say at a Vcc of 3 volts) is driven from another device operating from a higher Vcc. Because of the absence of a diode clamp to $\mathrm{V}_{\mathrm{cc}}$, there is no current flow from the driving device into the low voltage power supply through the input pin. The

FCT and AHCT inputs thus permit power down operation on the input side.
An FCT or AHCT device in the power-down mode can easily drive TTL-compatible inputs or I/O ports, because the TTL-compatible inputs normally demand negligible input current in the logic high state.

## LIMITATIONS

The presence of a diode from the output pin to $V_{c c}$ as shown in Figure 1, however, imposes certain limitations in the power-down
operation when the output of a device which is powered down is in the high-impedance state and the bus to which this device is tied is driven by another device operating from a higher $V_{C C}$ (see Figure 2).


## Figure 2.

In this case, the output diode to $V_{C C}$ provides a low impedance path to the lower $V_{C C}$ if the interfacing device output is in the HIGH state and the logic HIGH voltage is in excess of the power-down supply rail by more than a forward diode drop. In such an event, the logic high voltage will be clamped. This is normally not a serious issue if the driving devices have bipolar outputs or N -channel CMOS outputs with reduced voltage swings. However, if the driving device pulls up to $V_{C C}$ and offers a low source impedance, the current into the output of the FCT or AHCT device in the powerdown mode can exceed the absolute maximum rating. This situation can be avoided if a current limiting resistor ( 25 ohms or more) is used in series with the outputs of the device in power-down mode.

A similar restriction applies to I/O ports of devices such as the FCT245 and FCT646 when operating from a lower VCC. The I/O
port consists of an input node physically connected to an output which can be put in high- $Z$ state when the port is to be used as an input. The presence of P -channel pull-up transistor in the output circuit adds a parasitic diode to $\mathrm{V}_{\mathrm{CC}}$ at the I/O port. Therefore, this diode will offer a low impedance path to the lower $V_{C C}$ if the driving device pulls up to the higher (nominal 5V) Vcc.

## SUMMARY

The design of the FCT and AHCT input structures facilitates use of these devices in a dual-rail system or in a power-down mode to conserve system power or to provide a battery back-up. Although the design of the output structures imposes a limitation in certain power-down situations, it can be overcome easily.

## By Suren Kodical

## INTRODUCTION

Present day systems and board level products have two important characteristics; higher clock rates to obtain improved throughput and higher packing density to reduce space and cost. System designers are demanding higher speed and user friendliness from IC vendors to cope with the tight timing requirements and with the switching noise induced by high-speed TTL circuits. As discussed in the Application Note entitled "SIMULTANEOUS SWITCHING NOISE', high speed and simultaneous switching noise (particularly Ground Bounce) go hand in hand. For a given speed, less board-level noise translates into reduced design time, lower rework cost and better quality of outgoing product. Since most standard "glue" logic elements such as buffers, transceivers, latches and registers are used for their high drive capability and speed, they can also become the primary source of noise. Therefore, vendors of such high-speed circuits are faced with the challenge of providing "friendly but fasf' glue logic to the performance-driven user.
IDT has met this challenge with the FCT-T family of standard logic which is designed to give the best speed/noise trade-off to the system designer. This new logic family features reduced output voltage swing and a high current output stage designed to minimize simultaneous switching noise. In this application note, we discuss this TTL-compatible family in terms of its features and benefits, product characteristics, performance curves and certain special features.

## WHAT IS FCT-T LOGIC?

The FCT-T family is form, fit and function compatible with the industry standard FCT family of high-speed, high-drive logic from IDT. The FCT-T family offers the same speed grades (standard, $A, B$ and $C$ ) as the FCT family while generating much lower level of noise (particularly ground bounce). It is, therefore, backwardcompatible with the FCT family of products in all applications where rail-to-rail switching at the output is not essential. Typical FCT-T output logic levels are 0.1 V in the logic LOW state and 3.3 V in the logic HIGH state.
The FCT-T family also includes several products with power off/ up/down disable feature. These are intended for backplane driving, especially in applications which require "hot insertion" capability for the boards without interrupting system operation.

## FCT-T FEATURES AND BENEFITS

The key features of FCT-T family are described below:
TTL Level Outputs - The output pull-up circuit has been modified to offer a quiescent output HIGH level of about 3.3V, similar to most bipolar and BiCMOS output stages. This feature makes FCT-T truly compatible with existing bipolar and BiCMOS functions and thus offers an attractive low-power alternative without any performance penalty.
Ground Bounce Control - The output pull-down circuit has been modified to control the rate of build-up of current in the "sink" transistors so that the Lgdi/dt effect is minimized (Lg is the total inductance in the ground return path) and ground bounce is reduced
for a given speed. This feature also slows the output edge rates and minimizes transmission-line effects on PC boards.
Input Hysteresis - Input buffers (TTL-to-CMOS translators) have been designed to offer 200 mV (typical) hysteresis in order to improve both high and low level noise immunity. This feature decreases propensity for data loss or oscillations in high noise environment and offers immunity to noise superimposed on slow input signal transitions.
Variety Of Speed Grades - The FCT-T family offers the following speed grades:

> FCTxxxT - corresponds to FCTxxx
> FCTxxxAT - corresponds to FCTxxxA
> FCTxxxBT - corresponds to FCTxxxB
> FCTxxxCT - corresponds to FCTxxxC

The system designer can choose the speed grade necessary for optimum performance. It is important to note, however, that there is a strong correlation between the amount of simultateous switching noise and speed. Therefore, designers using higher speed devices should pay careful attention to board layout, termination, decoupling and package selection in order to get the maximum benefit.
Compatibility - The FCT-T logic family is compatible with all other TTL compatible logic families (AS, ALS, FAST, BCT, etc.). The reduced output swing makes the FCT-T outputs look very much like standard bipolar outputs. The static noise margin when driving from an FCT-T device is the same as that with any bipolar output device in the logic HIGH state. In the logic LOW state, the typical static noise margin is greater with the FCT-T family than with any bipolar logic family because of the absence of a voltage offset usually seen in bipolar Schottky outputs in the logic LOW state. Input thresholds are set to be within the 0.8 V and 2.0 V range.
Power-Off Disable - Certain members of the FCT-T family are designed to offer the power off/up/down disable feature. These devices with 3 -state control maintain high-impedance state at their outputs during power supply ramping and power down (i.e., $\mathrm{V}_{C C}=0 \mathrm{~V}$ ) if the Output Enable pin is conditioned to disable the outputs. This feature is attractive, and often essential, for backplane drivers in applications which require hot insertion. These applications include on-line transaction systems, factory floor automation, critical medical life support systems, etc. This feature is currently offered in double density devices with high drive capability, since these devices offer board space savings in backplane environment.
JEDEC Standard 18 Compliance - FCT-T specifications meet or exceed the requirements of JEDEC Standard No. 18 entitled "Standard for Description of 54/74FCTXXXX, Fast CMOS TTL Compatible Logic".

## FCT-T CHARACTERISTICS

In this section, we discuss various characteristics of the FCT-T family. This information is offered to the system designer to understand the operation of a device, boundary conditions and interface requirements in terms of transmission line driving.

## DC CHARACTERISTICS TABLE

Commercial: $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 5 \%$
Military: $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{(1)}$ |  | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input HIGH Level | Guaranteed Logic High Level |  | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input LOW Level | Guaranteed Logic Low Level |  | - | - | 0.8 | V |
| lin | Input HIGH Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{1}=2.7 V \end{aligned}$ | Except I/O Pins | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | 15 |  |
| IIL | Input LOW Current | $\begin{aligned} & V_{C C}=M a x . \\ & V_{1}=0.5 V \end{aligned}$ | Except I/O Pins | - | - | -5 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | -15 |  |
| lozH | High Impedance Output Current | $V_{C C}=$ Max. | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| lozl |  |  | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ | - | - | -10 |  |
| 11 | Input HIGH Current | $\mathrm{V}_{\text {cc }}=$ Max. $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ (Max.) |  | - | - | 100 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $V_{C C}=$ Min.; $\mathrm{IIN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $V_{C C}=M a x . ; V_{O}=G N D{ }^{(3)}$ |  | -60 | - | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M i n . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{IOH}^{\prime}=-6 \mathrm{~mA} \mathrm{MIL}$. | 2.4 | 3.3 | - | V |
|  |  |  | $\mathrm{IOH}=-8 \mathrm{~mA} \mathrm{COM'L}$. |  |  |  |  |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ MIL. | 2.0 | 3.0 | - | V |
|  |  |  | $\mathrm{l}_{\mathrm{OH}}=-15 \mathrm{~mA} \mathrm{COM}$ ' |  |  |  |  |
| Vol | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{\mathrm{IL}} \\ & \text { Line Drivers } \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=48 \mathrm{~mA} \text { MIL. } \\ & \mathrm{loL}=64 \mathrm{~mA} \mathrm{COM'L.} \end{aligned}$ | - | 0.3 | 0.55 | V |
| VOL | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { Min. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \\ & \text { Standard, 3-State } \\ & \text { and } 800 \text { Series } \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=32 \mathrm{~mA} \text { MIL. } \\ & \mathrm{IOL}=48 \mathrm{~mA} \mathrm{COM'L.} \end{aligned}$ | - | 0.3 | 0.5 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input Hysteresis | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | - | 200 | - | mV |
| Icc | Quiescent Power Supply Current | $V_{C C}=M a x . ; V_{1 N}=$ GND or $V_{C C}$ |  | - | 0.2 | 1.5 | mA |

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

Figure 1.

The table in Figure 1 is similar to that for the FCT family of products. Significant differences are summarized below. Then individual parameters are discussed in detail with the aid of circuit schematics and V-I characteristics.

## Differences between FCT-T and FCT

1. $V_{O H}$ limit of 2.4 volts is guaranteed at -6 mA military and -8mA commercial for the FCT-T family. The corresponding currents are -12 mA and -15 mA , respectively, for FCT.
2. Maximum limit of -225 mA has been added to the los (Short Circuit Current) specification to maintain compatibility with other TTL-output families.
3. Since the output voltage swing is reduced, low drive $(300 \mu \mathrm{~A})$ specifications for logic HIGH and LOW levels have been omitted. Similarly, all specifications at $\mathrm{VCC}=3.3 \mathrm{~V}$ have been omitted, as these CMOS level output specifications are not applicable.
4. Hysteresis specification has been added to indicate the amount of nominal hysteresis built into the design.
5. Static Icc specification has been added to maintain compatibility with other TTL data sheets.

INPUT CIRCUIT AND CHARACTERISTICS
The input circuit for the FCT-T family is shown in Figure 2.


Figure 2. FCT-T Input Stage

The input stage is, in effect, a TTL to CMOS translator. It consists of (a) Input clamp diode to limit input voltage undershoots to approximately one diode below ground, (b) ESD protection circuit, (c) Input buffer designed for TTL threshold with a typical 200 mV hysteresis and (d) Inverter which interfaces with the following stage.

Hysteresis is achieved by means of a change in the ratio of $\mathrm{P}-$ channel to N -channel transistor areas in the input translator. Typical V -I characteristics of the input stage is shown in Figure 3A and the typical transfer characteristic is shown in Figure 3B.


Figure 3A. FCT-T Input V-1 Characteristics

The input current in the operating input voltage range is extremely low, in the order of nanoamps because of the very high input impedance of the CMOS gate. At voltages greater than one diode drop below device ground, the input offers low impedance
because of the forward-biased input clamp diode. Input breakdown voltage is well outside the normal operating limit of VCC (max).


Figure 3B. Input Stage Transfer Characteristics

An important feature of the FCT-T logic family is that all inputs have hysteresis in the input stage transfer characteristic. Hysteresis increases static noise immunity in both logic states and also offers immunity to noise superimposed on slow edge-rate input signals, if the amplitude of the superimposed noise is less than the hysteresis margin.

## OUTPUT CIRCUIT AND CHARACTERISTICS

The FCT-Toutput circuit is designed for a nominal voltage swing of about 3.3V. (In comparison, the FCT family output swing is from rail to rail.) The reduced output swing has certain benefits:

## Benefits of reduced output swing

1. The output characteristics of FCT-T logic more closely match those of the industry-accepted Bipolar and BiCMOS logic families (AS, ALS, FAST, BCT, etc.).
2. Nominal threshold of any TTL inputs tied to an FCT-T output is almost in the middle of the output swing. Therefore duty-cycle
distortion of signal propagating through a chain of devices is minimized.
3. For the same High-to-Low edge rate, reduced output swing would result in improved tpHL because of smaller output voltage excursion relative to a device with full rail-to-rail output swing. Alternatively, a given tpHL spec can be met with a slower High-toLow edge rate. In the FCT-T family, we have taken advantage of this latter feature and improved the output circuit to reduce ground bounce as well as the level of radiated noise (EMI and RFI) caused by sharp output transitions and fast edges.
4. Less energy is stored in the output load capacitance when compared with a rail-to-rail swing device. This results in less ground bounce for the same speed when compared with a rail-torail switching device

## Output Circuit Schematic

The equivalent circuit of a typical FCT-T output stage is shown in Figure 4.


Figure 4. FCT-T Output Stage Schematic

The schematic shown here differs from a traditional CMOS output stage ( P -channel pull up and N -channel pull-down) in the following ways:

- An N -channel pull-up transistor is used to obtain a voltage offset in the logic High state, so that the quiescent $\mathrm{VOH}_{\mathrm{OH}}$ level is approximately 3.3 volts.
- The pull-down circuit consists of two stages. During the High-to-Low transition, a small N -channel transistor turns on first, followed by a large N -channel transistor after some delay. This arrangement results in a smaller di/dt in the ground return path dur-


Figure 5A. Output Low Characteristics

The output characteristic in the logic LOW state shows high static drive capability and low output impedance in the linear region. Typical output impedance in the LOW state is $5 \Omega$.
The output characteristic in the logic HIGH state has a slope of $30 \Omega$ typical. This relatively high output impedance and the reduced voltage swing make the LOW-to-HIGH transition the worst case for incident wave switching. The characteristics are presented here to assist the system designer in determining proper termination based on the application at hand.

## DC Output Characteristics (High Z State)

The output characteristics in the High Impedance state are shown in Figure 6 on the following page. The breakdown region for
ing the output transition and adequate DC drive in the logic Low state. There are minor variations in the actual implementation of the output stage from mask-set to mask-set. The schematic shown is intended to give the general concept.

## DC Output Characteristics (Logic LOW and HIGH States)

Typical DC output characteristics for the logic LOW and HIGH states are shown in Figures 5A and 5B, respectively. These curves are obtained at $25^{\circ} \mathrm{C}$ and $\mathrm{VCC}=5$ volts.


Figure 5B. Output High Characteristics
output voltage above $V_{C C}$ depends on the actual circuit implementation.
In the High Impedance state, both pull-up and pull-down sections of the output stage are disabled. Therefore, the output ports exhibit very high impedance in the normal operating range. For output voltages below GND, parasitic junction diodes associated with the N -channel output transistors come into effect and offer very low output impedance to GND as shown by the diode characteristic in Figure 6. For output voltages above $V_{C C}$, one of two different characteristics can be observed:


Figure 6. Output High-Z Characteristics

Curve (A): The devices with P-channel transistors in the output stage exhibit low impedance at output voltage greater than a diode above Vcc. These devices do not have the "power-off disable" feature.
Curve ( $B$ ): The devices with the "power-off disable" feature show high output impedance at output voltages higher than Vcc. The output stage in these devices has been designed to avoid any parasitic junction diode to $V_{\mathrm{CC}}$.
The "power-off disable" feature is discussed in detail later in this bulletin.

## POWER SUPPLY CHARACTERISTICS

## Components of Power Supply Current

There are three power supply current components in TTL compatible CMOS circuits:
(1) Icc - The quiescent power supply current through the supply pin when all inputs are either at GND or at applied Vcc. This cur-
rent normally represents internal leakages as well as pacakagerelated leakages.
(2) $\Delta l c c$ - The quiescent power supply current when inputs are held at "TTL levels", and
(3) ICCD - Dynamic current caused by an Input Transition Pair (HLH or LHL). This current is a function of frequency associated with the signal transitions.
The total current $\mathrm{Ic}=\mathrm{I}_{\mathrm{cc}}+\Delta \mathrm{I}_{\mathrm{Cc}}+\mathrm{Icco}$.
The last two components of power supply current are discussed in detail below.

## $\Delta \mathbf{l c c}_{\mathbf{c}}$ Characteristics

The input stage of a CMOS device draws current from the power supply pin for an input voltage range bounded by $\mathrm{V}_{\mathrm{tn}}$ and ( $\mathrm{V}_{\mathrm{Cc}}-\mathrm{V}_{\mathrm{tp}}$ ) where $\mathrm{V}_{\text {tn }}$ and $\mathrm{V}_{\text {tp }}$ are the thresholds of N -channel and P -channel devices, respectively. Within this voltage range, both P and N channel transistors in the input translator stage are on (see Figure 2 for reference). Figure 7 shows the relationship between $\Delta \mathrm{lcc}$ and input voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) for a typical $\mathrm{FCT}-\mathrm{T}$ input stage.


Figure 7. $\Delta l \mathrm{cc}$ Characteristics

As the input voltage is raised above $\mathrm{V}_{\mathrm{t} \text {, }}$, the $\Delta \mathrm{lcc}$ component increases, reaching a peak at the input threshold for the low-to-high transition. The sharp drop in current at threshold indicates the presence of hysteresis which effectively modifies the P -channel to N -channel ratio. As the input voltage is raised further, the $\Delta \mathrm{lcc}$ component falls because the P -channel transistor is being progressively turned off. Note that the characteristic is plotted "per input". The total current drawn from an IC depends on the number of inputs and the voltage applied to each input. The $\Delta \mathrm{I} C \mathrm{C}$ parameter is specified for an input voltage of 3.4 volts at $V_{C C}=\max$. in the data sheet.

## Dynamic Power Supply Current - IccD

CMOS gates use power from the power supply source to charge and discharge parasitic capacitances when changing logic levels. This power is related to the frequency at which the logic level transitions occur. It is given by the formula:
where

$$
\text { Power }=V \times i=f C_{p} V^{2}
$$

$f=$ frequency of logic level transitions,
$\mathrm{C}_{p}=$ parasitic capacitance associated with the gate,
$\mathrm{V}=$ voltage change on the capacitor, and
$i=$ average switching current through the power supply path.

The average power supply current is given by $i=f C_{p} V$. Since this current is a function of frequency, it can be represented in the form of current per MHz and its value is given by $\mathrm{C}_{\mathrm{p}} \mathrm{V}$ with appropriate units. This is the dynamic power supply current for the gate. In a CMOS integrated circuit the total dynamic current is the sum of all such currents and is represented by ICCD.
ICCD is measured with the switching output(s) open, so that there is no influence of capacitance external to the package. Capacitive loading on the switching outputs will increase the measured value of ICCD by an amount equal to the load-dependent $f C_{L} V$. Also, input transitions should be from GND to VCC to eliminate any $\Delta \mathrm{lcc}$ component in the measurement. For devices with multiple identical paths (FCT244T Octal Buffer, for example), ICCD is specified for one bit switching. Figure 8 shows a graph for dynamic power supply current for FCT244T buffer. This graph shows the linear relationship between ICCD and frequency. ICCD characteristic for an FCT244 with rail-to-rail output swing is also shown for comparison. The difference in the current at any frequency is due to the reduced output voltage swing.


Figure 8. Dynamic Power Supply Current

NOTE: The units for lcco have the dimensions of current x time. Therefore, this parameter should be treated as "charge". In fact, the JEDEC Standard 18 for FCT logic uses the symbol Qcco for this parameter. In this application note, the author has chosen the
symbol ICCD since the measurement is in terms of current and is also consistent with the data sheets.
Figure 9, below, shows the Power Supply Characteristics table for FCT244T as an example.

| SYMBOL | PARAMETER | TEST CONDITIONS |  | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power Supply Current | $\begin{aligned} & V_{C C}=\text { Max. } \\ & V_{I N}=V_{C C} \text { or GND } \\ & f=0 \end{aligned}$ |  | 0.2 | 1.5 | mA |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & V_{C C}=\operatorname{Max} . \\ & V_{I N}=3.4 V \end{aligned}$ |  | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current | $V_{C C}=$ Max. Outputs Open One Bit Toggling | $\begin{aligned} & V_{I N}=V_{C C} \\ & V_{I N}=G N D \end{aligned}$ | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA}_{\mathrm{MHz}} \end{aligned}$ |

Figure 9. FCT244T Power Supply Characteristics

## Total Power Supply Current - Example

From the information provided in the table above, the total power supply current can be calculated for a given operating condition. For example, let us assume that the FCT244T is used as a clock buffer, distributing the clock with a fan-out of 8 (one input, 8 outputs) at 25 MHz with 50 duty cycle. This clock distribution is accomplished by tying all inputs together. Output Enable pins are at GND. Inputs are driven from a TL compatible device.
Typical power supply current Ic (outputs unloaded) is calculated as follows:

$$
\begin{aligned}
& I C C=0.2 \mathrm{~mA} \\
& \Delta I C C=0.5 \text { (duty ratio) } \times 8 \text { (switching inputs) } \times 0.5 \mathrm{~mA}=2 \mathrm{~mA} \\
& I C C D=25 \text { (frequency) } \times 8 \text { (switching outputs) } \times 0.15 \mathrm{~mA}=30 \mathrm{~mA}
\end{aligned}
$$

Therefore,

$$
\mathrm{lc}=0.2+2+30=32.2 \mathrm{~mA} \text { (typical). }
$$

Note that the above example shows the dissipation due to the device alone. In reality, the capacitive loading on the outputs will contribute additional power dissipation and must be taken into consideration for determining power supply requirements. This topic is discussed in depth in the Application Note entitled "POWER DISSIPATION IN CLOCK DRIVERS".
Similar calculations can be performed for any device once the operating conditions are known. In more complex devices, as well as in interface devices used in data and address paths, it is necessary to estimate the "average" frequency of operation to determine the total device dissipation under realistic operating conditions.

## AC PERFORMANCE

Except for the reduced output voltage swing, the AC characteristics of the FCT-T family are the same as those of the FCT family in terms of operating conditions and limits. Given below in Figure 10 are the performance figures for four FCT-T logic parts for different speed grades. The performance is compared with the popular FAST family of bipolar parts.

FCT-T Speed Grades

| DEVICE | 74FCT-CT <br> CMOS | 74FCT-AT <br> CMOS | 74FCT-T <br> CMOS | 74F <br> BIPOLAR | PARAMETER |
| :--- | :---: | :---: | :---: | :---: | :--- |
| 244 Buffer | 4.1 ns | 4.8 ns | 6.5 ns | 6.5 ns | D to Y |
| 245 XCVR | 4.1 ns | 4.6 ns | 7.0 ns | 7.0 ns | A to B, B to A |
| 373 Latch | 4.7 ns | 5.2 ns | 8.0 ns | 8.0 ns | Dn to Qn |
| 374 Register | 5.2 ns | 6.5 ns | 10.0 ns | 10.0 ns | CLK to Qn |

Figure 10. FCT-T AC Performance Comparison

The variety of speed grades offer the system designer a choice in optimizing overall system performance. In many cases, the use of higher speed logic allows the designer a choice of using lower speed memory devices to reduce the overall cost of the system.

## AC Performance Over Temperature Range

The AC performance of FCT-T family of products over the operating temperature range is similar to that of the FCT family. A normalized graph of tPLH and tPHL for the FCT244T device is presented in Figure 11 as an example.


Figure 11. Normalized Switching Characteristics

## Simultaneous Switching Noise

One of the primary benefits of FCT-T family of products is the improvement in performance with respect to simultaneous switching noise, or ground bounce, when compared with any CMOS family with rail-to-rail output swing. The combination of a modified TTL output stage and reduced output voltage swing results in a signifi-
cant reduction in the magnitude of both the positive and the negative components of ground bounce. The relationship between ground bounce and tphl for the FCT244T is shown in Figure 12. The graph shows the improvement achieved when compared with the FCT family over the same speed range. All measurements are at $\mathrm{V}_{\mathrm{CC}}=5$ volts and $25^{\circ} \mathrm{C}$ ambient temperature.


Figure 12. Ground Bounce vs. Speed

The reader is referred to the Application Note entitled "SIMULTANEOUS SWITCHING NOISE" for an in-depth discussion on the cause and effects of ground bounce and applications guidelines.

## POWER-OFF DISABLE FEATURE

Power-off Disable is a condition where the output of a device maintains high impedance state during power supply ramping if the output enable control pins are conditioned to place the appropriate outputs in the high $-Z$ state. This is a desirable feature in backplane applications where it is often necessary to perform "hot" insertion and disinsertion of printed circuit cards for on-line maintenance. It is essential that this activity does not violate data integrity on the backplane. Another application where this feature is useful is in systems with multiple redundancy where one or more redundant cards may be powered off while still plugged into the system. Under these conditions the backplane drivers on these cards should offer very low loading on the backplane.
Most drivers designed for backplane application do not offer this feature. For example, CMOS drivers which use a P -channel output transistor in the pull-up circuit have a parasitic diode to the $\mathrm{V}_{\mathrm{CC}}$ rail at each such output. Therefore the output node offers a low impedance to the VCC pin when the output voltage exceeds applied
$V_{C C}$ by a junction diode drop. This feature precludes use of such devices in applications which require power-off or power up/down disable capability.
Certain members of the FCT-T family (such as the 646/648T, 651/652T Bidirectional Register/Transceivers, FCT52/53T bidirectional registers, 620/621/622/623T backplane transceivers) offer the power off/up/down disable capability. When the outputs of these devices are conditioned to be in the High Impedance state, all 3-state outputs will offer high impedence independent of power supply voltage (excluding negative $V_{c C}$ with respect to GND). The Power Off Disable capability is shown in the DC Characteristics table in the form of a leakage current of $100 \mu \mathrm{~A}$ max. at $V_{C C}=0$ volts and $V_{O U T}=4.5$ volts.

## SUMMARY

The FCT-T family of logic products is introduced in an effort to alleviate some of the simultaneous switching noise problems while maintaining compatibility with the industry-standard FCT family as well as with other TTL-compatible logic families. A variety of speed grades and packaging alternatives are offered to help design an optimum system in terms of speed, cost, performance and board space.

## SHARED RAM AND DRAM ADDRESS MULTIPLEXER APPLICATION

## LOGIC TECHNICAL <br> BULLETIN IDT49FCT804

## SHARED RAM APPLICATION

## 128K x 8 Shared RAM

This application illustrates the use of IDT49FCT804 Bus Multiplexer in a shared memory application. In this example, two processors share a 128 Kbyte memory bank. A pair of IDT49FCT804 multiplexers are used for address selection. The address buses from the two processors are connected to $A$ and $C$ ports,respectively. The $B$ port serves as the memory address bus. With all Latch Enable and Output Enable signals asserted, address from A or C ports is routed to B port under
the control of S0 which receives its input from an external arbiter/decoder ( $\mathrm{S} 1=0$ and $\mathrm{DAB}=\mathrm{DCB}=1$ ).

Two more IDT49FCT804 multiplexers route data between the processor data buses connected to $A$ and $C$ ports and the memory data bus connected to the B port. Again, address bus selection is under the control of input S0. Inputs DAB and DCB provide direction control for READ and WRITE operations. The RAM $\overline{O E}$ signal is asserted during the READ operation.

An external arbiter/decoder performs arbitration between two processor requests and provides chip select and write enable signals for the memory array.


2631 dww 01
Figure 1. $128 \mathrm{~K} \times 8$ Shared RAM

## DRAM ADDRESS MULTIPLEXER

## APPLICATION

This application illustrates the use of IDT49FCT804 Bus Multiplexer for row and column addressing in a large DRAM array. In this example, the full 10-bit capability of the Bus Multiplexer is used to address a 1 MBit DRAM array. The row
address lines are connected to the A port and the column address lines are connected to the C port. All address signals are latched simultaneously in the $A$ and $C$ port input latches. Under the control of path selection input S0 (S1 = LOW), the row and column addresses are sent sequentially to the DRAM array.


RAM ARRAY


2631 drw 02
Figure 2. DRAM Address Multiplexer Application

## By Suren Kodical

This bulletin describes the timing considerations for avoiding spurious output glitches in FCT138 and 139 decoders.

When these decoders are used in microprocessor-based systems to generate clock or latch enable signals, spurious decoding glitches are likely to cause system errors. Even


Figure 3. Section of Decoder
When the enable lines are asserted, the decoded output corresponding to the appropriate weighted binary inputs will be LOW. When the enable lines are deasserted, the outputs may respond to logic level changes at An inputs if the
though the input signals to the decoders may be clean, differences in the propagation delays in the combinatorial paths can cause unwanted output transitions under certain conditions. This is illustrated below by using an FCT138 decoder as an example:


2631 drw 04
Figure 4. Signal Delays
propagation delay TA is shorter than delay TE through the enable path. This is illustrated in the timing diagram.


Figure 5. Timing Diagram

To prevent spurious transitions at the decoder outputs, it is necessary to keep the address lines stable for at least TE - TA. This is designated in the timing diagram by Th.

Characterization data on the IDT54/74FCT138 shows that

Th $=1$ ns can be used as a guideline for design. The same number also applies to FCT139. Note, however, that this is not a testable parameter on automated test equipment.

## PIPELINE TIMING

## TB-LOGIC

## By Suren Kodical

When devices such as the FCT374 (Octal Register) are used as Pipeline Registers (as shown in Figure 1), two sets of $A C$ parameters govern performance boundaries:

1. IPD (max.) from clock to output + tsu determines the
maximum frequency of operation.
2. The timing difference between tPD (min.) from clock to output and tH from data to clock determines the amount of margin for successful pipelining.


2631 drw 06
Figure 1.

In the case of high-speed registers, the maximumfrequency limit far exceeds most design requirements. Therefore, condition \#1 described above is generally not an issue. However, the high-speed switching and data transfer can
cause problems if the minimum delay from clock to output approaches the positive $t H$ in magnitude. This situation is described by means of Figures 2 and 3, below.


2631 drw 07
Figure 2.

In Figure 2, the propagation delay from CP to Ox exceeds the hold time tH for register X . Therefore, for each positive transition of the clock, data at the input of register $X$ is transferred to output $O x$ and previous data at $O x$ is transferred to output OY of register $Y$. The difference between tpd from $C P$ to OX and the hold time tH is the safety margin for successful pipelining.

Figure 3 shows the result of loss of timing margin. In this illustration, the clock to output delay of the high-speed register $X$ is less than the required hold time for register $Y$ under given conditions. As a result, on the positive transition of the clock, register $Y$ will transfer new data at the input of the pipeline instead of the previous data at Ox.


Figure 3.

System designers rely on the published switching characteristics for a product to determine the worst-case timing margin. Often this can lead to erroneous conclusions. This is because both the propagation delay (from clock to output) and the hold time (data to clock) generally have a
positive temperature coefficient. As a result, the real timing margin may be better than that implied by the data sheet parameters. This is illustrated by the specifications for the FCT374 shown in Figure 4 and the actualtiming margin based on characterization data shown in Figure 5.

|  | FCT374 |  | FCT374A |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Para. | Min. | Max. | Min. | Max. | Unit |
| tPLH <br> tPHL <br> CP to On | 2.0 | 10.0 | 2.0 | 6.5 | ns |
| tH <br> Dn to CP | 2.0 | - | 1.5 | - | ns |

Figure 4.

This table shows that the worst-case margin, tPD (min.) - tH , is 0.5 ns for the FCT374A and Ons for the FCT374. In reality, the margin under worst-case conditions is about 2.5 ns based on characterization data. The effect of temperature on the two parameters is shown in Figure 5. It is clear that the worst-case
condition for tPD (min.) is cold temperature, but the worst-case condition for tH is hot temperature. Therefore, the actual worst-case timing margin is greater than that implied by the data sheet limits.


Figure 5. FCT374A/574A Data

## SUMMARY

When using high-speed registers such as IDT's 54/ 74FCT374/A for pipelining applications, the margin between tPD (min.) and th becomes the limiting factor. Calculations
based on data sheet limits give worse numbers than actual margins. To utilize the performance of such high-speed registers, the system designer must take the effect of temperature on the critical parameters into account.

## By Kelly Maas

This Technical Bulletin addresses possible confusion regarding the functioning of the ERR output pin on the FCT833.

The FCT833 is a bidirectional transceiver with parity generate and check. When in the transmit mode (Port R to Port T), a parity tree is used to generate a parity (9th) bit. When in the receive mode (Port T to Port R), the same parity tree is used to check the parity of the input. The result of this parity check can be clocked into the error register using the CLK pin. This is shown in the Block Diagram in the IDT54/74FCT833 data sheet.

The Error Flag Output Truth Table and the Function Table (found in the IDT54/74FCT833 data sheet) show the value of $\overline{E R R}$ only for certain combinations of $\overline{O E R}$ and $\overline{O E T}$. But the output of the parity tree is always registered when the CLK pin is strobed.

This means that if the FCT833 is used both for transmitting and receiving data, with a free running clock, the ERR pin reflects parity error status only when in the receive mode. To ensure that ERR goes low only on a parity error, the clock input should be disabled whenever the FCT833 is not in the receive mode.

Shown below is a clarification to the FCT833 Function Table. The changes indicate how the ERR output pin functions in the transmit, error check and $\mathrm{Hi}-\mathrm{Z}$ modes when the CLR pin is held high and CLK is strobed.

When $\overline{C L R}$ is held high and CLK is held steady (logic high or low), $\overline{E R R}$ will not change. This is true, regardless of the mode. Note also that the footnote below the Error Flag Output Truth Table should be ignored.

IDT54/74FCT833 NON-INVERTING REGISTER OPTION

| Inputs |  |  |  |  |  | Outputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | $\overline{\text { CLR }}$ | CLK | RI( $\Sigma$ of H's) | Tincl Parity ( $\Sigma$ of H's) | R1 | TI | Parity | ERR | Function |
| $\begin{aligned} & L \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | (Odd) <br> (Even) <br> (Odd) <br> (Even) |  |  |  |  | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \\ \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | Transmit from R Port to T Port. Parity generate. |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  | (Odd) <br> (Even) <br> (Odd) <br> (Even) |  |  |  | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | Receive from $T$ Port to R Port. <br> Parity generate. |
| - | - | L | - |  |  |  |  |  | H | Clear error register. |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | (Odd) (Even) |  |  |  |  | $\mathrm{H}$ | $\mathrm{Hi}-\mathrm{Z}$. |
| $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | (Odd) <br> (Even) <br> (Odd) <br> (Even) |  |  |  |  | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | Forced error checking while transmitting. Parity generate. |


| ALABAMA | CANADA (EASTERN) | GEORGIA |
| :---: | :---: | :---: |
| IDT |  | ID |
| 4930 Corporate Dr., Ste. 1 | IDT | (SE Regional Office) |
| Huntsville, AL 35805 | (N. Central Regional Office) | 1413 S. Patrick Dr., Ste. 10 |
| (205) 721-0211 | 1650 W. 82nd St., Ste. 1040 | Indian Harbor Beach, FL |
|  | Minneapolis, MN 55431 | $32937$ |
| ALASKA |  |  |
| Westerberg \& Associates Bellevue, WA (206) 453-8881 | CANADA (WESTERN) | HAWAII |
|  |  |  |
|  |  | (Western Headquarters) |
|  | Westerberg \& Associates | 2972 Stender Way |
| ARIZONA | Bellevue, WA <br> (206) 453-8881 | Santa Clara, CA 95054 (408) 492-8350 |
| Western High Tech Mktg. |  |  |
| Scottsdale, AZ <br> (602) 860-2702 | COLORADO | IDAHO (NORTHERN) |
|  | IDT |  |
| ARKANSAS | (NW Regional Office) 1616 17th St., Ste. 370 | Westerberg \& Associates <br> Bellevue, WA <br> (206) 453-8881 |
|  |  |  |
| IDT | (3:3) 628-5494 |  |
| (S. Central Regional Office) |  |  |
| 14285 Midway Rd., Ste. 100 | Thorson Rocky Mountain | IDAHO (SOUTHERN) |
| $\begin{aligned} & \text { Dallas, TX } 75244 \\ & \text { (214) 490:6167 } \end{aligned}$ | $\begin{aligned} & \text { Englewood, CO } \\ & \text { (303) 799-3435 } \end{aligned}$ |  |
|  |  | Westerberg \& Associates <br> Portland, OR <br> (503) 620-1931 |
| CALIFORNIA | CONNECTICUT |  |
| IDT |  | ILLINOIS |
| (Corporate Headquarters) | Lindco Associates <br> Woodbury, CT |  |
| P.O. Box 58015 | (203) 266-0728 |  |
|  |  | IDT <br> (Central Headquarters) |
| Santa Clara, CA |  |  |
| 95052-8015 | DELAWARE | 1375 E. Woodfield Rd., Ste. 380 |
| (408) 727-6116 |  | Schaumburg, IL 60173 (708) 517-1262 |
|  |  |  |
| IDT <br> (Western Headquarters) <br> 2972 Stender Way <br> Santa Clara, CA 95054 <br> (408) 492-8350 | (NE Regional Office) | Synmark Sales |
|  | 428 Fourth St, Ste. 6 | Park Ridge, IL |
|  | Annapolis, MD 21403 (301) 858-5423 | (708) 390-9696 |
| IDT ${ }^{\text {(SW Regional Office) }}$ | FLORIDA | INDIANA |
|  |  |  |
| 6 Jenner Dr., Ste. 100 |  | Arete Sales <br> Ft. Wayne, IN <br> (219) 423-1478 |
| (714) 727-4438 |  |  |
|  | (SE Regional Office) <br> 1413 S. Patrick Dr., Ste. 10 |  |
|  | Indian Harbor Beach, FL 32937 | Arete Sales Greenwood, IN (317) 882-4407 |
| (SW Regional Office) | 32937 |  |
| 16130 Ventura B/vd., Ste. 370 | (407) 773-3412 |  |
| Encino, CA 91436 (818) 981-4438 | IDT |  |
|  | (SE Regional Office) 601 Cleveland St., Ste. 400 | IOWA |
| Quest-Rep San Diego, CA (619) 565-8797 | Clearwater, FL 34615 (813) 447-2884 |  |
|  |  | Rep Associates Cedar Rapids, IA (319) 373-0152 |
|  |  |  |
|  | IDT <br> (SE Regional Office) 1500 N.W. 49th St., <br> Ste. 500 <br> Ft. Lauderdale, FL 33309 (305) 776-5431 |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |


| KANSAS | MISSISSIPPI |
| :---: | :---: |
| Rush \& West Associates | IDT |
| Olathe, KS | (SE Regional Office) |
| (913) 764-2700 | 1413 S. Patrick Dr., Ste. 10 Indian Harbor Beach, FL |
|  | 32937 |
| KENTUCKY | (407) 773-3412 |
| Norm Case Associates |  |
| Rocky River, OH | MISSOURI |
|  | Rush \& West Associates |
|  | St. Louis, MO |
| LOUISIANA | (314) 965-3322 |
| IDT |  |
| (S. Central Regional Office) | MONTANA |
| 14285 Midway Rd., Ste. 100 |  |
| Dallas, TX 75244 (214) 490-6167 | Thorson Rocky Mountain Englewood, CO |
|  | $\begin{aligned} & \text { Englewood, CO } \\ & \text { (303) 799-3435 } \end{aligned}$ |
| MAINE |  |
|  | NEBRASKA |
| IDT |  |
| (Eastern Headquarters) | IDT |
| \#2 Westboro Business Park | (Central Headquarters) |
| 200 Friberg Pkwy., | 1375 E. Woodfield Rd., |
| Ste. 4002 | Ste. 380 |
| Westboro, MA 01581 (508) 898-9266 | Schaumburg, IL 60173 (708) 517-1262 |
| MARYLAND | NEVADA |
|  | (NORTHERN) |
| IDT |  |
| (NE Regional Office) | IDT |
| 428 Fourth St., Ste. 6 | (Western Headquarters) |
| Annapolis, MD 21403 | 2972 Stender Way |
| (301) 858-5423 | Santa Clara, CA 95054 (408) 492-8350 |
| MASSACHUSETTS |  |
|  | NEVADA |
| IDT | (SOUTHERN) |

## IDT

(Eastern Headquarters)
\#2 Westboro Business Park 200 Friberg Pkwy., Ste. 4002
Westboro, MA 01581
(508) 898-9266

OHMS Technology Inc.
Edina, MI
(612) 932-2920
\#2 Westboro Business Park 200 Friberg Pkwy.,
Ste. 4002
Westboro, MA 01581
(508) 898-9266

MICHIGAN
Tritech Sales
Farmington Hills, MI
(313) 553-3370

MINNESOTA

Western High Tech Mktg. (Clark County, NV)
Scottsdale, AZ
(602) 860-2702

## NEW HAMPSHIRE

MISSISSIPPI
(SE Regional Office)
1413 S. Patrick Dr., Ste. 10
Indan Harbor Beach, FL
32937

MISSOURI
Rush \& West Associates
St. Louis, MO
(314) 965-3322

MONTANA

Thorson Rocky Mountain
Englewood, CO
(303) 799-3435

NEBRASKA
(Central Headquarters) Woodfield Rd. Ste. 380
Schaumburg, IL 60173
(708) 517-1262

## NEVADA

IDT
(Western Headquarters)
Santa Clara, CA 95054
(408) 492-8350

NEVADA
(SOUTHERN)

Rockville Centre, NY
(516) 536-4242

| NEW JERSEY | NORTH CAROLINA | PENNSYLVANIA (EASTERN) |
| :---: | :---: | :---: |
| IDT | Tingen Technical Sales |  |
| (NE Regional Office) | Raleigh, NC | SJ Associates |
| One Greentree Centre, Ste. 202 | (919) 870-6670 | Rockville Centre, NY (516) 536-4242 |
| Mariton, NJ 08053 (609) 596.8668 | OHIO |  |
|  |  | RHODE ISLAND |
|  | Norm Case Associates |  |
| (609) 866-1234 | Rocky River, OH | IDT |
|  | (216) 333-0400 | (Eastern Headquarters) <br> \#2 Westboro Business Park |
| NEW MEXICO | OKLAHOMA | 200 Friberg Pkwy., <br> Ste. 4002 |
| Western High Tech Mktg. |  | Westboro, MA 01581 (508) 898-9266 |
| Albuquerque, NM (505) 884-2256 | (Central Headquarters) 1375 E. Woodfield Rd., Ste. 380 | SOUTH CAROLINA |
| NEW YORK | Schaumburg, IL 60173 (708) 517-1262 | IDT |
| 10 |  | (SE Regional Office) |
| (NE Regional Office) |  | 1413 S. Patrick Dr., Ste, 10 |
| 250 Mill St., Ste. 107 | GO | $\begin{aligned} & \text { Indian Harbor Beach, f } \\ & 32937 \end{aligned}$ |
| Rochester, NY 14614 (716) 546-4880 | Westerberg \& Associates Portland, OR <br> (503) 620-1931 | (407) 773-3412 |
| Quality Components Buffalo, NY |  | TEXAS |
| (716) 837-5430 | PENNSYLVANIA | IDT |
| Quality Components Manlius. NY | (WESTERN) | (S. Central Regional Office) 6034 W. Courtyard Dr., |
| (315) 682-8885 | Norm Case Associates <br> Rocky River, OH | Ste. 305-48 <br> Austin, TX 78730 <br> (512) 338-2440 |
| SJ Associates Rockville Centre, NY | (216) 333-0400 |  |

IDT
(S. Central Regional Office)

14285 Midway Rd., Ste. 100
Dallas, TX 75244
(214) 490-6167
(NW Regional Office)
7981 168th Ave. N.E. Ste. 32
Redmond, WA 98052 (206) 881-5966

## UTAH

Anderson Associates
Bountiful, UT
(801) 292-8991

Norm Case Associates
Rocky River, OH
(216) 333-0400

VERMONT
IDT
(Eastern Headquarters)
\#2 Westboro Business Park
200 Friberg Pkwy.,
Ste. 4002
Westboro, MA 01581
(508) 898-9266

VIRGINIA
WISCONSIN

Synmark Sales
Brookfield, WI
(414) 781-4775

## WYOMING

Thorson Rocky Mountain
Englewood, CO
(303) 799-3435

IDT
(NE Regional Office)
428 Fourth St., Ste. 6
Annapolis, MD 21403
(301) 858-5423

WASHINGTON
Westerberg \& Associates
Bellevue, WA
(206) 453-8881

## IDT TECHNICAL CENTERS

Integrated Device Technology
(South Central Regional Office)
14285 Midway Road, Suite 100
Dallas, TX 75244
(214) 490-6167

Integrated Device Technology
(Eastern Headquarters)
\#2 Westboro Business Park
200 Friberg Parkway, Suite 4002
Westboro, MA 01581
(508) 898-9266
integrated device technology, inc.
(European Headquarters/Northern Europe
Regional Office)
21 The Crescent
Leatherhead
Surrey, UK KT228DY
Tel.: 44-372-377375

AUTHORIZED DISTRIBUTORS

## HALL-MARK <br> ELECTRONICS

HAMILTON/AVNET
INSIGHT ELECTRONICS
vantage COMPONENTS

ZENTRONICS

## INTERNATIONAL SALES

AUSTRALIA
George Brown Group
Rydalmere, Australia
Tel.: $61-2-638-1999$

George Brown Group
Hilton, Australia
Tel.: $61-8-352-2222$
George Brown Group
Blackburn, Australia
Tel.: $61-3-878-8111$

## AUSTRIA

Ing. Erst. Steiner
Vienna, Austria
Tel.: 43-222-827-4740

## BELGIUM

Betea S.A.
Sint-Stevens-Wolnne,
Belgium
Tel.: 32-3-736-1080

## DENMARK

Exatec ASS
Copenhagen, Denmark
Tel.: 45-31-191032

## FEDERAL REPUBLIC

OF GERMANY
IDT
(Central Europe Regional
Office)
Gottfried-Von-Cramm-Str. 1
8056 Neufahrn
Federal Repulic of Germany
Tel.: 49-8165-5024
Dacom GmbH
Stuttgart, FRG
Tel.: 49-711-780-6810
Dacom GmbH
Ismaning, FRG
Tel.: 49-89-964880

Dacom GmbH
Buxheim, FRG
Tel.: 49-08-458-4003
Dacom GmbH
Soligen, FRG
Tel.: 49-21-259-3011

Dacom GmbH
Karls ruhe, FRG
Tel.: 49-72-14-7193
Dacom GmbH
Sarstedt, FRG
49-89-5066-5160
Scantec GmbH
Planegg, FRG
Tel.: 49-89-859-8021

Scantec GmbH
Kirchheim, FRG
Tel.: 49-89-70-215-4027
Scantec GmbH
Ruckersdorf, FRG
Tel.: 49-89-91-157-9529
Topas Electronic GmbH
Hannover, FRG
Tel.: 49-51-113-1217
Topas Electronc GmgH
Quickborn, FRG
Tel.: 49=4106-73097

FINLAND
Comodo Oy
Helsinki, Finland
Tel.: 358-0757-2266

## FRANCE

IDT
(Southern Europe Regional Office)
15 Rue du Buisson aux
Fraises
91300 Massy, France
Tel.: 33-1-69-30-89-00
Scientec REA
Chatillon, France
Tel.: 33-149-652750
Scientec REA
Cesson-Sevigne, France
Tel.: 33-99-32-1544
Scientec REA
Saint Etienne, France
Tel.: 33-77-79-7970
Scientec REA
Venissieux, France
Tel.: 33-78-00-0415
Scientec REA
Cedex, France
Tel.: 33-61-39-0989
Aquitech
Merignac, France
Tel.: 33-56-55-1830

Aquitech
Cedex, France
Tel.: 33-40-96-9494
Aquitech
Rennes, France
Tel.: 33-99-78-3132
Aquitech
Lyon, France
Tel.: 33-72-73-2412

## HONG KONG

IDT
(Hong Kong Regional Office)
Unit 329, 3/F Asia Business
Centre
The Centre Mark,
287-299 Queen's Road Central
Hong Kong
Tel.: 852-542-0067
Lestina International Ltd.
Kowloon, Hong Kong
Tel.: 852-735-1736

## INDIA

Malhar Corp.
Rosemont, PA
Tel.: 215-527-5020

ISRAEL
Vectronics, Ltd.
Herzlia, Israel
Tel.: 972-52-556070

ITALY
Microelit SRL
Milan, Italy
Tel.: 39-2-469044
Microelit SRL
Rome, Italy
Tel.: 39-6-8894323

JAPAN

## IDT

(Japan Headquarters)
U.S. Bldg. 201

1-6-15 Hirakarasho,
Chiyoda-Ku
Tokyo 102, Japan
Tel.: 81-3-221-9821

Dia Semicon Systems
Tokyo, Japan
Tel.: 81-3-439-2700
Kanematsu Semiconductor Corp.
Tokyo, Japan
Tel.: 81-3-511-7791
Marubun
Tokyo, Japan
Tel.: 81-3-639-9897
NKK Corp.
Tokyo, Japan
Tel.: 81-3-228-3826
Tachibana Tectron Co.,
Ltd.
Tokyo, Japan
Tel.: 81-3-793-1171

KOREA
Eastern Electronics
Seoul, Korea
Tel.: 822-566-0514

## NETHERLANDS

Auriema
Eindhoven, Netherlands
Tel.: 31-40-816565

## NORWAY

Eltron A/S
Oslo, Norway
Tel.: 47-2-500650

## SINGAPORE

Data Source Pte. Ltd.
Lorong, Singapore
Tel.: 65-258-3888

SOUTH AMERICA
Intectra Inc.
Mountain View, CA
Tel.: 415-967-8818

SPAIN
Anatronic, S.A.
Madrid, Spain
Tel.: 34-154-24455

Anatronic, S.A.
Barcelona, Spain
Tel.: 34-3-258-1906

## SWEDEN

Svensk Teleindustri $A B$
Spanga, Sweden
Tel.: 46-8-761-7300

## SWITZERLAND

W. Stolz AG

Baden-Daettwil, Switzer-
land
Tel.: 41-56-849000
W. Stolz AG

Geneva, Switzerland
Tel.: 41-22-987877
W. Stolz AG

Lausanne, Switzerland
Tel.: 41-21-274838

## TAIWAN

Johnson Trading Company
Taipei, Taiwan
Tel.: 886-273-31211
General Industries Inc.
Taipei, Taiwan
Tel.: 886-2764-5126

UNITED KINGDOM
IDT
(European Headquarters/ Northern Europe Regional Office)
21 The Crescent
Leatherhead
Surrey, UK KT228DY
Tel.: 44-372-377375
Micro Call, Lid.
Thame Oxon, England
Tel.: 44-84-261-939

Integrated
dt) Device Technology, Inc.
3236 Scott Boulevard
Santa Clara, CA 95054-3090
(408) 727-6116 FAX: (408) 492-8674


[^0]:    1. For quality requirements beyond Class Blevels such as SEM analysis, $X$-Ray inspection, Particle Impact Noise Reduction (PIND) test, Class $S$ screening or other customer specified screening flows, please contact your Integrated Device Technology sales representative.
[^1]:    CEMOS and MICROSLICE are trademarks of Integrated Device Technology, Inc.

[^2]:    MINIMUM PULSE WIDTHS ${ }^{(6)}$
    LEIN, LEOUT/GENERATE, LEDIAG $\Omega$ (Positive-going pulse)

    | Min. |  |  |
    | :---: | :---: | :---: |
    | 5 |  | ns |

    NOTES:
    2584 \# 35

    1. $\mathrm{Cl}=50 \mathrm{pF}$.
    2. These parameters are combinational propagation delay calculations, and are not tested in production
    3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
    4. Set-up and Hold times relative to Latch Enables (Latching Data).
    5. Output tests specified with $\mathrm{Cl}=5 \mathrm{pF}$ and measured to 0.5 V change of output level. Testing is performed at $\mathrm{Cl}=50 \mathrm{pF}$ and correlated to $\mathrm{Cl}=5 \mathrm{~F}$.
    6. Not production tested, guaranteed by characterization.
[^3]:    MINIMUM PULSE WIDTHS ${ }^{(6)}$
    LEIN, LEOUT/̄̄ENERĀTE, LEDIAG $\Omega$ (Positive-going pulse)

    | Min. |  |  |
    | :---: | :---: | :---: |
    | 6 |  | ns |

    NOTES:

    1. $\mathrm{Cl}=50 \mathrm{pF}$.
    2. These parameters are combinational propagation delay calculations, and are not tested in production.
    3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
    4. Set-up and Hold times relative to Latch Enables (Latching Data).
    5. Output tests specified with $\mathrm{Cl}=5 \mathrm{pF}$ and measured to 0.5 V change of output level. Testing is performed at $\mathrm{Cl}=50 \mathrm{pF}$ and correlated to $\mathrm{Cl}=5 \mathrm{pF}$.
    6. Not production tested, guaranteed by characterization.
[^4]:    MINIMUM PULSE WIDTHS ${ }^{(6)}$

    | Min. |  |  |
    | :---: | :---: | :---: |
    | 6 |  | ns |

    ## NOTES:

    1. $\mathrm{Cl}=50 \mathrm{pF}$.
    2. These parameters are combinational propagation delay calculations, and are not tested in production.
    3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
    4. Set-up and Hold times relative to Latch Enables (Latching Data).
    5. Output tests specified with $\mathrm{Cl}=5 \mathrm{pF}$ and measured to 0.5 V change of output level. Testing is performed at $\mathrm{Cl}=50 \mathrm{pF}$ and correlated to $\mathrm{Cl}=5 \mathrm{~F}$.
    6. Not production tested, guaranteed by characterization.
[^5]:    MINIMUM PULSE WIDTHS
    LEIN, LEOUT/GENERATE, LEDIAG $\Omega$ (Positive-going pulse)
    NOTES:
    

    1. $\mathrm{Cl}=50 \mathrm{pF}$.
    2. These parameters are combinational propagation delay calculations, and are not tested in production.
    3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
    4. Set-up and Hold times relative to Latch Enables (Latching Data).
    5. Output tests specified with $\mathrm{Cl}=5 \mathrm{pF}$ and measured to 0.5 V change of output level. Testing is performed at $\mathrm{Cl}=50 \mathrm{pF}$ and correlated to $\mathrm{Cl}=5 \mathrm{pF}$.
    6. Not production tested, guaranteed by characterization.
[^6]:    MINIMUM PULSE WIDTHS
    

    ## NOTES:

    . $\mathrm{Cl}=50 \mathrm{pF}$.
    2. These parameters are combinational propagation delay calculations, and are not tested in production.
    3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
    4. Set-up and Hold times relative to Latch Enables (Latching Data).
    5. Output tests specified with $\mathrm{Cl}=5 \mathrm{pF}$ and measured to 0.5 V change of output level. Testing is performed at $\mathrm{Cl}=50 \mathrm{pF}$ and correlated to $\mathrm{Cl}=5 \mathrm{pF}$.
    6. Not production tested, guaranteed by characterization.

[^7]:    LEIN, LEOUT/GENERATE, LEDIAG $\Omega$ (Positive-going pulse)

    ## NOTES:

    1. $\mathrm{C}!=5 \mathrm{pF}$.
    2. These parameters are combinational propagation delay calculations, and are not tested in production.
    3. Data In or Correct Data Out measurement requires timing as shown in the Switching Waveforms.
    4. Set-up and Hold times relative to Latch Enables (Latching Data).
    5. Output tests specified with $\mathrm{Cl}=5 \mathrm{pF}$ and measured to 0.5 V change of output level. Testing is performed at $\mathrm{Cl}=50 \mathrm{pF}$ and correlated to $\mathrm{Cl}=5 \mathrm{pF}$.
    6. Not production tested, guaranteed by characterization.
[^8]:    CEMOS is a trademark of Integrated Device Technology, Inc.
    FAST is a trademark of National Semiconductor Co.

[^9]:    1. See test circuit and waveforms.
    2. Minimum limits are guaranteed but not tested on Propagation Delays.
    3. This parameter is guaranteed but not tested.
[^10]:    CEMOS is a trademark of Integrated Device Technology, Inc.
    FAST is a trademark of Fairchild Semiconductor Co.

[^11]:    NOTES:

    1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
    2. Typical values are at $V C C=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
    3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second
    4. This parameter is guaranteed but not tested.
[^12]:    CEMOS is a ttademark of Integrated Device Techology, Inc.
    FAST is a registered trademark of National Semiconductor Co.

[^13]:    CEMOS is a trademark of Integrated Device Techology, Inc.
    FAST is a registered trademark of National Semiconductor Co.

[^14]:    CEMOS is a trademark of Integrated Device Technology, Inc.
    FAST is a registered trademark of National Semiconductor Co.

[^15]:    CEMOS is a trademark of Integrated Device Techology, Inc.
    FAST is a registered trademark of National Semiconductor Co.

[^16]:    CEMOS is a trademark of Integrated Device Technology, Inc.
    FAST is a registered trademark of National Semiconductor Co

[^17]:    CEMOS is a trademark of Integrated Device Technology, Inc
    FAST is a trademark of Fairchild Semiconductor, Inc.

[^18]:    CEMOS is a tradernark of Integrated Device Technology. Inc.
    FAST is a trademark of National Semiconductor Co.

[^19]:    NOTES:
    $2536 \$ 102$

    1. The data output functions may be enabled or disabled by various signals at the $\overline{\mathrm{G}}$ or DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.
    2. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=$ LOW, $\mathrm{X}=$ Don't Care,$\uparrow=$ LOW-to-HIGH Transition.
[^20]:    CEMOS is a trademark of Integrated Device Technology, Inc

[^21]:    NOTES:

    1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
    2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
    3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
[^22]:    1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type
    2. Typical values are at $V c c=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
    3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
[^23]:    MICROSLICE is a trademark of Integrated Device Technology. Inc.
    FAST is a trademark of National Semiconductor Co.

[^24]:    PaletteDAC is a trademark of Integrated Device Technology, Inc.
    Brooktree is a registered trademark of Brooktree Corporation

[^25]:    1. Tao Lin, Wing Leung and Frank Schapfel, "High-performance Graphics System Design Using the IDT75C458 PaletteDAC™ ", IDT Application Note AN-37.
